============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Mar 14 2021  06:00:59 pm
  Module:                 picorv32
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-252 ps) Setup Check with Pin reg_next_pc_reg[20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     419                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK              -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q               -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                        -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                           -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                     -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN                     -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN                        -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN                        -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN                        -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN                        -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN                        -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN                        -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175614/ZN                        -       A1->ZN F     NAND2_X4       1  6.0     7    12     256    (-,-) 
  g56/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    13     269    (-,-) 
  g174981/ZN                        -       A->ZN  F     INV_X4         3  8.8     5     9     278    (-,-) 
  g66_174398/ZN                     -       A1->ZN R     NAND2_X4       1  6.3     9    12     290    (-,-) 
  g180320/ZN                        -       A1->ZN F     NAND2_X4       2  7.6     7    13     303    (-,-) 
  g175218/ZN                        -       A2->ZN R     NAND2_X1       1  3.6    14    20     323    (-,-) 
  g30/ZN                            -       A->ZN  F     INV_X2         4  9.3     8    14     337    (-,-) 
  add_1564_33_Y_add_1555_32_g962/ZN -       B1->ZN R     OAI21_X2       2  3.8    19    27     364    (-,-) 
  g174190/ZN                        -       A->ZN  F     INV_X1         1  1.8     6     9     374    (-,-) 
  g175174/ZN                        -       A1->ZN R     NAND2_X1       1  2.0    10    14     388    (-,-) 
  g175173/ZN                        -       A->ZN  F     INV_X1         1  1.8     4     8     395    (-,-) 
  g175172/ZN                        -       B1->ZN R     OAI21_X1       1  1.4    17    23     419    (-,-) 
  reg_next_pc_reg[20]/D             -       -      R     DFF_X1         1    -     -     0     419    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-252 ps) Setup Check with Pin reg_next_pc_reg[17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     419                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK              -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q               -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                        -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                           -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                     -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN                     -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN                        -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN                        -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN                        -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN                        -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN                        -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN                        -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175614/ZN                        -       A1->ZN F     NAND2_X4       1  6.0     7    12     256    (-,-) 
  g56/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    13     269    (-,-) 
  g174981/ZN                        -       A->ZN  F     INV_X4         3  8.8     5     9     278    (-,-) 
  g66_174398/ZN                     -       A1->ZN R     NAND2_X4       1  6.3     9    12     290    (-,-) 
  g180320/ZN                        -       A1->ZN F     NAND2_X4       2  7.6     7    13     303    (-,-) 
  g175218/ZN                        -       A2->ZN R     NAND2_X1       1  3.6    14    20     323    (-,-) 
  g30/ZN                            -       A->ZN  F     INV_X2         4  9.3     8    14     337    (-,-) 
  add_1564_33_Y_add_1555_32_g950/ZN -       B1->ZN R     OAI21_X2       2  3.8    19    27     364    (-,-) 
  g174185/ZN                        -       A->ZN  F     INV_X1         1  1.8     6     9     374    (-,-) 
  g175170/ZN                        -       A1->ZN R     NAND2_X1       1  2.0    10    14     388    (-,-) 
  g175169/ZN                        -       A->ZN  F     INV_X1         1  1.8     4     8     395    (-,-) 
  g175168/ZN                        -       B1->ZN R     OAI21_X1       1  1.4    17    23     419    (-,-) 
  reg_next_pc_reg[17]/D             -       -      R     DFF_X1         1    -     -     0     419    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-252 ps) Setup Check with Pin reg_next_pc_reg[19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -252                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN                        -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN                           -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN                           -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN                           -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN                           -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN                           -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175614/ZN                           -       A1->ZN F     NAND2_X4       1  6.0     7    12     256    (-,-) 
  g56/ZN                               -       A1->ZN R     NAND2_X4       1  6.6     9    13     269    (-,-) 
  g174981/ZN                           -       A->ZN  F     INV_X4         3  8.8     5     9     278    (-,-) 
  g66_174398/ZN                        -       A1->ZN R     NAND2_X4       1  6.3     9    12     290    (-,-) 
  g180320/ZN                           -       A1->ZN F     NAND2_X4       2  7.6     7    13     303    (-,-) 
  g183600/ZN                           -       A2->ZN R     NAND2_X4      13 26.4    20    28     331    (-,-) 
  add_1564_33_Y_add_1555_32_g180327/ZN -       A1->ZN F     NAND2_X1       2  2.9    11    19     350    (-,-) 
  g173882/ZN                           -       A1->ZN R     NAND3_X1       1  1.9    12    17     367    (-,-) 
  g175136/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     8    14     380    (-,-) 
  g175135/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     395    (-,-) 
  g175134/ZN                           -       A1->ZN F     NAND3_X1       1  1.4    10    17     411    (-,-) 
  reg_next_pc_reg[19]/D                -       -      F     DFF_X1         1    -     -     0     411    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-252 ps) Setup Check with Pin reg_next_pc_reg[30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -252                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                         -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN                         -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN                      -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN                      -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  fopt192563/ZN                      -       A->ZN  F     INV_X4         2  9.1     5    10     183    (-,-) 
  g184488/ZN                         -       A->ZN  R     INV_X2         1  3.8     7    12     194    (-,-) 
  g915/ZN                            -       A2->ZN F     NAND2_X2       2  5.0    12    15     209    (-,-) 
  g192493/ZN                         -       A1->ZN F     AND3_X2        2  5.0     8    32     242    (-,-) 
  g905/ZN                            -       A->ZN  R     INV_X2         2  3.8     8    13     254    (-,-) 
  g173738/ZN                         -       A2->ZN F     NAND2_X1       2  4.7    12    20     274    (-,-) 
  add_1564_33_Y_add_1555_32_g1118/ZN -       A->ZN  R     INV_X1         1  3.8    12    20     294    (-,-) 
  g175455/ZN                         -       A2->ZN F     NAND2_X2       3  6.5    10    18     311    (-,-) 
  g175453/ZN                         -       A2->ZN R     NOR2_X1        1  2.0    17    30     341    (-,-) 
  g175452/ZN                         -       A1->ZN F     NOR2_X1        1  1.8     6    10     352    (-,-) 
  g175451/ZN                         -       A2->ZN R     NAND2_X1       1  1.9    10    16     368    (-,-) 
  g175097/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     7    13     380    (-,-) 
  g175096/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    14     394    (-,-) 
  g175383/ZN                         -       A1->ZN F     NAND3_X1       1  1.4    10    17     411    (-,-) 
  reg_next_pc_reg[30]/D              -       -      F     DFF_X1         1    -     -     0     411    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-252 ps) Setup Check with Pin reg_next_pc_reg[15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN            -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN               -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN         -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN         -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN            -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN            -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN            -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN            -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175614/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    12     256    (-,-) 
  g56/ZN                -       A1->ZN R     NAND2_X4       1  6.6     9    13     269    (-,-) 
  g174981/ZN            -       A->ZN  F     INV_X4         3  8.8     5     9     278    (-,-) 
  g174980/ZN            -       A1->ZN R     NAND2_X1       6 11.6    32    36     314    (-,-) 
  g63/ZN                -       A2->ZN F     NAND2_X1       2  3.5    12    23     337    (-,-) 
  g174032/ZN            -       B1->ZN R     AOI21_X1       1  2.0    23    29     366    (-,-) 
  g174031/ZN            -       A->ZN  F     INV_X1         1  1.8     7    10     375    (-,-) 
  g174030/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    14     390    (-,-) 
  g170191/ZN            -       A->ZN  F     INV_X1         1  3.0     6    10     400    (-,-) 
  g182332/ZN            -       B1->ZN R     OAI21_X2       1  1.4    14    20     420    (-,-) 
  reg_next_pc_reg[15]/D -       -      R     DFF_X2         1    -     -     0     420    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 6: VIOLATED (-252 ps) Setup Check with Pin reg_next_pc_reg[29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=    -252                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN            -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN            -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN         -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN         -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  g83306__192562/ZN     -       A1->ZN F     NAND2_X1       2  3.5    10    18     191    (-,-) 
  g174800/ZN            -       A2->ZN R     NAND3_X1       2  4.6    20    26     217    (-,-) 
  g174801/ZN            -       A->ZN  F     OAI21_X2       2  9.3    16    28     245    (-,-) 
  g184881/ZN            -       A2->ZN R     NOR2_X2        1  6.5    23    39     284    (-,-) 
  g184880/ZN            -       A2->ZN F     NAND2_X4       9 16.5    12    23     306    (-,-) 
  g184888/ZN            -       A1->ZN R     NOR2_X1        1  2.0    17    26     332    (-,-) 
  g180331/ZN            -       A2->ZN F     NAND2_X1       2  3.5    11    20     352    (-,-) 
  g175214/ZN            -       A2->ZN R     NAND3_X1       1  2.0    12    20     372    (-,-) 
  g174351/ZN            -       A->ZN  F     INV_X1         1  1.8     5     8     380    (-,-) 
  g174350/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    13     393    (-,-) 
  g174347/ZN            -       A1->ZN F     NAND3_X1       1  1.4    13    17     410    (-,-) 
  reg_next_pc_reg[29]/D -       -      F     DFF_X1         1    -     -     0     410    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 7: VIOLATED (-251 ps) Setup Check with Pin reg_next_pc_reg[26]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=    -251                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt173486/ZN                        -       A->ZN  R     INV_X8         5 15.9     8    14     162    (-,-) 
  g83379__172697/ZN                    -       A1->ZN F     NAND2_X2       1  3.2     8    12     174    (-,-) 
  g195077/ZN                           -       A1->ZN R     NAND2_X2       3  7.2    14    19     193    (-,-) 
  g195076/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    17     210    (-,-) 
  g195075/ZN                           -       A->ZN  R     INV_X4         2  8.2     8    14     224    (-,-) 
  add_1564_33_Y_add_1555_32_g174847/ZN -       A1->ZN F     NAND2_X4       2  7.7     7    13     237    (-,-) 
  g73_1/ZN                             -       A1->ZN R     NAND2_X4       1  6.3    10    13     250    (-,-) 
  g175278/ZN                           -       A1->ZN F     NAND2_X4       1  6.0     7    12     262    (-,-) 
  g107/ZN                              -       A1->ZN R     NAND2_X4       2  8.2    10    14     277    (-,-) 
  g174906/ZN                           -       A1->ZN F     NAND2_X4       1  6.0     7    12     289    (-,-) 
  g192226/ZN                           -       A1->ZN R     NAND2_X4       4 12.1    12    17     306    (-,-) 
  g196761/ZN                           -       A->ZN  F     INV_X4         6 10.2     6    10     316    (-,-) 
  g20/ZN                               -       B1->ZN R     OAI21_X1       1  2.0    20    27     343    (-,-) 
  add_1564_33_Y_add_1555_32_g980/ZN    -       A->ZN  F     INV_X1         2  3.6     8    13     356    (-,-) 
  g173772/ZN                           -       A1->ZN R     NAND3_X1       1  2.0    12    16     372    (-,-) 
  g175089/ZN                           -       A->ZN  F     INV_X1         1  1.8     5     8     380    (-,-) 
  g175088/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    13     393    (-,-) 
  g175085/ZN                           -       A1->ZN F     NAND3_X1       1  1.4    10    17     410    (-,-) 
  reg_next_pc_reg[26]/D                -       -      F     DFF_X1         1    -     -     0     410    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-251 ps) Setup Check with Pin reg_next_pc_reg[27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -251                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g143/ZN                              -       A->ZN  R     INV_X2         1  6.6    11    18     134    (-,-) 
  fopt75/ZN                            -       A->ZN  F     INV_X4         8 26.9     9    16     150    (-,-) 
  g84143__183507/ZN                    -       A1->ZN R     NAND2_X1       1  3.8    14    20     169    (-,-) 
  g83295__183505/ZN                    -       A2->ZN F     NAND2_X2       3  8.0    11    20     189    (-,-) 
  fopt187639/ZN                        -       A->ZN  R     INV_X2         1  6.3    10    18     207    (-,-) 
  add_1564_33_Y_add_1555_32_g172789/ZN -       A1->ZN F     NAND2_X4       3 12.1     9    16     223    (-,-) 
  add_1564_33_Y_add_1555_32_g174847/ZN -       A2->ZN R     NAND2_X4       2  8.1    10    18     241    (-,-) 
  g73_1/ZN                             -       A1->ZN F     NAND2_X4       1  6.0     7    12     253    (-,-) 
  g175278/ZN                           -       A1->ZN R     NAND2_X4       1  6.3     9    13     266    (-,-) 
  g107/ZN                              -       A1->ZN F     NAND2_X4       2  7.7     8    13     279    (-,-) 
  g174906/ZN                           -       A1->ZN R     NAND2_X4       1  6.3     9    14     293    (-,-) 
  g192226/ZN                           -       A1->ZN F     NAND2_X4       4 11.0     9    15     308    (-,-) 
  g196761/ZN                           -       A->ZN  R     INV_X4         6 11.3    10    16     324    (-,-) 
  add_1564_33_Y_add_1555_32_g172977/ZN -       B1->ZN F     OAI21_X1       1  1.8    10    14     337    (-,-) 
  add_1564_33_Y_add_1555_32_g994/ZN    -       A->ZN  R     INV_X1         2  3.7    11    18     355    (-,-) 
  g173776/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     8    13     369    (-,-) 
  g175004/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     383    (-,-) 
  g175003/ZN                           -       A->ZN  F     OAI211_X1      1  1.4    14    26     408    (-,-) 
  reg_next_pc_reg[27]/D                -       -      F     DFF_X1         1    -     -     0     408    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 9: VIOLATED (-251 ps) Setup Check with Pin reg_next_pc_reg[14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=    -251                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN            -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN               -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN         -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  g84166__7118/ZN       -       A1->ZN R     NAND2_X1       2  3.8    14    19     168    (-,-) 
  g174035/ZN            -       A2->ZN F     NAND3_X1       2  4.9    18    31     199    (-,-) 
  g173946/ZN            -       A1->ZN R     NAND2_X2       2 10.5    18    28     227    (-,-) 
  g173945/ZN            -       A->ZN  F     INV_X2         1  5.9     7    12     239    (-,-) 
  g175614/ZN            -       A2->ZN R     NAND2_X4       1  6.3     9    16     254    (-,-) 
  g56/ZN                -       A1->ZN F     NAND2_X4       1  6.0     6    12     266    (-,-) 
  g174981/ZN            -       A->ZN  R     INV_X4         3  9.3     8    13     280    (-,-) 
  g174980/ZN            -       A1->ZN F     NAND2_X1       6 10.8    22    31     311    (-,-) 
  g175304/ZN            -       A1->ZN R     NAND2_X1       2  3.8    15    26     337    (-,-) 
  g175303/ZN            -       A->ZN  F     INV_X1         1  3.0     6    11     348    (-,-) 
  g175301/ZN            -       B1->ZN R     OAI21_X2       1  1.9    15    22     370    (-,-) 
  g175300/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     385    (-,-) 
  g171198/ZN            -       A->ZN  R     INV_X1         1  2.0     8    13     398    (-,-) 
  g182335/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    12     410    (-,-) 
  reg_next_pc_reg[14]/D -       -      F     DFF_X1         1    -     -     0     410    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 10: VIOLATED (-250 ps) Setup Check with Pin alu_out_q_reg[27]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -250                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN   -       CK->QN F     DFF_X1         2  6.9    18    76      76    (-,-) 
  g185667/ZN          -       A->ZN  R     INV_X4        10 22.5    16    27     103    (-,-) 
  g85050/ZN           -       A->ZN  F     INV_X4         4  9.8     6    11     114    (-,-) 
  g84475__1309/ZN     -       A1->ZN R     NAND2_X2       5  9.2    16    20     134    (-,-) 
  g84154__8780/ZN     -       A2->ZN F     NAND2_X1       1  3.2    10    19     153    (-,-) 
  g84099__5795/ZN     -       A1->ZN R     NAND2_X2       4  8.9    16    22     175    (-,-) 
  g83914__195125/ZN   -       A1->ZN F     NAND2_X2       1  6.0    10    18     193    (-,-) 
  g83848__4547/ZN     -       A1->ZN R     NAND2_X4       5 13.7    13    19     212    (-,-) 
  g83765__185463/ZN   -       A1->ZN F     NAND2_X4       1  6.0     8    13     226    (-,-) 
  g185462/ZN          -       A1->ZN R     NAND2_X4       6 18.4    16    21     246    (-,-) 
  g185466/ZN          -       A1->ZN F     NAND2_X4       2  9.3     9    16     263    (-,-) 
  g175449/ZN          -       A1->ZN R     NAND2_X4       7 17.0    15    21     284    (-,-) 
  g169804/ZN          -       A1->ZN F     NAND2_X4       1  6.0     8    14     297    (-,-) 
  g169624/ZN          -       A1->ZN R     NAND2_X4       4  8.9    11    15     312    (-,-) 
  g174338/ZN          -       A1->ZN F     NAND2_X1       1  3.2    10    16     329    (-,-) 
  g174337/ZN          -       A1->ZN R     NAND2_X2       2  3.8    10    15     344    (-,-) 
  g166112/ZN          -       A->ZN  F     INV_X1         1  1.9     4     8     352    (-,-) 
  g192486/ZN          -       A1->ZN R     NAND3_X1       1  1.9    12    14     366    (-,-) 
  g148/ZN             -       A1->ZN F     NAND3_X1       1  1.8    11    19     385    (-,-) 
  g164336/ZN          -       A->ZN  R     INV_X1         1  1.9     8    14     399    (-,-) 
  g163029/ZN          -       A1->ZN F     NAND2_X1       1  1.4     6    11     411    (-,-) 
  alu_out_q_reg[27]/D -       -      F     DFF_X1         1    -     -     0     411    (-,-) 
#---------------------------------------------------------------------------------------------



Path 11: VIOLATED (-250 ps) Setup Check with Pin alu_out_q_reg[25]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=    -250                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN   -       CK->QN F     DFF_X1         2  6.9    18    76      76    (-,-) 
  g185667/ZN          -       A->ZN  R     INV_X4        10 22.5    16    27     103    (-,-) 
  g85050/ZN           -       A->ZN  F     INV_X4         4  9.8     6    11     114    (-,-) 
  g84475__1309/ZN     -       A1->ZN R     NAND2_X2       5  9.2    16    20     134    (-,-) 
  g84154__8780/ZN     -       A2->ZN F     NAND2_X1       1  3.2    10    19     153    (-,-) 
  g84099__5795/ZN     -       A1->ZN R     NAND2_X2       4  8.9    16    22     175    (-,-) 
  g83914__195125/ZN   -       A1->ZN F     NAND2_X2       1  6.0    10    18     193    (-,-) 
  g83848__4547/ZN     -       A1->ZN R     NAND2_X4       5 13.7    13    19     212    (-,-) 
  g83765__185463/ZN   -       A1->ZN F     NAND2_X4       1  6.0     8    13     226    (-,-) 
  g185462/ZN          -       A1->ZN R     NAND2_X4       6 18.4    16    21     246    (-,-) 
  g185466/ZN          -       A1->ZN F     NAND2_X4       2  9.3     9    16     263    (-,-) 
  g175449/ZN          -       A1->ZN R     NAND2_X4       7 17.0    15    21     284    (-,-) 
  g169804/ZN          -       A1->ZN F     NAND2_X4       1  6.0     8    14     297    (-,-) 
  g169624/ZN          -       A1->ZN R     NAND2_X4       4  8.9    11    15     312    (-,-) 
  g169427/ZN          -       A->ZN  F     INV_X2         3  6.3     6    10     323    (-,-) 
  g168475/ZN          -       B1->ZN R     OAI21_X2       2  3.8    19    26     349    (-,-) 
  g166160/ZN          -       B1->ZN F     OAI21_X1       1  1.9    10    17     366    (-,-) 
  g165343/ZN          -       A2->ZN R     NOR2_X1        1  1.9    16    30     396    (-,-) 
  g165187/ZN          -       A1->ZN F     NAND2_X1       1  1.4     8    14     410    (-,-) 
  alu_out_q_reg[25]/D -       -      F     DFF_X1         1    -     -     0     410    (-,-) 
#---------------------------------------------------------------------------------------------



Path 12: VIOLATED (-249 ps) Setup Check with Pin reg_next_pc_reg[9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -249                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  g185472/ZN                           -       A1->ZN R     NAND2_X1       1  6.5    20    26     174    (-,-) 
  g185470/ZN                           -       A2->ZN F     NAND2_X4       3 10.6     9    19     193    (-,-) 
  add_1564_33_Y_add_1555_32_g185473/ZN -       A1->ZN F     OR2_X4         2  7.7     9    42     235    (-,-) 
  g175642/ZN                           -       A1->ZN R     NAND2_X4       2  9.0    13    16     251    (-,-) 
  g175645/ZN                           -       A1->ZN F     NOR2_X4        1  5.9     7     9     260    (-,-) 
  g174038/ZN                           -       A2->ZN R     NAND2_X4       3  9.6    11    18     277    (-,-) 
  g175180/Z                            -       A->Z   R     BUF_X1         1  3.8    12    28     305    (-,-) 
  g175179/ZN                           -       A2->ZN F     NAND2_X2       2  6.1     9    17     322    (-,-) 
  g175177/ZN                           -       B1->ZN R     AOI21_X2       1  2.5    19    24     346    (-,-) 
  g175176/ZN                           -       A->ZN  R     XNOR2_X1       1  1.9    20    41     388    (-,-) 
  g168625/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     9    16     404    (-,-) 
  g166279/ZN                           -       A1->ZN R     NAND2_X1       1  1.4    10    14     417    (-,-) 
  reg_next_pc_reg[9]/D                 -       -      R     DFF_X1         1    -     -     0     417    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 13: VIOLATED (-248 ps) Setup Check with Pin alu_out_q_reg[26]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -248                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/QN   -       CK->QN R     DFF_X1         4  8.4    24    80      80    (-,-) 
  g6/Z                -       A->Z   R     BUF_X2         6 13.1    18    38     118    (-,-) 
  g84464__178909/ZN   -       A2->ZN F     NAND2_X2       3  5.2     9    18     136    (-,-) 
  g84154__8780/ZN     -       A1->ZN R     NAND2_X1       1  3.4    13    19     155    (-,-) 
  g84099__5795/ZN     -       A1->ZN F     NAND2_X2       4  8.1    11    20     174    (-,-) 
  g83914__195125/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     194    (-,-) 
  g83848__4547/ZN     -       A1->ZN F     NAND2_X4       5 12.5    10    17     211    (-,-) 
  g83765__185463/ZN   -       A1->ZN R     NAND2_X4       1  6.3     9    14     225    (-,-) 
  g185462/ZN          -       A1->ZN F     NAND2_X4       6 17.0    11    18     243    (-,-) 
  g185466/ZN          -       A1->ZN R     NAND2_X4       2 10.0    11    18     261    (-,-) 
  g175449/ZN          -       A1->ZN F     NAND2_X4       7 15.6    11    18     279    (-,-) 
  g169804/ZN          -       A1->ZN R     NAND2_X4       1  6.3    10    15     294    (-,-) 
  g169624/ZN          -       A1->ZN F     NAND2_X4       4  8.1     8    13     308    (-,-) 
  g174344/ZN          -       A1->ZN R     NAND2_X1       2  3.8    14    19     326    (-,-) 
  g174343/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     341    (-,-) 
  g174342/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    14     355    (-,-) 
  g165503/ZN          -       B1->ZN F     AOI21_X1       1  1.7     9    14     369    (-,-) 
  g165304/ZN          -       A1->ZN R     NOR2_X1        1  2.0    17    25     394    (-,-) 
  g165156/ZN          -       A2->ZN F     NAND2_X1       1  1.4     7    15     408    (-,-) 
  alu_out_q_reg[26]/D -       -      F     DFF_X1         1    -     -     0     408    (-,-) 
#---------------------------------------------------------------------------------------------



Path 14: VIOLATED (-247 ps) Setup Check with Pin reg_next_pc_reg[13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=    -247                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN            -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN               -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN         -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN         -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN            -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN            -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN            -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN            -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175614/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    12     256    (-,-) 
  g56/ZN                -       A1->ZN R     NAND2_X4       1  6.6     9    13     269    (-,-) 
  g174981/ZN            -       A->ZN  F     INV_X4         3  8.8     5     9     278    (-,-) 
  g174980/ZN            -       A1->ZN R     NAND2_X1       6 11.6    32    36     314    (-,-) 
  g174234/ZN            -       A1->ZN F     NAND2_X1       2  3.6    14    23     338    (-,-) 
  g174148/ZN            -       A->ZN  R     INV_X1         1  1.9     9    16     353    (-,-) 
  g174147/ZN            -       A1->ZN F     NAND2_X1       1  1.9     7    13     366    (-,-) 
  g174146/ZN            -       A1->ZN R     NAND3_X1       1  2.0    12    16     382    (-,-) 
  g170151/ZN            -       A->ZN  F     INV_X1         1  1.8     5     8     390    (-,-) 
  g182334/ZN            -       B1->ZN R     OAI21_X1       1  1.4    17    23     413    (-,-) 
  reg_next_pc_reg[13]/D -       -      R     DFF_X1         1    -     -     0     413    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 15: VIOLATED (-246 ps) Setup Check with Pin reg_next_pc_reg[22]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    -246                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g143/ZN                              -       A->ZN  R     INV_X2         1  6.6    11    18     134    (-,-) 
  fopt75/ZN                            -       A->ZN  F     INV_X4         8 26.9     9    16     150    (-,-) 
  g84143__183507/ZN                    -       A1->ZN R     NAND2_X1       1  3.8    14    20     169    (-,-) 
  g83295__183505/ZN                    -       A2->ZN F     NAND2_X2       3  8.0    11    20     189    (-,-) 
  fopt187639/ZN                        -       A->ZN  R     INV_X2         1  6.3    10    18     207    (-,-) 
  add_1564_33_Y_add_1555_32_g172789/ZN -       A1->ZN F     NAND2_X4       3 12.1     9    16     223    (-,-) 
  add_1564_33_Y_add_1555_32_g174847/ZN -       A2->ZN R     NAND2_X4       2  8.1    10    18     241    (-,-) 
  g73_1/ZN                             -       A1->ZN F     NAND2_X4       1  6.0     7    12     253    (-,-) 
  g175278/ZN                           -       A1->ZN R     NAND2_X4       1  6.3     9    13     266    (-,-) 
  g107/ZN                              -       A1->ZN F     NAND2_X4       2  7.7     8    13     279    (-,-) 
  fopt173712/ZN                        -       A->ZN  R     INV_X1         2  3.8    11    17     297    (-,-) 
  fopt172482/ZN                        -       A->ZN  F     INV_X1         3  7.6    10    17     313    (-,-) 
  g182807/ZN                           -       B1->ZN R     AOI21_X2       2  3.8    22    28     341    (-,-) 
  g174604/ZN                           -       A->ZN  F     INV_X1         1  1.7     7     9     350    (-,-) 
  g174602/ZN                           -       B1->ZN R     AOI21_X1       1  2.0    23    27     377    (-,-) 
  g174597/ZN                           -       A3->ZN F     NAND3_X1       1  1.8    11    23     400    (-,-) 
  g166292/ZN                           -       A1->ZN R     NAND2_X1       1  1.4    10    15     415    (-,-) 
  reg_next_pc_reg[22]/D                -       -      R     DFF_X1         1    -     -     0     415    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 16: VIOLATED (-246 ps) Setup Check with Pin reg_next_pc_reg[21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    -246                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g143/ZN                              -       A->ZN  R     INV_X2         1  6.6    11    18     134    (-,-) 
  fopt75/ZN                            -       A->ZN  F     INV_X4         8 26.9     9    16     150    (-,-) 
  g84143__183507/ZN                    -       A1->ZN R     NAND2_X1       1  3.8    14    20     169    (-,-) 
  g83295__183505/ZN                    -       A2->ZN F     NAND2_X2       3  8.0    11    20     189    (-,-) 
  fopt187639/ZN                        -       A->ZN  R     INV_X2         1  6.3    10    18     207    (-,-) 
  add_1564_33_Y_add_1555_32_g172789/ZN -       A1->ZN F     NAND2_X4       3 12.1     9    16     223    (-,-) 
  add_1564_33_Y_add_1555_32_g174847/ZN -       A2->ZN R     NAND2_X4       2  8.1    10    18     241    (-,-) 
  g73_1/ZN                             -       A1->ZN F     NAND2_X4       1  6.0     7    12     253    (-,-) 
  g175278/ZN                           -       A1->ZN R     NAND2_X4       1  6.3     9    13     266    (-,-) 
  g107/ZN                              -       A1->ZN F     NAND2_X4       2  7.7     8    13     279    (-,-) 
  fopt173712/ZN                        -       A->ZN  R     INV_X1         2  3.8    11    17     297    (-,-) 
  fopt172482/ZN                        -       A->ZN  F     INV_X1         3  7.6    10    17     313    (-,-) 
  add_1564_33_Y_add_1555_32_g1016/ZN   -       B1->ZN R     AOI21_X2       2  3.8    22    28     341    (-,-) 
  g174596/ZN                           -       A->ZN  F     INV_X1         1  1.7     7     9     350    (-,-) 
  g174594/ZN                           -       B1->ZN R     AOI21_X1       1  2.0    23    27     377    (-,-) 
  g174590/ZN                           -       A3->ZN F     NAND3_X1       1  1.8    11    23     400    (-,-) 
  g166291/ZN                           -       A1->ZN R     NAND2_X1       1  1.4    10    15     415    (-,-) 
  reg_next_pc_reg[21]/D                -       -      R     DFF_X1         1    -     -     0     415    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 17: VIOLATED (-245 ps) Setup Check with Pin reg_next_pc_reg[12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN            -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN               -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN         -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  g84166__7118/ZN       -       A1->ZN R     NAND2_X1       2  3.8    14    19     168    (-,-) 
  g174035/ZN            -       A2->ZN F     NAND3_X1       2  4.9    18    31     199    (-,-) 
  g173946/ZN            -       A1->ZN R     NAND2_X2       2 10.5    18    28     227    (-,-) 
  g173945/ZN            -       A->ZN  F     INV_X2         1  5.9     7    12     239    (-,-) 
  g175614/ZN            -       A2->ZN R     NAND2_X4       1  6.3     9    16     254    (-,-) 
  g56/ZN                -       A1->ZN F     NAND2_X4       1  6.0     6    12     266    (-,-) 
  g174981/ZN            -       A->ZN  R     INV_X4         3  9.3     8    13     280    (-,-) 
  g174980/ZN            -       A1->ZN F     NAND2_X1       6 10.8    22    31     311    (-,-) 
  g174237/ZN            -       A->ZN  R     INV_X1         2  3.9    14    25     336    (-,-) 
  g225/ZN               -       B1->ZN F     OAI21_X1       1  1.8    10    15     351    (-,-) 
  g223/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    15     366    (-,-) 
  g174026/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     379    (-,-) 
  g168649/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    14     394    (-,-) 
  g166282/ZN            -       A1->ZN F     NAND2_X1       1  1.4     8    12     405    (-,-) 
  reg_next_pc_reg[12]/D -       -      F     DFF_X1         1    -     -     0     405    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 18: VIOLATED (-245 ps) Setup Check with Pin latched_branch_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) latched_branch_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     404                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_op1_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[3]/QN    -       CK->QN R     DFF_X1         3  6.5    20    75      75    (-,-) 
  g193981/ZN           -       A->ZN  F     INV_X2        10 16.8    12    21      96    (-,-) 
  g84433__193980/ZN    -       A1->ZN R     NAND2_X1       3  5.7    19    26     122    (-,-) 
  g171269/ZN           -       A->ZN  F     INV_X1         1  1.8     6     9     132    (-,-) 
  g169560/ZN           -       A->ZN  R     AOI21_X1       1  2.0    23    40     171    (-,-) 
  g168330/ZN           -       A->ZN  F     OAI21_X1       1  1.9    10    22     194    (-,-) 
  g166612/ZN           -       A1->ZN R     NAND3_X1       1  1.9    12    17     210    (-,-) 
  g165828/ZN           -       A1->ZN F     NAND3_X1       1  1.9    11    19     230    (-,-) 
  g194850/ZN           -       A1->ZN R     NAND3_X1       1  3.3    15    21     250    (-,-) 
  g194849/ZN           -       A1->ZN F     NAND3_X2       2  3.5    12    20     271    (-,-) 
  g189277/ZN           -       A1->ZN R     NAND2_X1       2  3.7    14    21     292    (-,-) 
  g175191/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     306    (-,-) 
  g175156/ZN           -       A1->ZN R     NAND2_X1       1  3.3    13    18     324    (-,-) 
  g175200/ZN           -       A1->ZN F     NAND3_X2       2  4.8    13    22     345    (-,-) 
  g178818/ZN           -       A->ZN  R     INV_X2         1  6.7    11    19     364    (-,-) 
  g189439/ZN           -       B1->ZN F     AOI21_X4       2  4.9     8    13     378    (-,-) 
  g178816/ZN           -       A1->ZN R     NAND2_X2       2  3.7    10    15     392    (-,-) 
  g161235/ZN           -       A1->ZN F     NAND2_X1       1  1.4    10    12     404    (-,-) 
  latched_branch_reg/D -       -      F     DFF_X1         1    -     -     0     404    (-,-) 
#----------------------------------------------------------------------------------------------



Path 19: VIOLATED (-245 ps) Setup Check with Pin reg_next_pc_reg[25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -245                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g143/ZN                              -       A->ZN  R     INV_X2         1  6.6    11    18     134    (-,-) 
  fopt75/ZN                            -       A->ZN  F     INV_X4         8 26.9     9    16     150    (-,-) 
  g84143__183507/ZN                    -       A1->ZN R     NAND2_X1       1  3.8    14    20     169    (-,-) 
  g83295__183505/ZN                    -       A2->ZN F     NAND2_X2       3  8.0    11    20     189    (-,-) 
  fopt187639/ZN                        -       A->ZN  R     INV_X2         1  6.3    10    18     207    (-,-) 
  add_1564_33_Y_add_1555_32_g172789/ZN -       A1->ZN F     NAND2_X4       3 12.1     9    16     223    (-,-) 
  add_1564_33_Y_add_1555_32_g174847/ZN -       A2->ZN R     NAND2_X4       2  8.1    10    18     241    (-,-) 
  g73_1/ZN                             -       A1->ZN F     NAND2_X4       1  6.0     7    12     253    (-,-) 
  g175278/ZN                           -       A1->ZN R     NAND2_X4       1  6.3     9    13     266    (-,-) 
  g107/ZN                              -       A1->ZN F     NAND2_X4       2  7.7     8    13     279    (-,-) 
  g174906/ZN                           -       A1->ZN R     NAND2_X4       1  6.3     9    14     293    (-,-) 
  g192226/ZN                           -       A1->ZN F     NAND2_X4       4 11.0     9    15     308    (-,-) 
  g175236/ZN                           -       A1->ZN R     NAND2_X1       2  3.1    14    18     326    (-,-) 
  g175240/ZN                           -       A1->ZN R     AND2_X1        1  1.9     9    33     358    (-,-) 
  g175239/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     7    13     371    (-,-) 
  g174000/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     385    (-,-) 
  g174373/ZN                           -       C1->ZN F     OAI211_X1      1  1.4    14    18     403    (-,-) 
  reg_next_pc_reg[25]/D                -       -      F     DFF_X1         1    -     -     0     403    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-244 ps) Setup Check with Pin mem_do_rinst_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[27]/CK
          Clock: (R) clk
       Endpoint: (R) mem_do_rinst_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     414                  
             Slack:=    -244                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[27]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[27]/QN -       CK->QN F     DFF_X1         1  3.3    14    67      67    (-,-) 
  g173928/Z          -       A->Z   F     BUF_X4         7 17.7     8    32      99    (-,-) 
  g84470__3772/ZN    -       A1->ZN R     NAND2_X1       4  6.9    21    27     126    (-,-) 
  g84273__1474/ZN    -       A2->ZN F     NAND2_X1       3  6.9    16    28     154    (-,-) 
  g84202/ZN          -       A->ZN  R     INV_X1         2  3.8    12    22     176    (-,-) 
  g169732/ZN         -       A1->ZN F     NAND2_X1       1  1.9     8    14     190    (-,-) 
  g169090/ZN         -       A2->ZN R     NOR2_X1        2  3.8    25    38     228    (-,-) 
  g167206/ZN         -       A1->ZN F     NAND2_X1       1  3.5    13    21     250    (-,-) 
  g192492/ZN         -       A3->ZN R     NAND3_X2       2  5.2    14    24     274    (-,-) 
  g174465/ZN         -       B1->ZN F     AOI21_X1       2  3.5    11    20     294    (-,-) 
  g173857/ZN         -       A2->ZN R     NAND2_X1       1  1.9    10    18     312    (-,-) 
  g62/ZN             -       A1->ZN F     NAND2_X1       1  3.2    10    16     328    (-,-) 
  g61/ZN             -       A1->ZN R     NAND2_X2       2  5.5    12    18     346    (-,-) 
  g178819/ZN         -       A->ZN  F     INV_X2         1  5.9     6    10     356    (-,-) 
  g189439/ZN         -       B2->ZN R     AOI21_X4       2  5.3    20    28     384    (-,-) 
  g178816/ZN         -       A1->ZN F     NAND2_X2       2  3.5     9    16     400    (-,-) 
  g161236/ZN         -       A1->ZN R     NAND2_X1       1  1.5     9    14     414    (-,-) 
  mem_do_rinst_reg/D -       -      R     DFFS_X1        1    -     -     0     414    (-,-) 
#--------------------------------------------------------------------------------------------



Path 21: VIOLATED (-243 ps) Setup Check with Pin alu_out_q_reg[31]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -243                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[1]/QN   -       CK->QN R     DFF_X1         5  9.6    27    83      83    (-,-) 
  g5/ZN               -       A2->ZN R     AND2_X1        2  5.4    16    46     129    (-,-) 
  g174993/ZN          -       A1->ZN F     NOR2_X2        1  3.5     7    10     140    (-,-) 
  g178517/ZN          -       A2->ZN R     NOR2_X2        2  5.3    20    32     172    (-,-) 
  g178516/ZN          -       B1->ZN F     OAI21_X2       2  7.8    13    22     194    (-,-) 
  g83774__5019/ZN     -       A1->ZN R     NAND2_X4       2  7.0    10    17     211    (-,-) 
  g960_0/ZN           -       A1->ZN F     NAND3_X2       1  3.2    11    18     228    (-,-) 
  g187747/ZN          -       A1->ZN R     NAND2_X2       2  5.1    11    18     246    (-,-) 
  g187746/ZN          -       A1->ZN F     NAND3_X2       2  4.9    14    21     267    (-,-) 
  fopt187745/ZN       -       A->ZN  R     INV_X2         2 10.1    14    24     291    (-,-) 
  fopt172375/ZN       -       A->ZN  F     INV_X2         4  7.9     7    13     304    (-,-) 
  g83562__1309/ZN     -       A1->ZN R     NAND2_X1       2  3.6    14    18     322    (-,-) 
  g263/ZN             -       A1->ZN F     NAND3_X1       1  1.8    11    19     342    (-,-) 
  g184803/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     358    (-,-) 
  g184801/ZN          -       A2->ZN F     NAND3_X1       1  1.8    11    20     378    (-,-) 
  g184800/ZN          -       A->ZN  R     INV_X1         1  1.9     8    14     392    (-,-) 
  g83327__5019/ZN     -       A1->ZN F     NAND2_X1       1  1.4     6    11     403    (-,-) 
  alu_out_q_reg[31]/D -       -      F     DFF_X1         1    -     -     0     403    (-,-) 
#---------------------------------------------------------------------------------------------



Path 22: VIOLATED (-242 ps) Setup Check with Pin alu_out_q_reg[28]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -242                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN   -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN          -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  g84692__4547/ZN     -       A2->ZN F     NAND2_X2       4  8.4    12    22     128    (-,-) 
  g174993/ZN          -       A2->ZN R     NOR2_X2        1  3.6    16    30     158    (-,-) 
  g178517/ZN          -       A2->ZN F     NOR2_X2        2  4.7     7    13     171    (-,-) 
  g178516/ZN          -       B1->ZN R     OAI21_X2       2  8.3    30    39     210    (-,-) 
  g83774__5019/ZN     -       A1->ZN F     NAND2_X4       2  6.5    11    17     226    (-,-) 
  g960_0/ZN           -       A1->ZN R     NAND3_X2       1  3.4    12    17     244    (-,-) 
  g187747/ZN          -       A1->ZN F     NAND2_X2       2  5.0    10    16     259    (-,-) 
  g187746/ZN          -       A1->ZN R     NAND3_X2       2  5.4    14    19     278    (-,-) 
  fopt187745/ZN       -       A->ZN  F     INV_X2         2  9.1     8    14     292    (-,-) 
  fopt172375/ZN       -       A->ZN  R     INV_X2         4  8.7    13    19     311    (-,-) 
  g83561__2683/ZN     -       A1->ZN F     NAND2_X1       2  3.6    10    18     329    (-,-) 
  g83423__9682/ZN     -       A1->ZN R     NAND3_X1       1  1.9    12    17     346    (-,-) 
  g83375__8757/ZN     -       A->ZN  F     OAI211_X1      1  1.8    14    28     374    (-,-) 
  g83340__1309/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    18     391    (-,-) 
  g83334__4296/ZN     -       A1->ZN F     NAND2_X1       1  1.4     7    12     403    (-,-) 
  alu_out_q_reg[28]/D -       -      F     DFF_X1         1    -     -     0     403    (-,-) 
#---------------------------------------------------------------------------------------------



Path 23: VIOLATED (-242 ps) Setup Check with Pin alu_out_q_reg[22]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=    -242                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[1]/QN   -       CK->QN R     DFF_X1         5  9.6    27    83      83    (-,-) 
  g5/ZN               -       A2->ZN R     AND2_X1        2  5.4    16    46     129    (-,-) 
  g174993/ZN          -       A1->ZN F     NOR2_X2        1  3.5     7    10     140    (-,-) 
  g178517/ZN          -       A2->ZN R     NOR2_X2        2  5.3    20    32     172    (-,-) 
  g178516/ZN          -       B1->ZN F     OAI21_X2       2  7.8    13    22     194    (-,-) 
  g83774__5019/ZN     -       A1->ZN R     NAND2_X4       2  7.0    10    17     211    (-,-) 
  g960_0/ZN           -       A1->ZN F     NAND3_X2       1  3.2    11    18     228    (-,-) 
  g187747/ZN          -       A1->ZN R     NAND2_X2       2  5.1    11    18     246    (-,-) 
  g187746/ZN          -       A1->ZN F     NAND3_X2       2  4.9    14    21     267    (-,-) 
  fopt187745/ZN       -       A->ZN  R     INV_X2         2 10.1    14    24     291    (-,-) 
  fopt172375/ZN       -       A->ZN  F     INV_X2         4  7.9     7    13     304    (-,-) 
  g83491__2391/ZN     -       B1->ZN R     AOI21_X1       2  3.8    31    36     340    (-,-) 
  g83392__3772/ZN     -       B1->ZN F     OAI21_X1       1  1.7    12    18     358    (-,-) 
  g83339__2683/ZN     -       B1->ZN R     AOI21_X1       1  1.9    22    28     387    (-,-) 
  g83333__8780/ZN     -       A1->ZN F     NAND2_X1       1  1.4     9    15     402    (-,-) 
  alu_out_q_reg[22]/D -       -      F     DFF_X1         1    -     -     0     402    (-,-) 
#---------------------------------------------------------------------------------------------



Path 24: VIOLATED (-242 ps) Setup Check with Pin reg_next_pc_reg[31]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=    -242                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN            -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN            -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN         -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN         -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  fopt192563/ZN         -       A->ZN  F     INV_X4         2  9.1     5    10     183    (-,-) 
  g184488/ZN            -       A->ZN  R     INV_X2         1  3.8     7    12     194    (-,-) 
  g915/ZN               -       A2->ZN F     NAND2_X2       2  5.0    12    15     209    (-,-) 
  g192493/ZN            -       A1->ZN F     AND3_X2        2  5.0     8    32     242    (-,-) 
  g905/ZN               -       A->ZN  R     INV_X2         2  3.8     8    13     254    (-,-) 
  g173738/ZN            -       A2->ZN F     NAND2_X1       2  4.7    12    20     274    (-,-) 
  g357/ZN               -       A1->ZN R     NOR2_X2        1  2.0    13    21     295    (-,-) 
  g356/ZN               -       A2->ZN F     NAND2_X1       2  3.5    10    18     313    (-,-) 
  g349/ZN               -       B2->ZN R     OAI21_X1       1  2.0    20    34     347    (-,-) 
  g180196/ZN            -       A->ZN  F     INV_X1         2  3.5     8    13     360    (-,-) 
  g200471/ZN            -       A2->ZN R     NAND4_X1       1  2.0    15    20     380    (-,-) 
  g188534/ZN            -       A3->ZN F     NAND3_X1       1  1.4    10    21     401    (-,-) 
  reg_next_pc_reg[31]/D -       -      F     DFF_X1         1    -     -     0     401    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 25: VIOLATED (-241 ps) Setup Check with Pin alu_out_q_reg[29]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=    -241                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN   -       CK->QN F     DFF_X1         2  6.9    18    76      76    (-,-) 
  g185667/ZN          -       A->ZN  R     INV_X4        10 22.5    16    27     103    (-,-) 
  g85050/ZN           -       A->ZN  F     INV_X4         4  9.8     6    11     114    (-,-) 
  g84475__1309/ZN     -       A1->ZN R     NAND2_X2       5  9.2    16    20     134    (-,-) 
  g84154__8780/ZN     -       A2->ZN F     NAND2_X1       1  3.2    10    19     153    (-,-) 
  g84099__5795/ZN     -       A1->ZN R     NAND2_X2       4  8.9    16    22     175    (-,-) 
  g83914__195125/ZN   -       A1->ZN F     NAND2_X2       1  6.0    10    18     193    (-,-) 
  g83848__4547/ZN     -       A1->ZN R     NAND2_X4       5 13.7    13    19     212    (-,-) 
  g83765__185463/ZN   -       A1->ZN F     NAND2_X4       1  6.0     8    13     226    (-,-) 
  g185462/ZN          -       A1->ZN R     NAND2_X4       6 18.4    16    21     246    (-,-) 
  g185466/ZN          -       A1->ZN F     NAND2_X4       2  9.3     9    16     263    (-,-) 
  g175449/ZN          -       A1->ZN R     NAND2_X4       7 17.0    15    21     284    (-,-) 
  g169804/ZN          -       A1->ZN F     NAND2_X4       1  6.0     8    14     297    (-,-) 
  g169624/ZN          -       A1->ZN R     NAND2_X4       4  8.9    11    15     312    (-,-) 
  g168348/ZN          -       B1->ZN F     AOI21_X1       2  3.5    12    18     331    (-,-) 
  g184/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     347    (-,-) 
  g181/ZN             -       A1->ZN F     NAND2_X1       1  3.5    11    17     364    (-,-) 
  g164736/ZN          -       A2->ZN R     NOR2_X2        1  1.9    13    25     389    (-,-) 
  g163034/ZN          -       A1->ZN F     NAND2_X1       1  1.4     7    13     402    (-,-) 
  alu_out_q_reg[29]/D -       -      F     DFF_X1         1    -     -     0     402    (-,-) 
#---------------------------------------------------------------------------------------------



Path 26: VIOLATED (-240 ps) Setup Check with Pin reg_next_pc_reg[28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    -240                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g143/ZN                              -       A->ZN  R     INV_X2         1  6.6    11    18     134    (-,-) 
  fopt75/ZN                            -       A->ZN  F     INV_X4         8 26.9     9    16     150    (-,-) 
  g84143__183507/ZN                    -       A1->ZN R     NAND2_X1       1  3.8    14    20     169    (-,-) 
  g83295__183505/ZN                    -       A2->ZN F     NAND2_X2       3  8.0    11    20     189    (-,-) 
  fopt187639/ZN                        -       A->ZN  R     INV_X2         1  6.3    10    18     207    (-,-) 
  add_1564_33_Y_add_1555_32_g172789/ZN -       A1->ZN F     NAND2_X4       3 12.1     9    16     223    (-,-) 
  add_1564_33_Y_add_1555_32_g174847/ZN -       A2->ZN R     NAND2_X4       2  8.1    10    18     241    (-,-) 
  g73_1/ZN                             -       A1->ZN F     NAND2_X4       1  6.0     7    12     253    (-,-) 
  g175278/ZN                           -       A1->ZN R     NAND2_X4       1  6.3     9    13     266    (-,-) 
  g107/ZN                              -       A1->ZN F     NAND2_X4       2  7.7     8    13     279    (-,-) 
  g174906/ZN                           -       A1->ZN R     NAND2_X4       1  6.3     9    14     293    (-,-) 
  g192226/ZN                           -       A1->ZN F     NAND2_X4       4 11.0     9    15     308    (-,-) 
  g196761/ZN                           -       A->ZN  R     INV_X4         6 11.3    10    16     324    (-,-) 
  add_1564_33_Y_add_1555_32_g172974/ZN -       B1->ZN F     OAI21_X1       1  1.8    10    14     337    (-,-) 
  add_1564_33_Y_add_1555_32_g180265/ZN -       A->ZN  R     INV_X1         2  3.7    11    18     355    (-,-) 
  g188543/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     8    13     369    (-,-) 
  g188542/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     383    (-,-) 
  g188541/ZN                           -       A1->ZN F     NAND3_X1       1  1.4    10    17     399    (-,-) 
  reg_next_pc_reg[28]/D                -       -      F     DFF_X1         1    -     -     0     399    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 27: VIOLATED (-240 ps) Setup Check with Pin reg_next_pc_reg[23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    -240                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN            -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN            -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN         -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  g175604/ZN            -       A1->ZN R     NAND2_X2       2  5.8    12    18     172    (-,-) 
  g175607/ZN            -       A2->ZN F     NAND2_X1       2  3.5    10    18     190    (-,-) 
  g175608/ZN            -       A1->ZN R     NAND2_X1       2  4.6    16    22     212    (-,-) 
  g175027/ZN            -       A->ZN  F     OAI21_X2       1  3.2     9    20     232    (-,-) 
  g174175/ZN            -       A->ZN  R     INV_X2         1  6.5    10    17     249    (-,-) 
  g174547/ZN            -       A2->ZN F     NAND2_X4       1  6.1     7    14     263    (-,-) 
  g180319/ZN            -       A->ZN  R     AOI21_X4       2  8.1    23    40     303    (-,-) 
  g183600/ZN            -       A1->ZN F     NAND2_X4      13 24.4    16    27     330    (-,-) 
  g180330/ZN            -       B1->ZN R     AOI21_X2       2  3.9    22    30     360    (-,-) 
  g175206/ZN            -       A->ZN  F     INV_X1         1  1.8     7    10     370    (-,-) 
  g175205/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    14     384    (-,-) 
  g174195/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    14     398    (-,-) 
  g173995/ZN            -       A->ZN  R     INV_X1         1  1.4     7    12     409    (-,-) 
  reg_next_pc_reg[23]/D -       -      R     DFF_X1         1    -     -     0     409    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 28: VIOLATED (-240 ps) Setup Check with Pin decoder_trigger_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[27]/CK
          Clock: (R) clk
       Endpoint: (F) decoder_trigger_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -240                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_op1_reg[27]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[27]/QN    -       CK->QN F     DFF_X1         1  3.3    14    67      67    (-,-) 
  g173928/Z             -       A->Z   F     BUF_X4         7 17.7     8    32      99    (-,-) 
  g84470__3772/ZN       -       A1->ZN R     NAND2_X1       4  6.9    21    27     126    (-,-) 
  g84273__1474/ZN       -       A2->ZN F     NAND2_X1       3  6.9    16    28     154    (-,-) 
  g84202/ZN             -       A->ZN  R     INV_X1         2  3.8    12    22     176    (-,-) 
  g169732/ZN            -       A1->ZN F     NAND2_X1       1  1.9     8    14     190    (-,-) 
  g169090/ZN            -       A2->ZN R     NOR2_X1        2  3.8    25    38     228    (-,-) 
  g167206/ZN            -       A1->ZN F     NAND2_X1       1  3.5    13    21     250    (-,-) 
  g192492/ZN            -       A3->ZN R     NAND3_X2       2  5.2    14    24     274    (-,-) 
  g174465/ZN            -       B1->ZN F     AOI21_X1       2  3.5    11    20     294    (-,-) 
  g173857/ZN            -       A2->ZN R     NAND2_X1       1  1.9    10    18     312    (-,-) 
  g62/ZN                -       A1->ZN F     NAND2_X1       1  3.2    10    16     328    (-,-) 
  g61/ZN                -       A1->ZN R     NAND2_X2       2  5.5    12    18     346    (-,-) 
  g178819/ZN            -       A->ZN  F     INV_X2         1  5.9     6    10     356    (-,-) 
  g189439/ZN            -       B2->ZN R     AOI21_X4       2  5.3    20    28     384    (-,-) 
  g187415/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    16     400    (-,-) 
  decoder_trigger_reg/D -       -      F     DFF_X1         1    -     -     0     400    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 29: VIOLATED (-240 ps) Setup Check with Pin alu_out_q_reg[0]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -240                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[3]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[3]/QN  -       CK->QN R     DFF_X1         3  6.5    20    75      75    (-,-) 
  g193981/ZN         -       A->ZN  F     INV_X2        10 16.8    12    21      96    (-,-) 
  g84433__193980/ZN  -       A1->ZN R     NAND2_X1       3  5.7    19    26     122    (-,-) 
  g171269/ZN         -       A->ZN  F     INV_X1         1  1.8     6     9     132    (-,-) 
  g169560/ZN         -       A->ZN  R     AOI21_X1       1  2.0    23    40     171    (-,-) 
  g168330/ZN         -       A->ZN  F     OAI21_X1       1  1.9    10    22     194    (-,-) 
  g166612/ZN         -       A1->ZN R     NAND3_X1       1  1.9    12    17     210    (-,-) 
  g165828/ZN         -       A1->ZN F     NAND3_X1       1  1.9    11    19     230    (-,-) 
  g194850/ZN         -       A1->ZN R     NAND3_X1       1  3.3    15    21     250    (-,-) 
  g194849/ZN         -       A1->ZN F     NAND3_X2       2  3.5    12    20     271    (-,-) 
  g189277/ZN         -       A1->ZN R     NAND2_X1       2  3.7    14    21     292    (-,-) 
  g175191/ZN         -       A1->ZN F     NAND2_X1       1  1.8     8    14     306    (-,-) 
  g175156/ZN         -       A1->ZN R     NAND2_X1       1  3.3    13    18     324    (-,-) 
  g175200/ZN         -       A1->ZN F     NAND3_X2       2  4.8    13    22     345    (-,-) 
  g175199/ZN         -       A1->ZN R     NOR2_X1        2  3.9    26    36     381    (-,-) 
  g175198/ZN         -       B1->ZN F     OAI21_X1       1  1.4    12    17     398    (-,-) 
  alu_out_q_reg[0]/D -       -      F     DFF_X1         1    -     -     0     398    (-,-) 
#--------------------------------------------------------------------------------------------



Path 30: VIOLATED (-239 ps) Setup Check with Pin latched_store_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) latched_store_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -239                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[3]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[3]/QN   -       CK->QN R     DFF_X1         3  6.5    20    75      75    (-,-) 
  g193981/ZN          -       A->ZN  F     INV_X2        10 16.8    12    21      96    (-,-) 
  g84433__193980/ZN   -       A1->ZN R     NAND2_X1       3  5.7    19    26     122    (-,-) 
  g171269/ZN          -       A->ZN  F     INV_X1         1  1.8     6     9     132    (-,-) 
  g169560/ZN          -       A->ZN  R     AOI21_X1       1  2.0    23    40     171    (-,-) 
  g168330/ZN          -       A->ZN  F     OAI21_X1       1  1.9    10    22     194    (-,-) 
  g166612/ZN          -       A1->ZN R     NAND3_X1       1  1.9    12    17     210    (-,-) 
  g165828/ZN          -       A1->ZN F     NAND3_X1       1  1.9    11    19     230    (-,-) 
  g194850/ZN          -       A1->ZN R     NAND3_X1       1  3.3    15    21     250    (-,-) 
  g194849/ZN          -       A1->ZN F     NAND3_X2       2  3.5    12    20     271    (-,-) 
  g189277/ZN          -       A1->ZN R     NAND2_X1       2  3.7    14    21     292    (-,-) 
  g175191/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     306    (-,-) 
  g175156/ZN          -       A1->ZN R     NAND2_X1       1  3.3    13    18     324    (-,-) 
  g175200/ZN          -       A1->ZN F     NAND3_X2       2  4.8    13    22     345    (-,-) 
  g175199/ZN          -       A1->ZN R     NOR2_X1        2  3.9    26    36     381    (-,-) 
  g175201/ZN          -       B1->ZN F     OAI21_X1       1  1.4    10    17     398    (-,-) 
  latched_store_reg/D -       -      F     DFF_X1         1    -     -     0     398    (-,-) 
#---------------------------------------------------------------------------------------------



Path 31: VIOLATED (-236 ps) Setup Check with Pin alu_out_q_reg[17]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -236                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/QN   -       CK->QN R     DFF_X1         4  8.4    24    80      80    (-,-) 
  g6/Z                -       A->Z   R     BUF_X2         6 13.1    18    38     118    (-,-) 
  g84464__178909/ZN   -       A2->ZN F     NAND2_X2       3  5.2     9    18     136    (-,-) 
  g84154__8780/ZN     -       A1->ZN R     NAND2_X1       1  3.4    13    19     155    (-,-) 
  g84099__5795/ZN     -       A1->ZN F     NAND2_X2       4  8.1    11    20     174    (-,-) 
  g83914__195125/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     194    (-,-) 
  g83848__4547/ZN     -       A1->ZN F     NAND2_X4       5 12.5    10    17     211    (-,-) 
  g83765__185463/ZN   -       A1->ZN R     NAND2_X4       1  6.3     9    14     225    (-,-) 
  g185462/ZN          -       A1->ZN F     NAND2_X4       6 17.0    11    18     243    (-,-) 
  g185466/ZN          -       A1->ZN R     NAND2_X4       2 10.0    11    18     261    (-,-) 
  g175449/ZN          -       A1->ZN F     NAND2_X4       7 15.6    11    18     279    (-,-) 
  g174097/ZN          -       B1->ZN R     AOI21_X1       2  3.8    31    38     317    (-,-) 
  g83554/ZN           -       A->ZN  F     INV_X1         1  1.7     9    10     326    (-,-) 
  g83449__4296/ZN     -       B1->ZN R     AOI21_X1       1  1.9    23    27     353    (-,-) 
  g83393__1474/ZN     -       A1->ZN F     NAND2_X1       1  1.8    10    16     369    (-,-) 
  g83360__9906/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    15     385    (-,-) 
  g83332__9906/ZN     -       A1->ZN F     NAND2_X1       1  1.4     7    12     397    (-,-) 
  alu_out_q_reg[17]/D -       -      F     DFF_X1         1    -     -     0     397    (-,-) 
#---------------------------------------------------------------------------------------------



Path 32: VIOLATED (-236 ps) Setup Check with Pin reg_op1_reg[18]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -236                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[6]/QN      -       CK->QN R     DFF_X1         3  7.2    22    77      77    (-,-) 
  g197959/ZN             -       A->ZN  F     INV_X2         7 10.9    10    17      94    (-,-) 
  add_1864_26_g197961/ZN -       A->ZN  R     INV_X1         2  3.8    12    18     113    (-,-) 
  add_1864_26_g2304/ZN   -       A1->ZN F     NAND2_X1       5  6.7    15    24     137    (-,-) 
  add_1864_26_g2427/ZN   -       A1->ZN F     AND2_X1        1  1.8     6    32     169    (-,-) 
  add_1864_26_g2151/ZN   -       A2->ZN R     NAND2_X1       1  2.0    10    16     185    (-,-) 
  add_1864_26_g2425/ZN   -       A1->ZN R     AND2_X2        1  6.3    12    34     219    (-,-) 
  add_1864_26_g194197/ZN -       A1->ZN F     NAND2_X4       7 16.5    11    19     237    (-,-) 
  g173983/ZN             -       A1->ZN R     NAND2_X4       2 13.1    13    20     257    (-,-) 
  g175101/ZN             -       A1->ZN F     NAND3_X4       1  6.0    11    18     275    (-,-) 
  g175100/ZN             -       A->ZN  R     INV_X4         8 19.8    14    22     298    (-,-) 
  add_1864_26_g2023/ZN   -       B1->ZN F     OAI21_X1       1  2.4    12    17     314    (-,-) 
  add_1864_26_g2013/ZN   -       A->ZN  F     XNOR2_X1       1  1.7    10    39     353    (-,-) 
  g161493/ZN             -       B1->ZN R     AOI21_X1       1  1.9    22    27     381    (-,-) 
  g161306/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     396    (-,-) 
  reg_op1_reg[18]/D      -       -      F     DFF_X1         1    -     -     0     396    (-,-) 
#------------------------------------------------------------------------------------------------



Path 33: VIOLATED (-236 ps) Setup Check with Pin reg_next_pc_reg[11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -236                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN                        -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN                           -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN                           -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN                           -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN                           -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN                           -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175614/ZN                           -       A1->ZN F     NAND2_X4       1  6.0     7    12     256    (-,-) 
  g56/ZN                               -       A1->ZN R     NAND2_X4       1  6.6     9    13     269    (-,-) 
  g174981/ZN                           -       A->ZN  F     INV_X4         3  8.8     5     9     278    (-,-) 
  g174980/ZN                           -       A1->ZN R     NAND2_X1       6 11.6    32    36     314    (-,-) 
  g180304/ZN                           -       A1->ZN F     NAND2_X1       2  3.5    14    23     337    (-,-) 
  add_1564_33_Y_add_1555_32_g180307/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    18     355    (-,-) 
  g180306/ZN                           -       A1->ZN F     NAND2_X1       1  1.9     7    13     368    (-,-) 
  g180302/ZN                           -       A1->ZN R     NAND3_X1       1  1.9    12    16     383    (-,-) 
  g166281/ZN                           -       A1->ZN F     NAND2_X1       1  1.4     8    13     396    (-,-) 
  reg_next_pc_reg[11]/D                -       -      F     DFF_X1         1    -     -     0     396    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 34: VIOLATED (-235 ps) Setup Check with Pin reg_op1_reg[24]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     395                  
             Slack:=    -235                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[6]/QN      -       CK->QN R     DFF_X1         3  7.2    22    77      77    (-,-) 
  g197959/ZN             -       A->ZN  F     INV_X2         7 10.9    10    17      94    (-,-) 
  add_1864_26_g197961/ZN -       A->ZN  R     INV_X1         2  3.8    12    18     113    (-,-) 
  add_1864_26_g2304/ZN   -       A1->ZN F     NAND2_X1       5  6.7    15    24     137    (-,-) 
  add_1864_26_g2427/ZN   -       A1->ZN F     AND2_X1        1  1.8     6    32     169    (-,-) 
  add_1864_26_g2151/ZN   -       A2->ZN R     NAND2_X1       1  2.0    10    16     185    (-,-) 
  add_1864_26_g2425/ZN   -       A1->ZN R     AND2_X2        1  6.3    12    34     219    (-,-) 
  add_1864_26_g194197/ZN -       A1->ZN F     NAND2_X4       7 16.5    11    19     237    (-,-) 
  g173983/ZN             -       A1->ZN R     NAND2_X4       2 13.1    13    20     257    (-,-) 
  g175101/ZN             -       A1->ZN F     NAND3_X4       1  6.0    11    18     275    (-,-) 
  g175100/ZN             -       A->ZN  R     INV_X4         8 19.8    14    22     298    (-,-) 
  g176844/ZN             -       B1->ZN F     OAI21_X1       1  2.4    11    17     314    (-,-) 
  add_1864_26_g2007/ZN   -       A->ZN  F     XNOR2_X1       1  1.7    10    38     353    (-,-) 
  g161496/ZN             -       B1->ZN R     AOI21_X1       1  1.9    22    27     380    (-,-) 
  g179848/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     395    (-,-) 
  reg_op1_reg[24]/D      -       -      F     DFF_X1         1    -     -     0     395    (-,-) 
#------------------------------------------------------------------------------------------------



Path 35: VIOLATED (-235 ps) Setup Check with Pin reg_op1_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -235                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[15]/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g187589/ZN               -       A->ZN  R     INV_X4         7 18.0    14    25     101    (-,-) 
  g187593/ZN               -       A->ZN  F     INV_X4         5 17.7     8    14     114    (-,-) 
  g186997/ZN               -       A1->ZN R     NAND2_X4       3  9.0    11    15     130    (-,-) 
  g169381/ZN               -       A1->ZN F     NOR2_X2        3  6.8     8    12     141    (-,-) 
  g169159/ZN               -       A->ZN  R     INV_X2         2 14.1    19    26     167    (-,-) 
  g168809/ZN               -       A1->ZN F     NOR2_X4        8 17.7     9    16     182    (-,-) 
  g168586/ZN               -       A->ZN  R     INV_X4        25 46.8    29    37     220    (-,-) 
  g166564/ZN               -       B1->ZN F     OAI21_X1       1  1.9    12    19     238    (-,-) 
  g165844/ZN               -       A2->ZN R     NOR2_X1        1  1.9    16    30     268    (-,-) 
  g179394/ZN               -       A2->ZN F     NAND3_X1       1  1.7    11    22     291    (-,-) 
  g179393/ZN               -       A1->ZN R     NOR2_X1        1  1.9    16    25     316    (-,-) 
  g164759/ZN               -       A1->ZN F     NAND3_X1       1  1.8    11    20     336    (-,-) 
  g164338/ZN               -       A->ZN  R     INV_X1         1  1.9     8    14     350    (-,-) 
  g161535/ZN               -       C1->ZN F     OAI211_X1      1  1.8    14    18     368    (-,-) 
  g161487/ZN               -       A->ZN  R     INV_X1         1  1.9     9    16     384    (-,-) 
  g185666/ZN               -       A1->ZN F     NAND2_X1       1  1.4     6    12     396    (-,-) 
  reg_op1_reg[0]/D         -       -      F     DFF_X1         1    -     -     0     396    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 36: VIOLATED (-235 ps) Setup Check with Pin reg_op1_reg[20]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     395                  
             Slack:=    -235                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[6]/QN      -       CK->QN R     DFF_X1         3  7.2    22    77      77    (-,-) 
  g197959/ZN             -       A->ZN  F     INV_X2         7 10.9    10    17      94    (-,-) 
  add_1864_26_g197961/ZN -       A->ZN  R     INV_X1         2  3.8    12    18     113    (-,-) 
  add_1864_26_g2304/ZN   -       A1->ZN F     NAND2_X1       5  6.7    15    24     137    (-,-) 
  add_1864_26_g2427/ZN   -       A1->ZN F     AND2_X1        1  1.8     6    32     169    (-,-) 
  add_1864_26_g2151/ZN   -       A2->ZN R     NAND2_X1       1  2.0    10    16     185    (-,-) 
  add_1864_26_g2425/ZN   -       A1->ZN R     AND2_X2        1  6.3    12    34     219    (-,-) 
  add_1864_26_g194197/ZN -       A1->ZN F     NAND2_X4       7 16.5    11    19     237    (-,-) 
  g173983/ZN             -       A1->ZN R     NAND2_X4       2 13.1    13    20     257    (-,-) 
  g175101/ZN             -       A1->ZN F     NAND3_X4       1  6.0    11    18     275    (-,-) 
  g175100/ZN             -       A->ZN  R     INV_X4         8 19.8    14    22     298    (-,-) 
  add_1864_26_g2038/ZN   -       B1->ZN F     OAI21_X1       1  2.4    10    17     314    (-,-) 
  add_1864_26_g2015/ZN   -       A->ZN  F     XNOR2_X1       1  1.7    10    38     352    (-,-) 
  g161499/ZN             -       B1->ZN R     AOI21_X1       1  1.9    22    27     380    (-,-) 
  g190768/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     395    (-,-) 
  reg_op1_reg[20]/D      -       -      F     DFF_X1         1    -     -     0     395    (-,-) 
#------------------------------------------------------------------------------------------------



Path 37: VIOLATED (-235 ps) Setup Check with Pin reg_next_pc_reg[18]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -235                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN            -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN               -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN         -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN         -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN            -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN            -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN            -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN            -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175614/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    12     256    (-,-) 
  g56/ZN                -       A1->ZN R     NAND2_X4       1  6.6     9    13     269    (-,-) 
  g174981/ZN            -       A->ZN  F     INV_X4         3  8.8     5     9     278    (-,-) 
  g66_174398/ZN         -       A1->ZN R     NAND2_X4       1  6.3     9    12     290    (-,-) 
  g180320/ZN            -       A1->ZN F     NAND2_X4       2  7.6     7    13     303    (-,-) 
  g183600/ZN            -       A2->ZN R     NAND2_X4      13 26.4    20    28     331    (-,-) 
  g180317/ZN            -       A->ZN  F     INV_X2         3  5.0     7    11     342    (-,-) 
  g192497/ZN            -       C1->ZN R     OAI211_X1      1  1.9    22    30     372    (-,-) 
  g175129/ZN            -       A2->ZN F     NAND3_X1       1  1.4    11    22     394    (-,-) 
  reg_next_pc_reg[18]/D -       -      F     DFF_X1         1    -     -     0     394    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 38: VIOLATED (-235 ps) Setup Check with Pin reg_next_pc_reg[16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     395                  
             Slack:=    -235                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK              -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q               -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                        -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                           -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                     -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN                     -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN                        -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN                        -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN                        -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN                        -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN                        -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN                        -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175614/ZN                        -       A1->ZN F     NAND2_X4       1  6.0     7    12     256    (-,-) 
  g56/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    13     269    (-,-) 
  g174981/ZN                        -       A->ZN  F     INV_X4         3  8.8     5     9     278    (-,-) 
  g66_174398/ZN                     -       A1->ZN R     NAND2_X4       1  6.3     9    12     290    (-,-) 
  g180320/ZN                        -       A1->ZN F     NAND2_X4       2  7.6     7    13     303    (-,-) 
  g183600/ZN                        -       A2->ZN R     NAND2_X4      13 26.4    20    28     331    (-,-) 
  g180317/ZN                        -       A->ZN  F     INV_X2         3  5.0     7    11     342    (-,-) 
  add_1564_33_Y_add_1555_32_g967/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     356    (-,-) 
  add_1564_33_Y_add_1555_32_g958/ZN -       A1->ZN F     NAND2_X1       1  1.8     7    13     369    (-,-) 
  g168648/ZN                        -       A1->ZN R     NAND2_X1       1  1.9    10    14     383    (-,-) 
  g166286/ZN                        -       A1->ZN F     NAND2_X1       1  1.4     8    12     395    (-,-) 
  reg_next_pc_reg[16]/D             -       -      F     DFF_X1         1    -     -     0     395    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 39: VIOLATED (-235 ps) Setup Check with Pin reg_next_pc_reg[24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -235                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN            -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN               -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN         -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN         -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN            -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN            -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN            -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN            -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175614/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    12     256    (-,-) 
  g56/ZN                -       A1->ZN R     NAND2_X4       1  6.6     9    13     269    (-,-) 
  g174981/ZN            -       A->ZN  F     INV_X4         3  8.8     5     9     278    (-,-) 
  g66_174398/ZN         -       A1->ZN R     NAND2_X4       1  6.3     9    12     290    (-,-) 
  g180320/ZN            -       A1->ZN F     NAND2_X4       2  7.6     7    13     303    (-,-) 
  g175218/ZN            -       A2->ZN R     NAND2_X1       1  3.6    14    20     323    (-,-) 
  g30/ZN                -       A->ZN  F     INV_X2         4  9.3     8    14     337    (-,-) 
  g184879/ZN            -       C2->ZN R     OAI211_X1      1  1.9    22    35     372    (-,-) 
  g179530/ZN            -       A2->ZN F     NAND3_X1       1  1.4    11    22     394    (-,-) 
  reg_next_pc_reg[24]/D -       -      F     DFF_X1         1    -     -     0     394    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 40: VIOLATED (-235 ps) Setup Check with Pin reg_op1_reg[17]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -235                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[4]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[4]/QN      -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g196934/ZN             -       A->ZN  R     INV_X2        10 15.8    21    32     108    (-,-) 
  add_1864_26_g189962/ZN -       A1->ZN R     AND2_X1        2  3.8    13    40     148    (-,-) 
  add_1864_26_g2234/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    14     162    (-,-) 
  add_1864_26_g2189/ZN   -       A1->ZN R     NAND2_X1       3  5.5    18    23     185    (-,-) 
  add_1864_26_g2151/ZN   -       A1->ZN F     NAND2_X1       1  1.9     9    16     201    (-,-) 
  add_1864_26_g2425/ZN   -       A1->ZN F     AND2_X2        1  6.0     7    30     231    (-,-) 
  add_1864_26_g194197/ZN -       A1->ZN R     NAND2_X4       7 17.6    16    20     251    (-,-) 
  g173983/ZN             -       A1->ZN F     NAND2_X4       2 12.9    10    18     270    (-,-) 
  g175101/ZN             -       A1->ZN R     NAND3_X4       1  6.6    12    17     286    (-,-) 
  g175100/ZN             -       A->ZN  F     INV_X4         8 17.7     7    13     299    (-,-) 
  add_1864_26_g2040/ZN   -       B1->ZN R     OAI21_X1       1  2.5    22    30     329    (-,-) 
  add_1864_26_g2014/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    42     371    (-,-) 
  g162450/ZN             -       A1->ZN F     NAND2_X1       1  1.9     9    16     388    (-,-) 
  g161299/ZN             -       A1->ZN R     NAND3_X1       1  1.4    11    15     403    (-,-) 
  reg_op1_reg[17]/D      -       -      R     DFF_X1         1    -     -     0     403    (-,-) 
#------------------------------------------------------------------------------------------------



Path 41: VIOLATED (-235 ps) Setup Check with Pin alu_out_q_reg[30]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     395                  
             Slack:=    -235                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN   -       CK->QN F     DFF_X1         2  6.9    18    76      76    (-,-) 
  g185667/ZN          -       A->ZN  R     INV_X4        10 22.5    16    27     103    (-,-) 
  g85050/ZN           -       A->ZN  F     INV_X4         4  9.8     6    11     114    (-,-) 
  g84475__1309/ZN     -       A1->ZN R     NAND2_X2       5  9.2    16    20     134    (-,-) 
  g84154__8780/ZN     -       A2->ZN F     NAND2_X1       1  3.2    10    19     153    (-,-) 
  g84099__5795/ZN     -       A1->ZN R     NAND2_X2       4  8.9    16    22     175    (-,-) 
  g83914__195125/ZN   -       A1->ZN F     NAND2_X2       1  6.0    10    18     193    (-,-) 
  g83848__4547/ZN     -       A1->ZN R     NAND2_X4       5 13.7    13    19     212    (-,-) 
  g83765__185463/ZN   -       A1->ZN F     NAND2_X4       1  6.0     8    13     226    (-,-) 
  g185462/ZN          -       A1->ZN R     NAND2_X4       6 18.4    16    21     246    (-,-) 
  g185466/ZN          -       A1->ZN F     NAND2_X4       2  9.3     9    16     263    (-,-) 
  g175449/ZN          -       A1->ZN R     NAND2_X4       7 17.0    15    21     284    (-,-) 
  g174982/ZN          -       A1->ZN F     NAND2_X1       3  4.6    12    21     305    (-,-) 
  g83595/ZN           -       A->ZN  R     INV_X1         1  1.9     8    15     320    (-,-) 
  g83534__5953/ZN     -       A1->ZN F     NAND2_X1       2  3.6    10    16     336    (-,-) 
  g83398__6877/ZN     -       A1->ZN R     NAND3_X1       1  1.9    12    17     353    (-,-) 
  g83363__3772/ZN     -       A1->ZN F     NAND2_X1       1  1.9     8    14     367    (-,-) 
  g83336__1474/ZN     -       A1->ZN R     NAND3_X1       1  1.9    12    16     382    (-,-) 
  g83324__7344/ZN     -       A1->ZN F     NAND2_X1       1  1.4     7    13     395    (-,-) 
  alu_out_q_reg[30]/D -       -      F     DFF_X1         1    -     -     0     395    (-,-) 
#---------------------------------------------------------------------------------------------



Path 42: VIOLATED (-233 ps) Setup Check with Pin reg_next_pc_reg[10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     393                  
             Slack:=    -233                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN            -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN               -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN         -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN         -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN            -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN            -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN            -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN            -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175614/ZN            -       A1->ZN F     NAND2_X4       1  6.0     7    12     256    (-,-) 
  g56/ZN                -       A1->ZN R     NAND2_X4       1  6.6     9    13     269    (-,-) 
  g174981/ZN            -       A->ZN  F     INV_X4         3  8.8     5     9     278    (-,-) 
  g174403/Z             -       A->Z   F     BUF_X1         1  3.2     7    27     305    (-,-) 
  g175179/ZN            -       A1->ZN R     NAND2_X2       2  6.7    13    18     323    (-,-) 
  g180375/ZN            -       A1->ZN F     NAND2_X2       2  3.5     8    14     337    (-,-) 
  g180377/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    14     352    (-,-) 
  g180376/ZN            -       A1->ZN F     NAND2_X1       1  1.9     8    13     365    (-,-) 
  g180373/ZN            -       A1->ZN R     NAND3_X1       1  1.9    12    16     380    (-,-) 
  g166280/ZN            -       A1->ZN F     NAND2_X1       1  1.4     8    13     393    (-,-) 
  reg_next_pc_reg[10]/D -       -      F     DFF_X1         1    -     -     0     393    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 43: VIOLATED (-233 ps) Setup Check with Pin reg_op1_reg[23]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=    -233                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q   -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN           -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN           -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g194091/ZN           -       A1->ZN R     NAND2_X1       1  3.7    14    21     237    (-,-) 
  g192375_dup200307/ZN -       A1->ZN R     OR2_X4         5 16.8    13    30     267    (-,-) 
  g194094/ZN           -       A1->ZN F     NAND2_X1       1  3.2    10    17     285    (-,-) 
  fopt192930/ZN        -       A->ZN  R     INV_X2         7 16.4    21    30     314    (-,-) 
  fopt192926/ZN        -       A->ZN  F     INV_X2         3  6.6     8    13     327    (-,-) 
  g175109/ZN           -       A->ZN  R     AOI21_X1       1  1.9    22    40     367    (-,-) 
  g172/ZN              -       B1->ZN F     AOI21_X1       1  1.8    10    18     384    (-,-) 
  g177755/ZN           -       A2->ZN R     NAND2_X1       1  1.4     9    17     401    (-,-) 
  reg_op1_reg[23]/D    -       -      R     DFF_X1         1    -     -     0     401    (-,-) 
#----------------------------------------------------------------------------------------------



Path 44: VIOLATED (-233 ps) Setup Check with Pin reg_op1_reg[27]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=    -233                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q   -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN           -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN           -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g194091/ZN           -       A1->ZN R     NAND2_X1       1  3.7    14    21     237    (-,-) 
  g192375_dup200307/ZN -       A1->ZN R     OR2_X4         5 16.8    13    30     267    (-,-) 
  g194094/ZN           -       A1->ZN F     NAND2_X1       1  3.2    10    17     285    (-,-) 
  fopt192930/ZN        -       A->ZN  R     INV_X2         7 16.4    21    30     314    (-,-) 
  fopt192926/ZN        -       A->ZN  F     INV_X2         3  6.6     8    13     327    (-,-) 
  g174944/ZN           -       A->ZN  R     AOI21_X1       1  1.9    22    40     367    (-,-) 
  g174943/ZN           -       B1->ZN F     AOI21_X1       1  1.8    10    18     384    (-,-) 
  g161313/ZN           -       A2->ZN R     NAND2_X1       1  1.4     9    16     401    (-,-) 
  reg_op1_reg[27]/D    -       -      R     DFF_X1         1    -     -     0     401    (-,-) 
#----------------------------------------------------------------------------------------------



Path 45: VIOLATED (-232 ps) Setup Check with Pin alu_out_q_reg[18]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -232                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[1]/QN   -       CK->QN R     DFF_X1         5  9.6    27    83      83    (-,-) 
  g5/ZN               -       A2->ZN R     AND2_X1        2  5.4    16    46     129    (-,-) 
  g174993/ZN          -       A1->ZN F     NOR2_X2        1  3.5     7    10     140    (-,-) 
  g178517/ZN          -       A2->ZN R     NOR2_X2        2  5.3    20    32     172    (-,-) 
  g178516/ZN          -       B1->ZN F     OAI21_X2       2  7.8    13    22     194    (-,-) 
  g83774__5019/ZN     -       A1->ZN R     NAND2_X4       2  7.0    10    17     211    (-,-) 
  g960_0/ZN           -       A1->ZN F     NAND3_X2       1  3.2    11    18     228    (-,-) 
  g187747/ZN          -       A1->ZN R     NAND2_X2       2  5.1    11    18     246    (-,-) 
  g187746/ZN          -       A1->ZN F     NAND3_X2       2  4.9    14    21     267    (-,-) 
  fopt187745/ZN       -       A->ZN  R     INV_X2         2 10.1    14    24     291    (-,-) 
  fopt187751/ZN       -       A->ZN  F     INV_X4         8 17.6     8    14     305    (-,-) 
  g187757/ZN          -       B1->ZN R     AOI21_X1       1  2.0    23    27     332    (-,-) 
  g83395__9682/ZN     -       B1->ZN F     OAI21_X1       1  1.8    10    18     349    (-,-) 
  g83361__8780/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    16     365    (-,-) 
  g83335__181079/ZN   -       A->ZN  F     OAI211_X1      1  1.4    13    26     390    (-,-) 
  alu_out_q_reg[18]/D -       -      F     DFF_X1         1    -     -     0     390    (-,-) 
#---------------------------------------------------------------------------------------------



Path 46: VIOLATED (-232 ps) Setup Check with Pin reg_op1_reg[25]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     393                  
             Slack:=    -232                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[4]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[4]/QN      -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g196934/ZN             -       A->ZN  R     INV_X2        10 15.8    21    32     108    (-,-) 
  add_1864_26_g189962/ZN -       A1->ZN R     AND2_X1        2  3.8    13    40     148    (-,-) 
  add_1864_26_g2234/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    14     162    (-,-) 
  add_1864_26_g2189/ZN   -       A1->ZN R     NAND2_X1       3  5.5    18    23     185    (-,-) 
  add_1864_26_g2151/ZN   -       A1->ZN F     NAND2_X1       1  1.9     9    16     201    (-,-) 
  add_1864_26_g2425/ZN   -       A1->ZN F     AND2_X2        1  6.0     7    30     231    (-,-) 
  add_1864_26_g194197/ZN -       A1->ZN R     NAND2_X4       7 17.6    16    20     251    (-,-) 
  g173983/ZN             -       A1->ZN F     NAND2_X4       2 12.9    10    18     270    (-,-) 
  g175103/ZN             -       A1->ZN R     NAND3_X4       8 14.5    16    22     291    (-,-) 
  add_1864_26_g2046/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    15     306    (-,-) 
  add_1864_26_g2026/ZN   -       A2->ZN R     NAND2_X1       2  3.8    14    22     328    (-,-) 
  g174482/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     342    (-,-) 
  g174481/ZN             -       A->ZN  R     INV_X1         1  2.0     8    13     355    (-,-) 
  g174479/ZN             -       B1->ZN F     OAI21_X1       1  1.8    11    13     368    (-,-) 
  g174478/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     382    (-,-) 
  g161319/ZN             -       A1->ZN F     NAND2_X1       1  1.4     6    11     393    (-,-) 
  reg_op1_reg[25]/D      -       -      F     DFF_X1         1    -     -     0     393    (-,-) 
#------------------------------------------------------------------------------------------------



Path 47: VIOLATED (-232 ps) Setup Check with Pin alu_out_q_reg[19]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -232                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN   -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN          -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  g84692__4547/ZN     -       A2->ZN F     NAND2_X2       4  8.4    12    22     128    (-,-) 
  g174993/ZN          -       A2->ZN R     NOR2_X2        1  3.6    16    30     158    (-,-) 
  g178517/ZN          -       A2->ZN F     NOR2_X2        2  4.7     7    13     171    (-,-) 
  g178516/ZN          -       B1->ZN R     OAI21_X2       2  8.3    30    39     210    (-,-) 
  g83774__5019/ZN     -       A1->ZN F     NAND2_X4       2  6.5    11    17     226    (-,-) 
  g960_0/ZN           -       A1->ZN R     NAND3_X2       1  3.4    12    17     244    (-,-) 
  g187747/ZN          -       A1->ZN F     NAND2_X2       2  5.0    10    16     259    (-,-) 
  g187746/ZN          -       A1->ZN R     NAND3_X2       2  5.4    14    19     278    (-,-) 
  fopt187745/ZN       -       A->ZN  F     INV_X2         2  9.1     8    14     292    (-,-) 
  fopt187751/ZN       -       A->ZN  R     INV_X4         8 19.4    14    20     312    (-,-) 
  g83535__187753/ZN   -       A1->ZN F     NAND2_X1       1  3.2    10    18     330    (-,-) 
  g175115/ZN          -       A1->ZN R     NAND2_X2       2  3.8    10    16     345    (-,-) 
  g83385__7344/ZN     -       B1->ZN F     OAI21_X1       1  1.8    10    14     359    (-,-) 
  g83362__4296/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    15     375    (-,-) 
  g83350__7114/ZN     -       A1->ZN F     NAND3_X1       1  1.4    10    17     391    (-,-) 
  alu_out_q_reg[19]/D -       -      F     DFF_X1         1    -     -     0     391    (-,-) 
#---------------------------------------------------------------------------------------------



Path 48: VIOLATED (-232 ps) Setup Check with Pin reg_op1_reg[31]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -232                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161512/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161467/ZN          -       A->ZN  F     INV_X1         1  1.8     7    10     382    (-,-) 
  g161300/ZN          -       A3->ZN R     NAND3_X1       1  1.4    11    18     400    (-,-) 
  reg_op1_reg[31]/D   -       -      R     DFF_X1         1    -     -     0     400    (-,-) 
#---------------------------------------------------------------------------------------------



Path 49: VIOLATED (-232 ps) Setup Check with Pin reg_op1_reg[29]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -232                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161510/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161465/ZN          -       A->ZN  F     INV_X1         1  1.8     7    10     382    (-,-) 
  g188477/ZN          -       A3->ZN R     NAND3_X1       1  1.4    11    18     400    (-,-) 
  reg_op1_reg[29]/D   -       -      R     DFF_X1         1    -     -     0     400    (-,-) 
#---------------------------------------------------------------------------------------------



Path 50: VIOLATED (-232 ps) Setup Check with Pin reg_op1_reg[19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -232                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161521/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161476/ZN          -       A->ZN  F     INV_X1         1  1.8     7    10     382    (-,-) 
  g161294/ZN          -       A3->ZN R     NAND3_X1       1  1.4    11    18     400    (-,-) 
  reg_op1_reg[19]/D   -       -      R     DFF_X1         1    -     -     0     400    (-,-) 
#---------------------------------------------------------------------------------------------



Path 51: VIOLATED (-232 ps) Setup Check with Pin reg_op1_reg[14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -232                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161518/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161473/ZN          -       A->ZN  F     INV_X1         1  1.8     7    10     382    (-,-) 
  g161285/ZN          -       A3->ZN R     NAND3_X1       1  1.4    11    18     400    (-,-) 
  reg_op1_reg[14]/D   -       -      R     DFF_X1         1    -     -     0     400    (-,-) 
#---------------------------------------------------------------------------------------------



Path 52: VIOLATED (-231 ps) Setup Check with Pin reg_op1_reg[21]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -231                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[6]/QN      -       CK->QN R     DFF_X1         3  7.2    22    77      77    (-,-) 
  g197959/ZN             -       A->ZN  F     INV_X2         7 10.9    10    17      94    (-,-) 
  add_1864_26_g197961/ZN -       A->ZN  R     INV_X1         2  3.8    12    18     113    (-,-) 
  add_1864_26_g2304/ZN   -       A1->ZN F     NAND2_X1       5  6.7    15    24     137    (-,-) 
  add_1864_26_g2427/ZN   -       A1->ZN F     AND2_X1        1  1.8     6    32     169    (-,-) 
  add_1864_26_g2151/ZN   -       A2->ZN R     NAND2_X1       1  2.0    10    16     185    (-,-) 
  add_1864_26_g2425/ZN   -       A1->ZN R     AND2_X2        1  6.3    12    34     219    (-,-) 
  add_1864_26_g194197/ZN -       A1->ZN F     NAND2_X4       7 16.5    11    19     237    (-,-) 
  g173983/ZN             -       A1->ZN R     NAND2_X4       2 13.1    13    20     257    (-,-) 
  g175101/ZN             -       A1->ZN F     NAND3_X4       1  6.0    11    18     275    (-,-) 
  g175100/ZN             -       A->ZN  R     INV_X4         8 19.8    14    22     298    (-,-) 
  add_1864_26_g2027/ZN   -       B1->ZN F     OAI21_X2       1  2.4     9    14     312    (-,-) 
  add_1864_26_g2004/ZN   -       A->ZN  F     XNOR2_X1       1  1.7    10    37     349    (-,-) 
  g161494/ZN             -       B1->ZN R     AOI21_X1       1  1.9    22    27     376    (-,-) 
  g161308/ZN             -       A1->ZN F     NAND2_X1       1  1.4     9    15     391    (-,-) 
  reg_op1_reg[21]/D      -       -      F     DFF_X1         1    -     -     0     391    (-,-) 
#------------------------------------------------------------------------------------------------



Path 53: VIOLATED (-231 ps) Setup Check with Pin reg_op1_reg[30]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -231                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[15]/QN     -       CK->QN R     DFF_X1         6 12.6    33    91      91    (-,-) 
  g195852/ZN             -       A->ZN  F     INV_X2         9 13.5    14    22     112    (-,-) 
  add_1864_26_g195857/ZN -       A1->ZN F     OR2_X2         3  5.1    10    46     159    (-,-) 
  add_1864_26_g2252/ZN   -       A1->ZN R     NAND2_X1       2  5.5    19    24     183    (-,-) 
  add_1864_26_g2229/ZN   -       A->ZN  F     INV_X1         1  1.8     6     9     192    (-,-) 
  add_1864_26_g2152/ZN   -       A2->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g192368/ZN             -       A1->ZN R     AND2_X2        2 14.3    20    44     252    (-,-) 
  g175103/ZN             -       A2->ZN F     NAND3_X4       8 13.5    15    29     281    (-,-) 
  add_1864_26_g2047/ZN   -       A2->ZN R     NAND2_X1       1  2.0    11    21     302    (-,-) 
  add_1864_26_g2020/ZN   -       A2->ZN F     NAND2_X1       1  2.4     8    15     317    (-,-) 
  add_1864_26_g2011/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     354    (-,-) 
  g162444/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     370    (-,-) 
  g161266/ZN             -       A3->ZN F     NAND3_X1       1  1.4    10    20     390    (-,-) 
  reg_op1_reg[30]/D      -       -      F     DFF_X1         1    -     -     0     390    (-,-) 
#------------------------------------------------------------------------------------------------



Path 54: VIOLATED (-231 ps) Setup Check with Pin reg_op1_reg[16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -231                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q   -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN           -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN           -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g194091/ZN           -       A1->ZN R     NAND2_X1       1  3.7    14    21     237    (-,-) 
  g192375_dup200307/ZN -       A1->ZN R     OR2_X4         5 16.8    13    30     267    (-,-) 
  g194096/ZN           -       A->ZN  F     INV_X4        32 54.4    16    25     292    (-,-) 
  g178513/ZN           -       B1->ZN R     AOI22_X1       1  2.0    26    45     338    (-,-) 
  g178512/ZN           -       A->ZN  F     OAI21_X1       1  1.8    10    23     360    (-,-) 
  g161485/ZN           -       A->ZN  R     INV_X1         1  1.9     8    14     374    (-,-) 
  g193996/ZN           -       A1->ZN F     NAND3_X1       1  1.4    10    16     390    (-,-) 
  reg_op1_reg[16]/D    -       -      F     DFF_X1         1    -     -     0     390    (-,-) 
#----------------------------------------------------------------------------------------------



Path 55: VIOLATED (-231 ps) Setup Check with Pin reg_op1_reg[15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -231                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q   -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN           -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN           -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g194091/ZN           -       A1->ZN R     NAND2_X1       1  3.7    14    21     237    (-,-) 
  g192375_dup200307/ZN -       A1->ZN R     OR2_X4         5 16.8    13    30     267    (-,-) 
  g194096/ZN           -       A->ZN  F     INV_X4        32 54.4    16    25     292    (-,-) 
  g195858/ZN           -       B1->ZN R     AOI22_X1       1  2.0    26    45     338    (-,-) 
  g178500/ZN           -       A->ZN  F     OAI21_X1       1  1.8    10    23     360    (-,-) 
  g161463/ZN           -       A->ZN  R     INV_X1         1  1.9     8    14     374    (-,-) 
  g161297/ZN           -       A1->ZN F     NAND3_X1       1  1.4    10    16     390    (-,-) 
  reg_op1_reg[15]/D    -       -      F     DFF_X1         1    -     -     0     390    (-,-) 
#----------------------------------------------------------------------------------------------



Path 56: VIOLATED (-231 ps) Setup Check with Pin reg_op1_reg[10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -231                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q   -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN           -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN           -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g194091/ZN           -       A1->ZN R     NAND2_X1       1  3.7    14    21     237    (-,-) 
  g192375_dup200307/ZN -       A1->ZN R     OR2_X4         5 16.8    13    30     267    (-,-) 
  g194096/ZN           -       A->ZN  F     INV_X4        32 54.4    16    25     292    (-,-) 
  g183017/ZN           -       B1->ZN R     AOI22_X1       1  2.0    26    45     338    (-,-) 
  g178504/ZN           -       A->ZN  F     OAI21_X1       1  1.8    10    23     360    (-,-) 
  g161461/ZN           -       A->ZN  R     INV_X1         1  1.9     8    14     374    (-,-) 
  g175547/ZN           -       A1->ZN F     NAND3_X1       1  1.4    10    16     390    (-,-) 
  reg_op1_reg[10]/D    -       -      F     DFF_X1         1    -     -     0     390    (-,-) 
#----------------------------------------------------------------------------------------------



Path 57: VIOLATED (-231 ps) Setup Check with Pin reg_op1_reg[9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -231                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q   -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN           -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN           -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g194091/ZN           -       A1->ZN R     NAND2_X1       1  3.7    14    21     237    (-,-) 
  g192375_dup200307/ZN -       A1->ZN R     OR2_X4         5 16.8    13    30     267    (-,-) 
  g194096/ZN           -       A->ZN  F     INV_X4        32 54.4    16    25     292    (-,-) 
  g178497/ZN           -       B1->ZN R     AOI22_X1       1  2.0    26    45     338    (-,-) 
  g178496/ZN           -       A->ZN  F     OAI21_X1       1  1.8    10    23     360    (-,-) 
  g161470/ZN           -       A->ZN  R     INV_X1         1  1.9     8    14     374    (-,-) 
  g161287/ZN           -       A1->ZN F     NAND3_X1       1  1.4    10    16     390    (-,-) 
  reg_op1_reg[9]/D     -       -      F     DFF_X1         1    -     -     0     390    (-,-) 
#----------------------------------------------------------------------------------------------



Path 58: VIOLATED (-231 ps) Setup Check with Pin reg_op1_reg[7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -231                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q   -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN           -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN           -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g194091/ZN           -       A1->ZN R     NAND2_X1       1  3.7    14    21     237    (-,-) 
  g192375_dup200307/ZN -       A1->ZN R     OR2_X4         5 16.8    13    30     267    (-,-) 
  g194096/ZN           -       A->ZN  F     INV_X4        32 54.4    16    25     292    (-,-) 
  g199506/ZN           -       B1->ZN R     AOI22_X1       1  2.0    26    45     338    (-,-) 
  g178492/ZN           -       A->ZN  F     OAI21_X1       1  1.8    10    23     360    (-,-) 
  g161460/ZN           -       A->ZN  R     INV_X1         1  1.9     8    14     374    (-,-) 
  g199853/ZN           -       A1->ZN F     NAND3_X1       1  1.4    10    16     390    (-,-) 
  reg_op1_reg[7]/D     -       -      F     DFF_X1         1    -     -     0     390    (-,-) 
#----------------------------------------------------------------------------------------------



Path 59: VIOLATED (-231 ps) Setup Check with Pin reg_op1_reg[6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -231                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q   -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN           -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN           -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g194091/ZN           -       A1->ZN R     NAND2_X1       1  3.7    14    21     237    (-,-) 
  g192375_dup200307/ZN -       A1->ZN R     OR2_X4         5 16.8    13    30     267    (-,-) 
  g194096/ZN           -       A->ZN  F     INV_X4        32 54.4    16    25     292    (-,-) 
  g197966/ZN           -       B1->ZN R     AOI22_X1       1  2.0    26    45     338    (-,-) 
  g178488/ZN           -       A->ZN  F     OAI21_X1       1  1.8    10    23     360    (-,-) 
  g161468/ZN           -       A->ZN  R     INV_X1         1  1.9     8    14     374    (-,-) 
  g161267/ZN           -       A1->ZN F     NAND3_X1       1  1.4    10    16     390    (-,-) 
  reg_op1_reg[6]/D     -       -      F     DFF_X1         1    -     -     0     390    (-,-) 
#----------------------------------------------------------------------------------------------



Path 60: VIOLATED (-231 ps) Setup Check with Pin reg_op1_reg[4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -231                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q   -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN           -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN           -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g194091/ZN           -       A1->ZN R     NAND2_X1       1  3.7    14    21     237    (-,-) 
  g192375_dup200307/ZN -       A1->ZN R     OR2_X4         5 16.8    13    30     267    (-,-) 
  g194096/ZN           -       A->ZN  F     INV_X4        32 54.4    16    25     292    (-,-) 
  g189956/ZN           -       B1->ZN R     AOI22_X1       1  2.0    26    45     338    (-,-) 
  g178484/ZN           -       A->ZN  F     OAI21_X1       1  1.8    10    23     360    (-,-) 
  g161458/ZN           -       A->ZN  R     INV_X1         1  1.9     8    14     374    (-,-) 
  g189954/ZN           -       A1->ZN F     NAND3_X1       1  1.4    10    16     390    (-,-) 
  reg_op1_reg[4]/D     -       -      F     DFF_X1         1    -     -     0     390    (-,-) 
#----------------------------------------------------------------------------------------------



Path 61: VIOLATED (-231 ps) Setup Check with Pin reg_op1_reg[3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    -231                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q   -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN           -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN           -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g194091/ZN           -       A1->ZN R     NAND2_X1       1  3.7    14    21     237    (-,-) 
  g192375_dup200307/ZN -       A1->ZN R     OR2_X4         5 16.8    13    30     267    (-,-) 
  g194096/ZN           -       A->ZN  F     INV_X4        32 54.4    16    25     292    (-,-) 
  g193987/ZN           -       B1->ZN R     AOI22_X1       1  2.0    26    45     338    (-,-) 
  g178480/ZN           -       A->ZN  F     OAI21_X1       1  1.8    10    23     360    (-,-) 
  g161457/ZN           -       A->ZN  R     INV_X1         1  1.9     8    14     374    (-,-) 
  g193979/ZN           -       A1->ZN F     NAND3_X1       1  1.4    10    16     390    (-,-) 
  reg_op1_reg[3]/D     -       -      F     DFF_X1         1    -     -     0     390    (-,-) 
#----------------------------------------------------------------------------------------------



Path 62: VIOLATED (-230 ps) Setup Check with Pin reg_op1_reg[26]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -230                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[4]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[4]/QN      -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g196934/ZN             -       A->ZN  R     INV_X2        10 15.8    21    32     108    (-,-) 
  add_1864_26_g189962/ZN -       A1->ZN R     AND2_X1        2  3.8    13    40     148    (-,-) 
  add_1864_26_g2234/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    14     162    (-,-) 
  add_1864_26_g2189/ZN   -       A1->ZN R     NAND2_X1       3  5.5    18    23     185    (-,-) 
  add_1864_26_g2151/ZN   -       A1->ZN F     NAND2_X1       1  1.9     9    16     201    (-,-) 
  add_1864_26_g2425/ZN   -       A1->ZN F     AND2_X2        1  6.0     7    30     231    (-,-) 
  add_1864_26_g194197/ZN -       A1->ZN R     NAND2_X4       7 17.6    16    20     251    (-,-) 
  g173983/ZN             -       A1->ZN F     NAND2_X4       2 12.9    10    18     270    (-,-) 
  g175103/ZN             -       A1->ZN R     NAND3_X4       8 14.5    16    22     291    (-,-) 
  add_1864_26_g2042/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    15     306    (-,-) 
  add_1864_26_g2025/ZN   -       A1->ZN R     NAND2_X1       2  3.8    14    19     326    (-,-) 
  g174940/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     340    (-,-) 
  g174939/ZN             -       A->ZN  R     INV_X1         1  2.0     8    13     353    (-,-) 
  g174937/ZN             -       B1->ZN F     OAI21_X1       1  1.8    11    13     366    (-,-) 
  g174936/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     380    (-,-) 
  g161312/ZN             -       A1->ZN F     NAND2_X1       1  1.4     6    11     391    (-,-) 
  reg_op1_reg[26]/D      -       -      F     DFF_X1         1    -     -     0     391    (-,-) 
#------------------------------------------------------------------------------------------------



Path 63: VIOLATED (-230 ps) Setup Check with Pin reg_op1_reg[22]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -230                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[4]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[4]/QN      -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g196934/ZN             -       A->ZN  R     INV_X2        10 15.8    21    32     108    (-,-) 
  add_1864_26_g189962/ZN -       A1->ZN R     AND2_X1        2  3.8    13    40     148    (-,-) 
  add_1864_26_g2234/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    14     162    (-,-) 
  add_1864_26_g2189/ZN   -       A1->ZN R     NAND2_X1       3  5.5    18    23     185    (-,-) 
  add_1864_26_g2151/ZN   -       A1->ZN F     NAND2_X1       1  1.9     9    16     201    (-,-) 
  add_1864_26_g2425/ZN   -       A1->ZN F     AND2_X2        1  6.0     7    30     231    (-,-) 
  add_1864_26_g194197/ZN -       A1->ZN R     NAND2_X4       7 17.6    16    20     251    (-,-) 
  g173983/ZN             -       A1->ZN F     NAND2_X4       2 12.9    10    18     270    (-,-) 
  g175101/ZN             -       A1->ZN R     NAND3_X4       1  6.6    12    17     286    (-,-) 
  g175100/ZN             -       A->ZN  F     INV_X4         8 17.7     7    13     299    (-,-) 
  add_1864_26_g2019/ZN   -       B1->ZN R     OAI21_X2       1  2.5    16    24     323    (-,-) 
  add_1864_26_g2009/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    40     363    (-,-) 
  g162448/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     379    (-,-) 
  g175568/ZN             -       A3->ZN R     NAND3_X1       1  1.4    11    19     398    (-,-) 
  reg_op1_reg[22]/D      -       -      R     DFF_X1         1    -     -     0     398    (-,-) 
#------------------------------------------------------------------------------------------------



Path 64: VIOLATED (-230 ps) Setup Check with Pin reg_out_reg[29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    -230                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1801_23_g1284/ZN -       A1->ZN R     AND2_X1        2  3.8    13    43     151    (-,-) 
  add_1801_23_g1181/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    17     168    (-,-) 
  add_1801_23_g1139/ZN -       A1->ZN R     NAND2_X2       3  5.7    12    18     186    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN F     NAND2_X1       1  3.2     9    18     204    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN R     NAND2_X2       5 10.6    18    24     228    (-,-) 
  add_1801_23_g1052/ZN -       A1->ZN F     NAND2_X2       1  6.0    10    19     246    (-,-) 
  add_1801_23_g1051/ZN -       A1->ZN R     NAND2_X4       8 14.4    14    20     266    (-,-) 
  add_1801_23_g1019/ZN -       A1->ZN F     NAND2_X1       1  1.2     7    12     279    (-,-) 
  add_1801_23_g1355/ZN -       A1->ZN F     AND2_X1        1  1.8     6    28     307    (-,-) 
  add_1801_23_g964/ZN  -       A->ZN  R     OAI21_X1       1  2.5    22    21     327    (-,-) 
  add_1801_23_g956/ZN  -       A->ZN  R     XNOR2_X1       1  1.9    20    42     369    (-,-) 
  g84595__180143/ZN    -       A1->ZN F     NAND2_X1       1  1.8     9    16     385    (-,-) 
  g180142/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    14     399    (-,-) 
  reg_out_reg[29]/D    -       -      R     DFF_X1         1    -     -     0     399    (-,-) 
#----------------------------------------------------------------------------------------------



Path 65: VIOLATED (-230 ps) Setup Check with Pin reg_out_reg[27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    -230                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1801_23_g1284/ZN -       A1->ZN R     AND2_X1        2  3.8    13    43     151    (-,-) 
  add_1801_23_g1181/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    17     168    (-,-) 
  add_1801_23_g1139/ZN -       A1->ZN R     NAND2_X2       3  5.7    12    18     186    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN F     NAND2_X1       1  3.2     9    18     204    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN R     NAND2_X2       5 10.6    18    24     228    (-,-) 
  add_1801_23_g1052/ZN -       A1->ZN F     NAND2_X2       1  6.0    10    19     246    (-,-) 
  add_1801_23_g1051/ZN -       A1->ZN R     NAND2_X4       8 14.4    14    20     266    (-,-) 
  add_1801_23_g1022/ZN -       A1->ZN F     NAND2_X1       1  1.2     7    12     279    (-,-) 
  add_1801_23_g1356/ZN -       A1->ZN F     AND2_X1        1  1.8     6    28     307    (-,-) 
  add_1801_23_g961/ZN  -       A->ZN  R     OAI21_X1       1  2.5    22    21     327    (-,-) 
  add_1801_23_g958/ZN  -       A->ZN  R     XNOR2_X1       1  1.9    20    42     369    (-,-) 
  g84402__180161/ZN    -       A1->ZN F     NAND2_X1       1  1.8     9    16     385    (-,-) 
  g180160/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    14     399    (-,-) 
  reg_out_reg[27]/D    -       -      R     DFF_X1         1    -     -     0     399    (-,-) 
#----------------------------------------------------------------------------------------------



Path 66: VIOLATED (-230 ps) Setup Check with Pin reg_out_reg[25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    -230                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1801_23_g1284/ZN -       A1->ZN R     AND2_X1        2  3.8    13    43     151    (-,-) 
  add_1801_23_g1181/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    17     168    (-,-) 
  add_1801_23_g1139/ZN -       A1->ZN R     NAND2_X2       3  5.7    12    18     186    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN F     NAND2_X1       1  3.2     9    18     204    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN R     NAND2_X2       5 10.6    18    24     228    (-,-) 
  add_1801_23_g1052/ZN -       A1->ZN F     NAND2_X2       1  6.0    10    19     246    (-,-) 
  add_1801_23_g1051/ZN -       A1->ZN R     NAND2_X4       8 14.4    14    20     266    (-,-) 
  add_1801_23_g1017/ZN -       A1->ZN F     NAND2_X1       1  1.2     7    12     279    (-,-) 
  add_1801_23_g1352/ZN -       A1->ZN F     AND2_X1        1  1.8     6    28     307    (-,-) 
  add_1801_23_g966/ZN  -       A->ZN  R     OAI21_X1       1  2.5    22    21     327    (-,-) 
  add_1801_23_g946/ZN  -       A->ZN  R     XNOR2_X1       1  1.9    20    42     369    (-,-) 
  g84631__180149/ZN    -       A1->ZN F     NAND2_X1       1  1.8     9    16     385    (-,-) 
  g180148/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    14     399    (-,-) 
  reg_out_reg[25]/D    -       -      R     DFF_X1         1    -     -     0     399    (-,-) 
#----------------------------------------------------------------------------------------------



Path 67: VIOLATED (-230 ps) Setup Check with Pin reg_op1_reg[28]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -230                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[4]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[4]/QN      -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g196934/ZN             -       A->ZN  R     INV_X2        10 15.8    21    32     108    (-,-) 
  add_1864_26_g189962/ZN -       A1->ZN R     AND2_X1        2  3.8    13    40     148    (-,-) 
  add_1864_26_g2234/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    14     162    (-,-) 
  add_1864_26_g2189/ZN   -       A1->ZN R     NAND2_X1       3  5.5    18    23     185    (-,-) 
  add_1864_26_g2151/ZN   -       A1->ZN F     NAND2_X1       1  1.9     9    16     201    (-,-) 
  add_1864_26_g2425/ZN   -       A1->ZN F     AND2_X2        1  6.0     7    30     231    (-,-) 
  add_1864_26_g194197/ZN -       A1->ZN R     NAND2_X4       7 17.6    16    20     251    (-,-) 
  g173983/ZN             -       A1->ZN F     NAND2_X4       2 12.9    10    18     270    (-,-) 
  g175103/ZN             -       A1->ZN R     NAND3_X4       8 14.5    16    22     291    (-,-) 
  add_1864_26_g2048/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    15     306    (-,-) 
  add_1864_26_g2029/ZN   -       A2->ZN R     NAND2_X1       1  2.5    11    18     325    (-,-) 
  add_1864_26_g2017/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    39     363    (-,-) 
  g162447/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     379    (-,-) 
  g161301/ZN             -       A3->ZN R     NAND3_X1       1  1.4    11    19     398    (-,-) 
  reg_op1_reg[28]/D      -       -      R     DFF_X1         1    -     -     0     398    (-,-) 
#------------------------------------------------------------------------------------------------



Path 68: VIOLATED (-229 ps) Setup Check with Pin alu_out_q_reg[23]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=    -229                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN   -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN          -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  g84692__4547/ZN     -       A2->ZN F     NAND2_X2       4  8.4    12    22     128    (-,-) 
  g174993/ZN          -       A2->ZN R     NOR2_X2        1  3.6    16    30     158    (-,-) 
  g178517/ZN          -       A2->ZN F     NOR2_X2        2  4.7     7    13     171    (-,-) 
  g178516/ZN          -       B1->ZN R     OAI21_X2       2  8.3    30    39     210    (-,-) 
  g83774__5019/ZN     -       A1->ZN F     NAND2_X4       2  6.5    11    17     226    (-,-) 
  g960_0/ZN           -       A1->ZN R     NAND3_X2       1  3.4    12    17     244    (-,-) 
  g187747/ZN          -       A1->ZN F     NAND2_X2       2  5.0    10    16     259    (-,-) 
  g187746/ZN          -       A1->ZN R     NAND3_X2       2  5.4    14    19     278    (-,-) 
  fopt187745/ZN       -       A->ZN  F     INV_X2         2  9.1     8    14     292    (-,-) 
  fopt187751/ZN       -       A->ZN  R     INV_X4         8 19.4    14    20     312    (-,-) 
  g83568__187752/ZN   -       A1->ZN F     NAND2_X2       2  3.6     8    14     327    (-,-) 
  g83492__7675/ZN     -       A1->ZN R     NAND2_X1       1  1.9    10    14     341    (-,-) 
  g83436__7114/ZN     -       A1->ZN F     NAND2_X1       1  1.9     8    13     354    (-,-) 
  g83374__7118/ZN     -       A1->ZN R     NAND3_X1       1  1.9    12    16     370    (-,-) 
  g83343__2391/ZN     -       A1->ZN F     NAND3_X1       1  1.4    13    18     388    (-,-) 
  alu_out_q_reg[23]/D -       -      F     DFF_X1         1    -     -     0     388    (-,-) 
#---------------------------------------------------------------------------------------------



Path 69: VIOLATED (-228 ps) Setup Check with Pin reg_op1_reg[13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -228                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161507/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161462/ZN          -       A->ZN  F     INV_X1         1  1.9     7    10     382    (-,-) 
  g187674/ZN          -       A1->ZN R     NAND3_X1       1  1.4    11    14     396    (-,-) 
  reg_op1_reg[13]/D   -       -      R     DFF_X1         1    -     -     0     396    (-,-) 
#---------------------------------------------------------------------------------------------



Path 70: VIOLATED (-228 ps) Setup Check with Pin reg_op1_reg[12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -228                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161517/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161472/ZN          -       A->ZN  F     INV_X1         1  1.9     7    10     382    (-,-) 
  g175589/ZN          -       A1->ZN R     NAND3_X1       1  1.4    11    14     396    (-,-) 
  reg_op1_reg[12]/D   -       -      R     DFF_X1         1    -     -     0     396    (-,-) 
#---------------------------------------------------------------------------------------------



Path 71: VIOLATED (-228 ps) Setup Check with Pin reg_op1_reg[11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -228                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161516/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161471/ZN          -       A->ZN  F     INV_X1         1  1.9     7    10     382    (-,-) 
  g161288/ZN          -       A1->ZN R     NAND3_X1       1  1.4    11    14     396    (-,-) 
  reg_op1_reg[11]/D   -       -      R     DFF_X1         1    -     -     0     396    (-,-) 
#---------------------------------------------------------------------------------------------



Path 72: VIOLATED (-228 ps) Setup Check with Pin reg_op1_reg[8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -228                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161514/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161469/ZN          -       A->ZN  F     INV_X1         1  1.9     7    10     382    (-,-) 
  g161286/ZN          -       A1->ZN R     NAND3_X1       1  1.4    11    14     396    (-,-) 
  reg_op1_reg[8]/D    -       -      R     DFF_X1         1    -     -     0     396    (-,-) 
#---------------------------------------------------------------------------------------------



Path 73: VIOLATED (-228 ps) Setup Check with Pin reg_op1_reg[5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -228                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161504/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161459/ZN          -       A->ZN  F     INV_X1         1  1.9     7    10     382    (-,-) 
  g200032/ZN          -       A1->ZN R     NAND3_X1       1  1.4    11    14     396    (-,-) 
  reg_op1_reg[5]/D    -       -      R     DFF_X1         1    -     -     0     396    (-,-) 
#---------------------------------------------------------------------------------------------



Path 74: VIOLATED (-228 ps) Setup Check with Pin reg_op1_reg[2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -228                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161501/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161456/ZN          -       A->ZN  F     INV_X1         1  1.9     7    10     382    (-,-) 
  g161265/ZN          -       A1->ZN R     NAND3_X1       1  1.4    11    14     396    (-,-) 
  reg_op1_reg[2]/D    -       -      R     DFF_X1         1    -     -     0     396    (-,-) 
#---------------------------------------------------------------------------------------------



Path 75: VIOLATED (-228 ps) Setup Check with Pin reg_op1_reg[1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=    -228                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  R     DFF_X1         8 24.0    58   136     136    (-,-) 
  g199321/ZN          -       A1->ZN R     AND2_X4       16 40.4    27    63     199    (-,-) 
  g169944/ZN          -       A->ZN  F     INV_X2         2  5.0     9    12     210    (-,-) 
  g175245/Z           -       A->Z   F     BUF_X4        21 36.6    12    36     246    (-,-) 
  g164332/ZN          -       A->ZN  R     AOI21_X2       1 12.1    42    63     309    (-,-) 
  g178515/ZN          -       A->ZN  F     INV_X8        32 56.7    16    25     334    (-,-) 
  g161533/ZN          -       C2->ZN R     OAI211_X1      1  2.0    22    38     372    (-,-) 
  g161486/ZN          -       A->ZN  F     INV_X1         1  1.9     7    10     382    (-,-) 
  g181156/ZN          -       A1->ZN R     NAND3_X1       1  1.4    11    14     396    (-,-) 
  reg_op1_reg[1]/D    -       -      R     DFF_X1         1    -     -     0     396    (-,-) 
#---------------------------------------------------------------------------------------------



Path 76: VIOLATED (-228 ps) Setup Check with Pin reg_out_reg[24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=    -228                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q     -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g992/ZN  -       A->ZN  R     INV_X4         8 16.5    12    22     306    (-,-) 
  add_1801_23_g979/ZN  -       B1->ZN F     OAI21_X1       1  2.4    12    16     322    (-,-) 
  add_1801_23_g947/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    39     361    (-,-) 
  g84610__180131/ZN    -       A1->ZN R     NAND2_X1       1  1.9    10    16     376    (-,-) 
  g180130/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     388    (-,-) 
  reg_out_reg[24]/D    -       -      F     DFF_X1         1    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------



Path 77: VIOLATED (-227 ps) Setup Check with Pin reg_out_reg[26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=    -227                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q     -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g992/ZN  -       A->ZN  R     INV_X4         8 16.5    12    22     306    (-,-) 
  add_1801_23_g965/ZN  -       B1->ZN F     OAI21_X1       1  2.4    11    16     322    (-,-) 
  add_1801_23_g945/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    39     360    (-,-) 
  g84399__180173/ZN    -       A1->ZN R     NAND2_X1       1  1.9    10    16     376    (-,-) 
  g180172/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     388    (-,-) 
  reg_out_reg[26]/D    -       -      F     DFF_X1         1    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------



Path 78: VIOLATED (-227 ps) Setup Check with Pin reg_out_reg[18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -227                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q       -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN   -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN   -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN   -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN   -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN   -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g992/ZN    -       A->ZN  R     INV_X4         8 16.5    12    22     306    (-,-) 
  add_1801_23_g186381/ZN -       B1->ZN F     OAI21_X1       1  2.4    10    16     322    (-,-) 
  add_1801_23_g953/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    38     360    (-,-) 
  g195627/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     375    (-,-) 
  g165463/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     387    (-,-) 
  reg_out_reg[18]/D      -       -      F     DFF_X1         1    -     -     0     387    (-,-) 
#------------------------------------------------------------------------------------------------



Path 79: VIOLATED (-227 ps) Setup Check with Pin reg_out_reg[17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -227                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q     -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g992/ZN  -       A->ZN  R     INV_X4         8 16.5    12    22     306    (-,-) 
  add_1801_23_g980/ZN  -       B1->ZN F     OAI21_X1       1  2.4    10    16     322    (-,-) 
  add_1801_23_g954/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    38     360    (-,-) 
  g195630/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    16     375    (-,-) 
  g165468/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     387    (-,-) 
  reg_out_reg[17]/D    -       -      F     DFF_X1         1    -     -     0     387    (-,-) 
#----------------------------------------------------------------------------------------------



Path 80: VIOLATED (-226 ps) Setup Check with Pin alu_out_q_reg[21]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=    -226                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN   -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN          -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  g84692__4547/ZN     -       A2->ZN F     NAND2_X2       4  8.4    12    22     128    (-,-) 
  g174993/ZN          -       A2->ZN R     NOR2_X2        1  3.6    16    30     158    (-,-) 
  g178517/ZN          -       A2->ZN F     NOR2_X2        2  4.7     7    13     171    (-,-) 
  g178516/ZN          -       B1->ZN R     OAI21_X2       2  8.3    30    39     210    (-,-) 
  g83774__5019/ZN     -       A1->ZN F     NAND2_X4       2  6.5    11    17     226    (-,-) 
  g960_0/ZN           -       A1->ZN R     NAND3_X2       1  3.4    12    17     244    (-,-) 
  g187747/ZN          -       A1->ZN F     NAND2_X2       2  5.0    10    16     259    (-,-) 
  g187746/ZN          -       A1->ZN R     NAND3_X2       2  5.4    14    19     278    (-,-) 
  fopt187745/ZN       -       A->ZN  F     INV_X2         2  9.1     8    14     292    (-,-) 
  fopt187751/ZN       -       A->ZN  R     INV_X4         8 19.4    14    20     312    (-,-) 
  g83531__187750/ZN   -       B1->ZN F     AOI21_X2       2  3.4     9    15     328    (-,-) 
  g83505/ZN           -       A->ZN  R     INV_X1         1  1.9     8    13     340    (-,-) 
  g83435__5703/ZN     -       A1->ZN F     NAND2_X1       1  1.8     7    12     353    (-,-) 
  g83373__7675/ZN     -       A2->ZN R     NAND2_X1       1  1.9    10    16     369    (-,-) 
  g83342__2900/ZN     -       A1->ZN F     NAND3_X1       1  1.4    10    17     385    (-,-) 
  alu_out_q_reg[21]/D -       -      F     DFF_X1         1    -     -     0     385    (-,-) 
#---------------------------------------------------------------------------------------------



Path 81: VIOLATED (-225 ps) Setup Check with Pin reg_next_pc_reg[7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -225                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                         -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                            -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                      -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  g185472/ZN                         -       A1->ZN R     NAND2_X1       1  6.5    20    26     174    (-,-) 
  g185470/ZN                         -       A2->ZN F     NAND2_X4       3 10.6     9    19     193    (-,-) 
  g185474/ZN                         -       A1->ZN R     NAND2_X4       2  7.6    10    15     208    (-,-) 
  g175220/ZN                         -       A->ZN  F     INV_X4         1  6.0     4     8     216    (-,-) 
  g175613/ZN                         -       A1->ZN R     NAND2_X4       1  6.3    10    12     227    (-,-) 
  g192551/ZN                         -       A1->ZN F     NAND2_X4       2  6.9     7    13     240    (-,-) 
  g175611/Z                          -       A->Z   F     CLKBUF_X1      2  3.4    11    34     274    (-,-) 
  g179011/ZN                         -       B1->ZN R     AOI21_X1       1  1.9    22    28     302    (-,-) 
  g179009/ZN                         -       A1->ZN F     NAND2_X1       1  2.4    10    18     319    (-,-) 
  add_1564_33_Y_add_1555_32_g1003/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    38     358    (-,-) 
  g170189/ZN                         -       A->ZN  R     INV_X1         1  2.0     8    14     372    (-,-) 
  g182333/ZN                         -       B1->ZN F     OAI21_X1       1  1.4    10    12     384    (-,-) 
  reg_next_pc_reg[7]/D               -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 82: VIOLATED (-224 ps) Setup Check with Pin alu_out_q_reg[20]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      43                  
     Required Time:=     157                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -224                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[1]/QN   -       CK->QN R     DFF_X1         5  9.6    27    83      83    (-,-) 
  g5/ZN               -       A2->ZN R     AND2_X1        2  5.4    16    46     129    (-,-) 
  g174993/ZN          -       A1->ZN F     NOR2_X2        1  3.5     7    10     140    (-,-) 
  g178517/ZN          -       A2->ZN R     NOR2_X2        2  5.3    20    32     172    (-,-) 
  g178516/ZN          -       B1->ZN F     OAI21_X2       2  7.8    13    22     194    (-,-) 
  g83774__5019/ZN     -       A1->ZN R     NAND2_X4       2  7.0    10    17     211    (-,-) 
  g960_0/ZN           -       A1->ZN F     NAND3_X2       1  3.2    11    18     228    (-,-) 
  g187747/ZN          -       A1->ZN R     NAND2_X2       2  5.1    11    18     246    (-,-) 
  g187746/ZN          -       A1->ZN F     NAND3_X2       2  4.9    14    21     267    (-,-) 
  fopt187745/ZN       -       A->ZN  R     INV_X2         2 10.1    14    24     291    (-,-) 
  fopt187751/ZN       -       A->ZN  F     INV_X4         8 17.6     8    14     305    (-,-) 
  g187754/ZN          -       B1->ZN R     AOI21_X2       2  3.8    22    27     331    (-,-) 
  g179557/ZN          -       A->ZN  F     INV_X1         1  1.8     7    10     341    (-,-) 
  g179556/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    14     355    (-,-) 
  g179553/ZN          -       A2->ZN F     NAND4_X1       1  1.4    15    26     381    (-,-) 
  alu_out_q_reg[20]/D -       -      F     DFF_X1         1    -     -     0     381    (-,-) 
#---------------------------------------------------------------------------------------------



Path 83: VIOLATED (-224 ps) Setup Check with Pin reg_next_pc_reg[8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -224                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  g84166__7118/ZN      -       A1->ZN R     NAND2_X1       2  3.8    14    19     168    (-,-) 
  g174035/ZN           -       A2->ZN F     NAND3_X1       2  4.9    18    31     199    (-,-) 
  g173946/ZN           -       A1->ZN R     NAND2_X2       2 10.5    18    28     227    (-,-) 
  g173945/ZN           -       A->ZN  F     INV_X2         1  5.9     7    12     239    (-,-) 
  g175614/ZN           -       A2->ZN R     NAND2_X4       1  6.3     9    16     254    (-,-) 
  g56/ZN               -       A1->ZN F     NAND2_X4       1  6.0     6    12     266    (-,-) 
  g174981/ZN           -       A->ZN  R     INV_X4         3  9.3     8    13     280    (-,-) 
  g174980/ZN           -       A1->ZN F     NAND2_X1       6 10.8    22    31     311    (-,-) 
  g174236/ZN           -       A->ZN  F     XNOR2_X1       1  1.8    12    44     355    (-,-) 
  g168635/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    17     372    (-,-) 
  g166278/ZN           -       A1->ZN F     NAND2_X1       1  1.4     8    12     384    (-,-) 
  reg_next_pc_reg[8]/D -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#----------------------------------------------------------------------------------------------



Path 84: VIOLATED (-223 ps) Setup Check with Pin reg_out_reg[31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -223                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q       -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN   -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN   -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN   -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN   -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN   -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g983/ZN    -       A2->ZN R     NAND2_X1       1  1.9    10    20     304    (-,-) 
  add_1801_23_g185573/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    14     318    (-,-) 
  add_1801_23_g950/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    38     356    (-,-) 
  g195629/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     372    (-,-) 
  g165471/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     384    (-,-) 
  reg_out_reg[31]/D      -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#------------------------------------------------------------------------------------------------



Path 85: VIOLATED (-223 ps) Setup Check with Pin reg_out_reg[20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -223                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q     -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g992/ZN  -       A->ZN  R     INV_X4         8 16.5    12    22     306    (-,-) 
  add_1801_23_g978/ZN  -       B1->ZN F     OAI21_X2       1  2.4     9    14     319    (-,-) 
  add_1801_23_g955/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     356    (-,-) 
  g84605__180167/ZN    -       A1->ZN R     NAND2_X1       1  1.9    10    15     372    (-,-) 
  g180166/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     384    (-,-) 
  reg_out_reg[20]/D    -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#----------------------------------------------------------------------------------------------



Path 86: VIOLATED (-223 ps) Setup Check with Pin alu_out_q_reg[15]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    -223                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN   -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN          -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  g84692__4547/ZN     -       A2->ZN F     NAND2_X2       4  8.4    12    22     128    (-,-) 
  g174993/ZN          -       A2->ZN R     NOR2_X2        1  3.6    16    30     158    (-,-) 
  g178517/ZN          -       A2->ZN F     NOR2_X2        2  4.7     7    13     171    (-,-) 
  g178516/ZN          -       B1->ZN R     OAI21_X2       2  8.3    30    39     210    (-,-) 
  g83774__5019/ZN     -       A1->ZN F     NAND2_X4       2  6.5    11    17     226    (-,-) 
  g178586/ZN          -       A2->ZN R     NAND2_X2       4  7.8    14    23     250    (-,-) 
  g178585/ZN          -       A1->ZN F     NAND2_X1       1  3.2    10    18     267    (-,-) 
  g173958/ZN          -       A1->ZN R     NAND2_X2       3  7.2    14    20     287    (-,-) 
  g174121/ZN          -       B1->ZN F     AOI21_X1       1  2.5    10    17     304    (-,-) 
  g200418/Z           -       A->Z   F     XOR2_X1        1  1.8    11    50     355    (-,-) 
  g165058/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     371    (-,-) 
  g163048/ZN          -       A1->ZN F     NAND2_X1       1  1.4     7    12     383    (-,-) 
  alu_out_q_reg[15]/D -       -      F     DFF_X1         1    -     -     0     383    (-,-) 
#---------------------------------------------------------------------------------------------



Path 87: VIOLATED (-222 ps) Setup Check with Pin alu_out_q_reg[24]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     380                  
             Slack:=    -222                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[1]/QN   -       CK->QN R     DFF_X1         5  9.6    27    83      83    (-,-) 
  g5/ZN               -       A2->ZN R     AND2_X1        2  5.4    16    46     129    (-,-) 
  g174993/ZN          -       A1->ZN F     NOR2_X2        1  3.5     7    10     140    (-,-) 
  g178517/ZN          -       A2->ZN R     NOR2_X2        2  5.3    20    32     172    (-,-) 
  g178516/ZN          -       B1->ZN F     OAI21_X2       2  7.8    13    22     194    (-,-) 
  g83774__5019/ZN     -       A1->ZN R     NAND2_X4       2  7.0    10    17     211    (-,-) 
  g960_0/ZN           -       A1->ZN F     NAND3_X2       1  3.2    11    18     228    (-,-) 
  g187747/ZN          -       A1->ZN R     NAND2_X2       2  5.1    11    18     246    (-,-) 
  g173767/ZN          -       A1->ZN F     NAND3_X1       2  4.7    19    27     273    (-,-) 
  g174359/ZN          -       B1->ZN R     AOI21_X2       3  7.7    32    41     314    (-,-) 
  g168324/ZN          -       A->ZN  R     XNOR2_X1       1  1.9    20    45     359    (-,-) 
  g165674/ZN          -       C1->ZN F     OAI211_X1      1  1.4    14    21     380    (-,-) 
  alu_out_q_reg[24]/D -       -      F     DFF_X1         1    -     -     0     380    (-,-) 
#---------------------------------------------------------------------------------------------



Path 88: VIOLATED (-222 ps) Setup Check with Pin reg_out_reg[30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    -222                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q       -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN   -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN   -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN   -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN   -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN   -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g987/ZN    -       A2->ZN R     NAND2_X1       1  1.9    10    20     304    (-,-) 
  add_1801_23_g185565/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    14     318    (-,-) 
  add_1801_23_g951/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    38     356    (-,-) 
  g195625/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    15     371    (-,-) 
  g165470/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     383    (-,-) 
  reg_out_reg[30]/D      -       -      F     DFF_X1         1    -     -     0     383    (-,-) 
#------------------------------------------------------------------------------------------------



Path 89: VIOLATED (-221 ps) Setup Check with Pin reg_out_reg[23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     382                  
             Slack:=    -221                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q     -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g985/ZN  -       A1->ZN R     NAND2_X1       1  1.9    10    17     301    (-,-) 
  add_1801_23_g962/ZN  -       A1->ZN F     NAND2_X1       1  2.4    12    14     315    (-,-) 
  add_1801_23_g948/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    39     354    (-,-) 
  g195626/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     370    (-,-) 
  g165465/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     382    (-,-) 
  reg_out_reg[23]/D    -       -      F     DFF_X1         1    -     -     0     382    (-,-) 
#----------------------------------------------------------------------------------------------



Path 90: VIOLATED (-220 ps) Setup Check with Pin reg_out_reg[28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -220                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q     -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g988/ZN  -       A1->ZN R     NAND2_X1       1  2.0    10    18     302    (-,-) 
  add_1801_23_g969/ZN  -       A2->ZN F     NAND2_X1       1  2.4     8    15     317    (-,-) 
  add_1801_23_g957/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     354    (-,-) 
  g195623/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     369    (-,-) 
  g165464/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     381    (-,-) 
  reg_out_reg[28]/D    -       -      F     DFF_X1         1    -     -     0     381    (-,-) 
#----------------------------------------------------------------------------------------------



Path 91: VIOLATED (-220 ps) Setup Check with Pin reg_out_reg[22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     380                  
             Slack:=    -220                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q     -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g984/ZN  -       A1->ZN R     NAND2_X1       1  1.9    10    17     301    (-,-) 
  add_1801_23_g959/ZN  -       A1->ZN F     NAND2_X1       1  2.4     9    14     315    (-,-) 
  add_1801_23_g949/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    38     353    (-,-) 
  g195628/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     368    (-,-) 
  g165466/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     380    (-,-) 
  reg_out_reg[22]/D    -       -      F     DFF_X1         1    -     -     0     380    (-,-) 
#----------------------------------------------------------------------------------------------



Path 92: VIOLATED (-220 ps) Setup Check with Pin reg_out_reg[21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     380                  
             Slack:=    -220                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q     -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g982/ZN  -       A1->ZN R     NAND2_X1       1  1.9    10    17     301    (-,-) 
  add_1801_23_g967/ZN  -       A1->ZN F     NAND2_X1       1  2.4     9    14     315    (-,-) 
  add_1801_23_g944/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    38     353    (-,-) 
  g195622/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     368    (-,-) 
  g165469/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     380    (-,-) 
  reg_out_reg[21]/D    -       -      F     DFF_X1         1    -     -     0     380    (-,-) 
#----------------------------------------------------------------------------------------------



Path 93: VIOLATED (-220 ps) Setup Check with Pin reg_out_reg[19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     380                  
             Slack:=    -220                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q     -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g986/ZN  -       A1->ZN R     NAND2_X1       1  1.9    10    17     301    (-,-) 
  add_1801_23_g981/ZN  -       A1->ZN F     NAND2_X1       1  2.4     9    14     315    (-,-) 
  add_1801_23_g952/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    38     353    (-,-) 
  g195631/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     368    (-,-) 
  g165467/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     380    (-,-) 
  reg_out_reg[19]/D    -       -      F     DFF_X1         1    -     -     0     380    (-,-) 
#----------------------------------------------------------------------------------------------



Path 94: VIOLATED (-219 ps) Setup Check with Pin reg_next_pc_reg[5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     379                  
             Slack:=    -219                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  g84160__172927/ZN                    -       A1->ZN R     NAND2_X1       2  5.6    18    24     172    (-,-) 
  g22/ZN                               -       A2->ZN F     NAND3_X1       2  5.1    19    33     205    (-,-) 
  g175225/ZN                           -       A2->ZN R     NAND3_X2       1  3.3    12    23     228    (-,-) 
  g184592/ZN                           -       A1->ZN F     NAND3_X2       2  7.7    16    26     254    (-,-) 
  fopt187307/ZN                        -       A->ZN  R     INV_X1         1  3.6    12    21     275    (-,-) 
  fopt187306/ZN                        -       A->ZN  F     INV_X2         4  7.4     7    12     287    (-,-) 
  add_1564_33_Y_add_1555_32_g184595/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     301    (-,-) 
  add_1564_33_Y_add_1555_32_g1017/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     315    (-,-) 
  add_1564_33_Y_add_1555_32_g997/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     352    (-,-) 
  g168623/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    15     368    (-,-) 
  g166275/ZN                           -       A1->ZN F     NAND2_X1       1  1.4     8    12     379    (-,-) 
  reg_next_pc_reg[5]/D                 -       -      F     DFF_X1         1    -     -     0     379    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 95: VIOLATED (-218 ps) Setup Check with Pin reg_next_pc_reg[6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     386                  
             Slack:=    -218                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172323/ZN        -       A->ZN  R     INV_X4         2  6.7     7    12     161    (-,-) 
  g185471/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    15     176    (-,-) 
  g185470/ZN           -       A1->ZN R     NAND2_X4       3 11.7    12    18     194    (-,-) 
  g185474/ZN           -       A1->ZN F     NAND2_X4       2  6.9     8    14     207    (-,-) 
  g175220/ZN           -       A->ZN  R     INV_X4         1  6.3     7    12     219    (-,-) 
  g175613/ZN           -       A1->ZN F     NAND2_X4       1  6.0     7    11     230    (-,-) 
  g192551/ZN           -       A1->ZN R     NAND2_X4       2  7.3    10    14     244    (-,-) 
  g175611/Z            -       A->Z   R     CLKBUF_X1      2  3.8    12    35     279    (-,-) 
  fopt188828/ZN        -       A->ZN  F     INV_X1         2  2.8     6    10     289    (-,-) 
  g88/ZN               -       A1->ZN F     OR2_X1         1  1.8     9    44     333    (-,-) 
  g188829/ZN           -       B->ZN  R     OAI211_X1      1  1.9    22    24     357    (-,-) 
  g168646/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    16     373    (-,-) 
  g166276/ZN           -       A1->ZN R     NAND2_X1       1  1.4    10    14     386    (-,-) 
  reg_next_pc_reg[6]/D -       -      R     DFF_X1         1    -     -     0     386    (-,-) 
#----------------------------------------------------------------------------------------------



Path 96: VIOLATED (-216 ps) Setup Check with Pin alu_out_q_reg[14]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -216                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/QN   -       CK->QN R     DFF_X1         4  8.4    24    80      80    (-,-) 
  g6/Z                -       A->Z   R     BUF_X2         6 13.1    18    38     118    (-,-) 
  g84464__178909/ZN   -       A2->ZN F     NAND2_X2       3  5.2     9    18     136    (-,-) 
  g84154__8780/ZN     -       A1->ZN R     NAND2_X1       1  3.4    13    19     155    (-,-) 
  g84099__5795/ZN     -       A1->ZN F     NAND2_X2       4  8.1    11    20     174    (-,-) 
  g83914__195125/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     194    (-,-) 
  g83848__4547/ZN     -       A1->ZN F     NAND2_X4       5 12.5    10    17     211    (-,-) 
  g83765__185463/ZN   -       A1->ZN R     NAND2_X4       1  6.3     9    14     225    (-,-) 
  g185462/ZN          -       A1->ZN F     NAND2_X4       6 17.0    11    18     243    (-,-) 
  g185461/ZN          -       A1->ZN R     NAND2_X2       1  6.3    13    19     263    (-,-) 
  g183913/ZN          -       A1->ZN F     NAND2_X4       4  6.7     8    14     276    (-,-) 
  g192524/ZN          -       B1->ZN R     AOI21_X1       2  3.8    31    36     313    (-,-) 
  g166402/ZN          -       B1->ZN F     OAI21_X1       1  1.8    12    19     331    (-,-) 
  g165501/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     348    (-,-) 
  g165172/ZN          -       A->ZN  F     OAI211_X1      1  1.4    14    26     374    (-,-) 
  alu_out_q_reg[14]/D -       -      F     DFF_X1         1    -     -     0     374    (-,-) 
#---------------------------------------------------------------------------------------------



Path 97: VIOLATED (-215 ps) Setup Check with Pin alu_out_q_reg[16]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -215                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN   -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN          -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  g84692__4547/ZN     -       A2->ZN F     NAND2_X2       4  8.4    12    22     128    (-,-) 
  g174993/ZN          -       A2->ZN R     NOR2_X2        1  3.6    16    30     158    (-,-) 
  g178517/ZN          -       A2->ZN F     NOR2_X2        2  4.7     7    13     171    (-,-) 
  g178516/ZN          -       B1->ZN R     OAI21_X2       2  8.3    30    39     210    (-,-) 
  g83774__5019/ZN     -       A1->ZN F     NAND2_X4       2  6.5    11    17     226    (-,-) 
  g960_0/ZN           -       A1->ZN R     NAND3_X2       1  3.4    12    17     244    (-,-) 
  g187747/ZN          -       A1->ZN F     NAND2_X2       2  5.0    10    16     259    (-,-) 
  g187746/ZN          -       A1->ZN R     NAND3_X2       2  5.4    14    19     278    (-,-) 
  fopt187745/ZN       -       A->ZN  F     INV_X2         2  9.1     8    14     292    (-,-) 
  fopt187751/ZN       -       A->ZN  R     INV_X4         8 19.4    14    20     312    (-,-) 
  g187758/ZN          -       A->ZN  R     XNOR2_X1       1  1.9    20    40     352    (-,-) 
  g166413/ZN          -       C1->ZN F     OAI211_X1      1  1.4    13    21     373    (-,-) 
  alu_out_q_reg[16]/D -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#---------------------------------------------------------------------------------------------



Path 98: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[11][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -214                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163647/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     372    (-,-) 
  cpuregs_reg[11][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 99: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[9][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -214                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163617/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     372    (-,-) 
  cpuregs_reg[9][30]/D   -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 100: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[1][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -214                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163140/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     372    (-,-) 
  cpuregs_reg[1][30]/D   -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 101: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[20][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -214                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163254/ZN             -       B2->ZN F     OAI21_X1       1  1.4    10    18     373    (-,-) 
  cpuregs_reg[20][27]/D  -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------



Path 102: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[11][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -214                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163645/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     372    (-,-) 
  cpuregs_reg[11][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 103: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[9][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -214                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163615/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     372    (-,-) 
  cpuregs_reg[9][28]/D   -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 104: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[7][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -214                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g183058/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     337    (-,-) 
  g183063/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     355    (-,-) 
  g190465/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     373    (-,-) 
  cpuregs_reg[7][29]/D   -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------



Path 105: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[1][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -214                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163126/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     372    (-,-) 
  cpuregs_reg[1][28]/D   -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 106: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[19][31]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -214                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  fopt189990/ZN         -       A->ZN  F     INV_X4        11 19.2     9    16     340    (-,-) 
  g164154/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     356    (-,-) 
  g163228/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     373    (-,-) 
  cpuregs_reg[19][31]/D -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 107: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[19][27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -214                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  fopt189990/ZN         -       A->ZN  F     INV_X4        11 19.2     9    16     340    (-,-) 
  g164150/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     356    (-,-) 
  g163224/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     373    (-,-) 
  cpuregs_reg[19][27]/D -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 108: VIOLATED (-214 ps) Setup Check with Pin cpuregs_reg[19][21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -214                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  fopt189990/ZN         -       A->ZN  F     INV_X4        11 19.2     9    16     340    (-,-) 
  g164144/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     356    (-,-) 
  g163218/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     373    (-,-) 
  cpuregs_reg[19][21]/D -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 109: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[5][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g183058/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     337    (-,-) 
  g183061/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     355    (-,-) 
  g176011/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     373    (-,-) 
  cpuregs_reg[5][29]/D   -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------



Path 110: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[3][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g183058/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     337    (-,-) 
  g183062/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     355    (-,-) 
  g175965/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     373    (-,-) 
  cpuregs_reg[3][29]/D   -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#------------------------------------------------------------------------------------------------



Path 111: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[20][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g191100/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[20][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 112: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[20][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163245/ZN             -       B2->ZN F     OAI21_X1       1  1.4    10    18     372    (-,-) 
  cpuregs_reg[20][18]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 113: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[19][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163219/ZN             -       B2->ZN F     OAI21_X1       1  1.4    10    18     372    (-,-) 
  cpuregs_reg[19][22]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 114: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[15][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163677/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[15][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 115: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[14][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163797/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[14][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 116: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[11][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163644/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     371    (-,-) 
  cpuregs_reg[11][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 117: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[9][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163614/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     371    (-,-) 
  cpuregs_reg[9][27]/D   -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 118: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[8][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g199907/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[8][30]/D   -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 119: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[26][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g199516/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[26][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 120: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[18][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163197/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[18][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 121: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[13][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163077/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[13][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 122: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[12][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g188032/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[12][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 123: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[10][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163766/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[10][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 124: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[1][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163121/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     371    (-,-) 
  cpuregs_reg[1][27]/D   -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 125: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[30][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g194725/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[30][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 126: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[27][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g199255/ZN             -       B1->ZN F     OAI21_X1       1  1.4    11    15     372    (-,-) 
  cpuregs_reg[27][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 127: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[22][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g196120/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[22][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 128: VIOLATED (-213 ps) Setup Check with Pin alu_out_q_reg[13]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    -213                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[5]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[5]/QN   -       CK->QN R     DFF_X1         4  7.4    22    78      78    (-,-) 
  g200036/ZN          -       A1->ZN F     NAND2_X1       4  7.9    18    31     108    (-,-) 
  g196941/ZN          -       A1->ZN R     NAND3_X1       1  3.4    16    25     133    (-,-) 
  g84009__196940/ZN   -       A1->ZN F     NAND2_X2       2  4.9     9    17     150    (-,-) 
  g83860__7675/ZN     -       A1->ZN R     NAND2_X2       1  3.4    10    15     164    (-,-) 
  g83800__2250/ZN     -       A1->ZN F     NAND2_X2       1  3.2     8    13     177    (-,-) 
  g83754__1309/ZN     -       A1->ZN R     NAND2_X2       2  5.5    12    17     194    (-,-) 
  g59/ZN              -       A1->ZN R     AND2_X2        1  3.4     9    31     224    (-,-) 
  g178586/ZN          -       A1->ZN F     NAND2_X2       4  7.2    10    17     241    (-,-) 
  g178585/ZN          -       A1->ZN R     NAND2_X1       1  3.4    13    19     260    (-,-) 
  g173958/ZN          -       A1->ZN F     NAND2_X2       3  6.4    10    18     278    (-,-) 
  g169405/ZN          -       A->ZN  R     INV_X2         3  6.3    10    17     295    (-,-) 
  g174325/ZN          -       A1->ZN F     NOR2_X1        1  1.8     7     9     304    (-,-) 
  g209/ZN             -       B1->ZN R     OAI21_X1       1  1.9    19    27     331    (-,-) 
  g174324/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     346    (-,-) 
  g165509/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    15     361    (-,-) 
  g165155/ZN          -       A1->ZN F     NAND2_X1       1  1.4     7    12     373    (-,-) 
  alu_out_q_reg[13]/D -       -      F     DFF_X1         1    -     -     0     373    (-,-) 
#---------------------------------------------------------------------------------------------



Path 129: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[23][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g194813/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[23][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 130: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[21][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163287/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[21][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 131: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[17][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163167/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[17][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 132: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[16][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163135/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[16][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 133: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[31][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g193173/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[31][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 134: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[29][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g183498/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[29][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 135: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[27][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g197632/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[27][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 136: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[20][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g191105/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[20][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 137: VIOLATED (-213 ps) Setup Check with Pin cpuregs_reg[15][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -213                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g185095/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[15][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 138: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[28][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g186186/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[28][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 139: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[25][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g193152/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[25][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 140: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[24][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g189748/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[24][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 141: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[19][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g194727/ZN             -       A->ZN  R     INV_X8        25 46.8    16    28     357    (-,-) 
  g163227/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[19][30]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 142: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[14][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163795/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[14][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 143: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[8][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g199911/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[8][28]/D   -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 144: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[31][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g193169/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[31][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 145: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[30][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g186166/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[30][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 146: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[18][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163195/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[18][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 147: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[13][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163076/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[13][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 148: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[12][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g188050/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[12][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 149: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[10][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163763/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[10][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 150: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[22][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g196124/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     372    (-,-) 
  cpuregs_reg[22][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 151: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[26][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g197885/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[26][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 152: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[23][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g194818/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[23][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 153: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[21][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g194805/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[21][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 154: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[17][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163165/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[17][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 155: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[16][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163133/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[16][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 156: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[11][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163646/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     370    (-,-) 
  cpuregs_reg[11][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 157: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[9][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163616/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     370    (-,-) 
  cpuregs_reg[9][29]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 158: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[29][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163525/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[29][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 159: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[11][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163643/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     370    (-,-) 
  cpuregs_reg[11][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 160: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[9][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163613/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     370    (-,-) 
  cpuregs_reg[9][26]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 161: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[5][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g183068/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     336    (-,-) 
  g183073/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     354    (-,-) 
  g176031/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     372    (-,-) 
  cpuregs_reg[5][31]/D   -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 162: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[1][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163129/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     370    (-,-) 
  cpuregs_reg[1][29]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 163: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[28][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g186185/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[28][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 164: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[19][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g163225/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[19][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 165: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[11][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163639/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     370    (-,-) 
  cpuregs_reg[11][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 166: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[11][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163635/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     370    (-,-) 
  cpuregs_reg[11][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 167: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[9][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163609/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     370    (-,-) 
  cpuregs_reg[9][22]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 168: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[9][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163604/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     370    (-,-) 
  cpuregs_reg[9][18]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 169: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[1][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163120/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     370    (-,-) 
  cpuregs_reg[1][26]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 170: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[25][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g197017/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[25][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 171: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[24][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g197018/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     356    (-,-) 
  g193146/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     372    (-,-) 
  cpuregs_reg[24][28]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------



Path 172: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[1][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163100/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     370    (-,-) 
  cpuregs_reg[1][22]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 173: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[1][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163096/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     370    (-,-) 
  cpuregs_reg[1][18]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 174: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[15][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g185096/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[15][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 175: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[18][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163194/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[18][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 176: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[14][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163794/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[14][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 177: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[8][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g199923/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[8][27]/D   -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 178: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[31][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g193166/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[31][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 179: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[30][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g186151/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[30][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 180: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[28][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g199395/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[28][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 181: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[13][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163075/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[13][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 182: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[12][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g188025/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[12][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 183: VIOLATED (-212 ps) Setup Check with Pin cpuregs_reg[10][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -212                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163762/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[10][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 184: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[22][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g196121/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     371    (-,-) 
  cpuregs_reg[22][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 185: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[23][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g183820/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     371    (-,-) 
  cpuregs_reg[23][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 186: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[21][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g194801/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     371    (-,-) 
  cpuregs_reg[21][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 187: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[17][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163164/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     371    (-,-) 
  cpuregs_reg[17][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 188: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[16][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163132/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     371    (-,-) 
  cpuregs_reg[16][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 189: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[29][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g163524/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     371    (-,-) 
  cpuregs_reg[29][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 190: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[27][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g189715/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     371    (-,-) 
  cpuregs_reg[27][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 191: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[11][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163648/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     369    (-,-) 
  cpuregs_reg[11][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 192: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[9][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163618/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     369    (-,-) 
  cpuregs_reg[9][31]/D   -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 193: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[26][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g194104/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     371    (-,-) 
  cpuregs_reg[26][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 194: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[25][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g186105/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     371    (-,-) 
  cpuregs_reg[25][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 195: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[24][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g168840/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     356    (-,-) 
  g193141/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     371    (-,-) 
  cpuregs_reg[24][27]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 196: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[1][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163142/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     369    (-,-) 
  cpuregs_reg[1][31]/D   -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 197: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[27][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g199258/ZN             -       B1->ZN F     OAI21_X1       1  1.4    11    15     370    (-,-) 
  cpuregs_reg[27][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 198: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[27][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g199256/ZN             -       B1->ZN F     OAI21_X1       1  1.4    11    15     370    (-,-) 
  cpuregs_reg[27][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 199: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[27][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g199257/ZN             -       B1->ZN F     OAI21_X1       1  1.4    11    15     370    (-,-) 
  cpuregs_reg[27][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 200: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[20][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g191102/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[20][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 201: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[15][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g185105/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[15][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 202: VIOLATED (-211 ps) Setup Check with Pin reg_op2_reg[1]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g167984/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g166039/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g70/ZN                   -       A2->ZN R     NOR2_X1        1  2.0    17    33     272    (-,-) 
  g177660/ZN               -       A4->ZN F     NAND4_X1       2  3.5    22    39     310    (-,-) 
  g163017/ZN               -       A1->ZN R     AOI22_X1       1  2.0    26    38     348    (-,-) 
  g193114/ZN               -       A->ZN  F     OAI21_X1       1  1.4    10    22     370    (-,-) 
  reg_op2_reg[1]/D         -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 203: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[20][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g191101/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[20][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 204: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[15][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g185100/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[15][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 205: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[14][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163796/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[14][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 206: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[8][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g199913/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[8][29]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 207: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[31][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g186125/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[31][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 208: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[20][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g191106/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[20][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 209: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[18][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163196/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[18][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 210: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[15][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g185097/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[15][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 211: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[15][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g185098/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[15][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 212: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[14][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163793/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[14][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 213: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[13][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163079/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[13][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 214: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[12][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g188046/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[12][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 215: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[10][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163764/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[10][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 216: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[8][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g199921/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[8][26]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 217: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[30][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g186165/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[30][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 218: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[28][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g199394/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[28][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 219: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[28][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g189732/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[28][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 220: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[22][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g196117/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[22][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 221: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[18][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163193/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[18][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 222: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[14][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163789/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[14][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 223: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[14][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163785/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[14][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 224: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[13][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163074/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[13][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 225: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[12][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g188049/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[12][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 226: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[10][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163761/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[10][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 227: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[8][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g199925/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[8][22]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 228: VIOLATED (-211 ps) Setup Check with Pin cpuregs_reg[8][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -211                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g199909/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[8][18]/D   -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 229: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[31][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g189794/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[31][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 230: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[31][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g186126/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[31][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 231: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[30][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g189787/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[30][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 232: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[28][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g197709/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[28][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 233: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[23][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g194822/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[23][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 234: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[21][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163286/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[21][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 235: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[18][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163189/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[18][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 236: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[18][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163185/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[18][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 237: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[17][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163166/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[17][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 238: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[16][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163134/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[16][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 239: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[13][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163069/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[13][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 240: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[13][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163065/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[13][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 241: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[12][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g188016/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[12][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 242: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[12][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g188012/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[12][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 243: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[10][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163757/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[10][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 244: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[10][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163754/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     370    (-,-) 
  cpuregs_reg[10][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 245: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[29][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g183496/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[29][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 246: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[27][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g186226/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[27][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 247: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[23][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g183823/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[23][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 248: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[21][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g194806/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[21][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 249: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[19][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163223/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[19][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 250: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[17][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163163/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[17][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 251: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[16][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163131/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[16][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 252: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[31][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g197020/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[31][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 253: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[30][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g189786/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[30][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 254: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[30][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g189788/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[30][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 255: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[29][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g163523/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[29][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 256: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[28][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g195827/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[28][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 257: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[26][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g194101/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[26][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 258: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[26][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g193205/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[26][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 259: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[26][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g194106/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[26][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 260: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[25][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g186106/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[25][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 261: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[24][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g193138/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[24][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 262: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[23][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g194816/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[23][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 263: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[23][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g194824/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[23][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 264: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[22][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g196119/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[22][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 265: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[22][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g191125/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[22][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 266: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[21][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163279/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[21][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 267: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[21][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g194803/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[21][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 268: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[19][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183066/ZN             -       A->ZN  R     INV_X8        25 46.8    16    25     355    (-,-) 
  g163226/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[19][29]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 269: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[19][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163215/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[19][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 270: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[17][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163159/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[17][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 271: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[17][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163155/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[17][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 272: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[16][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163125/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[16][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 273: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[16][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163119/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[16][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 274: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[29][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163519/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[29][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 275: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[29][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g163515/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[29][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 276: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[26][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g194105/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[26][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 277: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[25][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g189762/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[25][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 278: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[22][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g196115/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[22][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 279: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[27][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g199260/ZN             -       B1->ZN F     OAI21_X1       1  1.4    11    15     369    (-,-) 
  cpuregs_reg[27][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 280: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[24][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g197022/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     355    (-,-) 
  g193142/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[24][26]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 281: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[24][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g189751/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[24][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 282: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[25][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168828/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g193158/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[25][22]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 283: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[25][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g193159/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[25][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 284: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[24][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g168842/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     355    (-,-) 
  g193145/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     370    (-,-) 
  cpuregs_reg[24][18]/D  -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------



Path 285: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[20][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g191099/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[20][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 286: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[15][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g185104/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[15][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 287: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[28][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g193180/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[28][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 288: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[14][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163798/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[14][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 289: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[8][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g199915/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[8][31]/D   -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 290: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[31][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g189797/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[31][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 291: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[18][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163198/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[18][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 292: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[13][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163078/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[13][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 293: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[12][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g188020/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[12][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 294: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[10][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163765/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[10][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 295: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[30][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g189785/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     369    (-,-) 
  cpuregs_reg[30][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 296: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[26][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g193208/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     369    (-,-) 
  cpuregs_reg[26][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 297: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[23][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g194820/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     369    (-,-) 
  cpuregs_reg[23][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 298: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[21][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163288/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     369    (-,-) 
  cpuregs_reg[21][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 299: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[17][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163168/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     369    (-,-) 
  cpuregs_reg[17][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 300: VIOLATED (-210 ps) Setup Check with Pin cpuregs_reg[16][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -210                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163136/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     369    (-,-) 
  cpuregs_reg[16][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 301: VIOLATED (-209 ps) Setup Check with Pin reg_op2_reg[3]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -209                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  7.7    19    77      77    (-,-) 
  g177737/ZN              -       A->ZN  R     INV_X4         8 18.2    14    25     102    (-,-) 
  g194108/ZN              -       A1->ZN F     NOR2_X1        1  3.3     8    12     115    (-,-) 
  g183225/ZN              -       A1->ZN F     AND2_X4        6 24.4    10    34     148    (-,-) 
  g168774/ZN              -       A1->ZN R     NAND2_X4       9 21.6    18    24     173    (-,-) 
  g168506/ZN              -       A->ZN  F     INV_X4        24 40.2    13    23     196    (-,-) 
  g167145/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    17     213    (-,-) 
  g166816/ZN              -       A2->ZN F     NAND2_X1       1  3.5    10    18     230    (-,-) 
  g165827/ZN              -       A2->ZN R     NOR2_X2        1  2.0    13    25     255    (-,-) 
  g165715/ZN              -       A2->ZN F     NAND2_X1       1  1.7     8    14     270    (-,-) 
  g165226/ZN              -       A1->ZN R     NOR2_X1        1  2.0    17    24     294    (-,-) 
  g165191/ZN              -       A2->ZN F     NAND2_X1       2  3.5    11    20     314    (-,-) 
  g163019/ZN              -       A1->ZN R     AOI22_X1       1  2.0    26    33     347    (-,-) 
  g193105/ZN              -       A->ZN  F     OAI21_X1       1  1.4    10    22     369    (-,-) 
  reg_op2_reg[3]/D        -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 302: VIOLATED (-209 ps) Setup Check with Pin cpuregs_reg[29][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -209                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g163528/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     369    (-,-) 
  cpuregs_reg[29][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 303: VIOLATED (-209 ps) Setup Check with Pin cpuregs_reg[22][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -209                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g196122/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     369    (-,-) 
  cpuregs_reg[22][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 304: VIOLATED (-209 ps) Setup Check with Pin cpuregs_reg[25][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -209                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g193155/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     369    (-,-) 
  cpuregs_reg[25][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 305: VIOLATED (-209 ps) Setup Check with Pin cpuregs_reg[24][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -209                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183076/ZN             -       A->ZN  R     INV_X8        25 46.7    16    25     354    (-,-) 
  g186205/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     369    (-,-) 
  cpuregs_reg[24][31]/D  -       -      F     DFF_X1         1    -     -     0     369    (-,-) 
#------------------------------------------------------------------------------------------------



Path 306: VIOLATED (-208 ps) Setup Check with Pin cpuregs_reg[11][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -208                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163637/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     366    (-,-) 
  cpuregs_reg[11][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 307: VIOLATED (-208 ps) Setup Check with Pin cpuregs_reg[9][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -208                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163607/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     366    (-,-) 
  cpuregs_reg[9][20]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 308: VIOLATED (-208 ps) Setup Check with Pin cpuregs_reg[1][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -208                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163097/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     366    (-,-) 
  cpuregs_reg[1][20]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 309: VIOLATED (-208 ps) Setup Check with Pin alu_out_q_reg[11]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -208                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN   -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN          -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  g84692__4547/ZN     -       A2->ZN F     NAND2_X2       4  8.4    12    22     128    (-,-) 
  g174993/ZN          -       A2->ZN R     NOR2_X2        1  3.6    16    30     158    (-,-) 
  g178517/ZN          -       A2->ZN F     NOR2_X2        2  4.7     7    13     171    (-,-) 
  g178516/ZN          -       B1->ZN R     OAI21_X2       2  8.3    30    39     210    (-,-) 
  g83774__5019/ZN     -       A1->ZN F     NAND2_X4       2  6.5    11    17     226    (-,-) 
  g178586/ZN          -       A2->ZN R     NAND2_X2       4  7.8    14    23     250    (-,-) 
  g174470/ZN          -       B1->ZN F     AOI21_X1       2  4.1    12    21     270    (-,-) 
  g175342/ZN          -       B1->ZN R     OAI21_X1       1  2.5    22    32     302    (-,-) 
  g166261/ZN          -       A->ZN  R     XNOR2_X1       1  1.9    20    42     345    (-,-) 
  g165165/ZN          -       C1->ZN F     OAI211_X1      1  1.4    14    21     366    (-,-) 
  alu_out_q_reg[11]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#---------------------------------------------------------------------------------------------



Path 310: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[20][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g191097/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     366    (-,-) 
  cpuregs_reg[20][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 311: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[15][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g185090/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     366    (-,-) 
  cpuregs_reg[15][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 312: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[28][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g189735/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     366    (-,-) 
  cpuregs_reg[28][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 313: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[14][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163787/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     366    (-,-) 
  cpuregs_reg[14][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 314: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[8][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g199901/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     366    (-,-) 
  cpuregs_reg[8][20]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 315: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[31][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g186127/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     366    (-,-) 
  cpuregs_reg[31][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 316: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[18][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163187/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     366    (-,-) 
  cpuregs_reg[18][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 317: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[13][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163067/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     366    (-,-) 
  cpuregs_reg[13][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 318: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[12][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g188043/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     366    (-,-) 
  cpuregs_reg[12][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 319: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[10][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163755/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     366    (-,-) 
  cpuregs_reg[10][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 320: VIOLATED (-207 ps) Setup Check with Pin alu_out_q_reg[7]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -207                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[1]/QN  -       CK->QN R     DFF_X1         5  9.6    27    83      83    (-,-) 
  g5/ZN              -       A2->ZN R     AND2_X1        2  5.4    16    46     129    (-,-) 
  g174993/ZN         -       A1->ZN F     NOR2_X2        1  3.5     7    10     140    (-,-) 
  g178517/ZN         -       A2->ZN R     NOR2_X2        2  5.3    20    32     172    (-,-) 
  g178516/ZN         -       B1->ZN F     OAI21_X2       2  7.8    13    22     194    (-,-) 
  g174995/Z          -       A->Z   F     BUF_X2         3  6.9     7    31     225    (-,-) 
  g169604/ZN         -       B1->ZN R     AOI21_X1       2  4.4    34    39     264    (-,-) 
  g169402/ZN         -       A->ZN  F     INV_X1         1  3.0    10    13     278    (-,-) 
  g168481/ZN         -       B1->ZN R     AOI21_X2       1  2.5    19    24     302    (-,-) 
  g166264/ZN         -       A->ZN  R     XNOR2_X1       1  1.9    20    41     344    (-,-) 
  g165164/ZN         -       C1->ZN F     OAI211_X1      1  1.4    14    21     365    (-,-) 
  alu_out_q_reg[7]/D -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------



Path 321: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[30][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g189789/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[30][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 322: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[26][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g194107/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[26][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 323: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[23][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163337/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[23][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 324: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[21][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g194798/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[21][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 325: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[17][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163157/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[17][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 326: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[16][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163123/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[16][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 327: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[29][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g183493/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[29][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 328: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[27][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g199253/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[27][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 329: VIOLATED (-207 ps) Setup Check with Pin cpuregs_reg[22][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -207                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g196123/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[22][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 330: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[20][23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -206                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN         -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  fopt186236/ZN         -       A->ZN  F     INV_X4        14 24.9     9    15     333    (-,-) 
  g164159/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     348    (-,-) 
  g191104/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     366    (-,-) 
  cpuregs_reg[20][23]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 331: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[19][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -206                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g163217/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[19][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 332: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[25][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -206                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g193160/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[25][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 333: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[24][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -206                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g197045/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     351    (-,-) 
  g197043/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     366    (-,-) 
  cpuregs_reg[24][20]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 334: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[7][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -206                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g162964/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     348    (-,-) 
  g190492/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     366    (-,-) 
  cpuregs_reg[7][30]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 335: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[5][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -206                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g176020/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     348    (-,-) 
  g176019/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     366    (-,-) 
  cpuregs_reg[5][30]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 336: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[3][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -206                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g175941/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     348    (-,-) 
  g175940/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     366    (-,-) 
  cpuregs_reg[3][30]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 337: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[20][25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -206                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN         -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  fopt186236/ZN         -       A->ZN  F     INV_X4        14 24.9     9    15     333    (-,-) 
  g181863/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     348    (-,-) 
  g163252/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     366    (-,-) 
  cpuregs_reg[20][25]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 338: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[20][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -206                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN         -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  fopt186236/ZN         -       A->ZN  F     INV_X4        14 24.9     9    15     333    (-,-) 
  g181866/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     348    (-,-) 
  g163251/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     366    (-,-) 
  cpuregs_reg[20][24]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 339: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[20][21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -206                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN         -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  fopt186236/ZN         -       A->ZN  F     INV_X4        14 24.9     9    15     333    (-,-) 
  g164157/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     348    (-,-) 
  g191107/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     366    (-,-) 
  cpuregs_reg[20][21]/D -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 340: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[2][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -206                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g183058/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     337    (-,-) 
  g183057/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     355    (-,-) 
  g180475/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     367    (-,-) 
  cpuregs_reg[2][29]/D   -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#------------------------------------------------------------------------------------------------



Path 341: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[3][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -206                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g175922/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     348    (-,-) 
  g175921/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[3][28]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 342: VIOLATED (-206 ps) Setup Check with Pin cpuregs_reg[5][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -206                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g176009/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     348    (-,-) 
  g176008/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[5][28]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 343: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[7][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g162961/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     347    (-,-) 
  g190479/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     364    (-,-) 
  cpuregs_reg[7][27]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 344: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[5][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g176022/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     347    (-,-) 
  g176021/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     364    (-,-) 
  cpuregs_reg[5][27]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 345: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[6][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g183068/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     336    (-,-) 
  g196022/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     354    (-,-) 
  g180780/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     366    (-,-) 
  cpuregs_reg[6][31]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 346: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[4][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g183068/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     336    (-,-) 
  g183071/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     354    (-,-) 
  g180928/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     366    (-,-) 
  cpuregs_reg[4][31]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 347: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[2][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g183068/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    26     336    (-,-) 
  g183067/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     354    (-,-) 
  g180949/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     366    (-,-) 
  cpuregs_reg[2][31]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 348: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[18][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g163188/ZN             -       B2->ZN F     OAI21_X1       1  1.4     9    18     364    (-,-) 
  cpuregs_reg[18][21]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 349: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[17][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g163158/ZN             -       B2->ZN F     OAI21_X1       1  1.4     9    18     364    (-,-) 
  cpuregs_reg[17][21]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 350: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[11][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163641/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     363    (-,-) 
  cpuregs_reg[11][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 351: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[9][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163612/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     363    (-,-) 
  cpuregs_reg[9][25]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 352: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[3][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g175944/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     347    (-,-) 
  g175943/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     364    (-,-) 
  cpuregs_reg[3][27]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 353: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[1][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -205                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163112/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     363    (-,-) 
  cpuregs_reg[1][25]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 354: VIOLATED (-205 ps) Setup Check with Pin cpuregs_reg[27][23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -205                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN            -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199254/Z             -       A->Z   F     CLKBUF_X1      2  3.7    12    42     340    (-,-) 
  g192963/ZN            -       B2->ZN R     OAI21_X1       1  1.4    17    31     371    (-,-) 
  cpuregs_reg[27][23]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 355: VIOLATED (-205 ps) Setup Check with Pin reg_op2_reg[29]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -205                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g187839/ZN              -       A->ZN  F     INV_X2         4 10.2     8    14     103    (-,-) 
  g182202/ZN              -       A2->ZN R     NAND2_X2       1  6.6    13    20     123    (-,-) 
  g169691/ZN              -       A->ZN  F     INV_X4         9 35.2    11    19     142    (-,-) 
  g168786/ZN              -       A1->ZN R     NAND2_X2       4 12.2    19    26     169    (-,-) 
  g168545/ZN              -       A->ZN  F     INV_X4        29 49.9    15    26     195    (-,-) 
  g167216/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    18     214    (-,-) 
  g166226/ZN              -       A4->ZN F     NAND4_X1       1  1.9    16    31     245    (-,-) 
  g165679/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     277    (-,-) 
  g165214/ZN              -       A2->ZN F     NAND2_X1       1  3.5    11    20     297    (-,-) 
  g165158/ZN              -       A2->ZN R     NOR2_X2        1  2.0    14    25     322    (-,-) 
  g176573/ZN              -       A1->ZN F     NOR2_X1        1  3.0     7    12     334    (-,-) 
  g180587/ZN              -       A1->ZN R     NOR2_X2        1  1.9    12    18     352    (-,-) 
  g180586/ZN              -       A1->ZN F     NAND2_X1       1  1.4     7    13     365    (-,-) 
  reg_op2_reg[29]/D       -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 356: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[7][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g162956/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     346    (-,-) 
  g190491/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     363    (-,-) 
  cpuregs_reg[7][22]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 357: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[7][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g162952/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     346    (-,-) 
  g162215/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     363    (-,-) 
  cpuregs_reg[7][18]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 358: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[11][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163640/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     362    (-,-) 
  cpuregs_reg[11][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 359: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[9][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163610/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     362    (-,-) 
  cpuregs_reg[9][23]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 360: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[6][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g196013/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     346    (-,-) 
  g196012/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     364    (-,-) 
  cpuregs_reg[6][29]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 361: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[5][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g176014/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     346    (-,-) 
  g176013/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     364    (-,-) 
  cpuregs_reg[5][22]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 362: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[3][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g175946/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     346    (-,-) 
  g175945/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     364    (-,-) 
  cpuregs_reg[3][22]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 363: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[11][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g163642/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     362    (-,-) 
  cpuregs_reg[11][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 364: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[11][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g163638/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     362    (-,-) 
  cpuregs_reg[11][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 365: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[9][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g163611/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     362    (-,-) 
  cpuregs_reg[9][24]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 366: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[9][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g163608/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    15     362    (-,-) 
  cpuregs_reg[9][21]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 367: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[4][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7026/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g6992/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     288    (-,-) 
  g183059/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    23     311    (-,-) 
  g177716_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     330    (-,-) 
  g183064/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     346    (-,-) 
  g162324/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     364    (-,-) 
  cpuregs_reg[4][29]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 368: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[1][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163104/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     362    (-,-) 
  cpuregs_reg[1][23]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 369: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[19][25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -204                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  fopt189990/ZN         -       A->ZN  F     INV_X4        11 19.2     9    16     340    (-,-) 
  g163222/ZN            -       B2->ZN R     OAI21_X1       1  1.4    17    30     370    (-,-) 
  cpuregs_reg[19][25]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 370: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[19][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -204                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  fopt189990/ZN         -       A->ZN  F     INV_X4        11 19.2     9    16     340    (-,-) 
  g163221/ZN            -       B2->ZN R     OAI21_X1       1  1.4    17    30     370    (-,-) 
  cpuregs_reg[19][24]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 371: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[19][23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -204                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  fopt189990/ZN         -       A->ZN  F     INV_X4        11 19.2     9    16     340    (-,-) 
  g163220/ZN            -       B2->ZN R     OAI21_X1       1  1.4    17    30     370    (-,-) 
  cpuregs_reg[19][23]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 372: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[5][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g176024/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     346    (-,-) 
  g176023/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     364    (-,-) 
  cpuregs_reg[5][26]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 373: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[5][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g176042/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     346    (-,-) 
  g176041/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     364    (-,-) 
  cpuregs_reg[5][18]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 374: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[1][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g163109/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     362    (-,-) 
  cpuregs_reg[1][24]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 375: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[1][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g163098/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    15     362    (-,-) 
  cpuregs_reg[1][21]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 376: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[7][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g162960/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     346    (-,-) 
  g190473/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[7][26]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 377: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[18][25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -204                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176782/ZN         -       A->ZN  R     INV_X4        15 26.9    18    27     321    (-,-) 
  fopt176781/ZN         -       A->ZN  F     INV_X1         4  7.1    10    19     340    (-,-) 
  g163192/ZN            -       B2->ZN R     OAI21_X1       1  1.4    17    30     370    (-,-) 
  cpuregs_reg[18][25]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 378: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[18][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -204                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176782/ZN         -       A->ZN  R     INV_X4        15 26.9    18    27     321    (-,-) 
  fopt176781/ZN         -       A->ZN  F     INV_X1         4  7.1    10    19     340    (-,-) 
  g163191/ZN            -       B2->ZN R     OAI21_X1       1  1.4    17    30     370    (-,-) 
  cpuregs_reg[18][24]/D -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 379: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[3][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g175968/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     346    (-,-) 
  g175967/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     364    (-,-) 
  cpuregs_reg[3][26]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 380: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[3][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g175960/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     346    (-,-) 
  g175959/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     364    (-,-) 
  cpuregs_reg[3][18]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 381: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[7][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183075/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g190490/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     363    (-,-) 
  cpuregs_reg[7][31]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 382: VIOLATED (-204 ps) Setup Check with Pin reg_op2_reg[22]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -204                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  7.7    19    77      77    (-,-) 
  g177737/ZN              -       A->ZN  R     INV_X4         8 18.2    14    25     102    (-,-) 
  g177745/ZN              -       A->ZN  F     INV_X2         3  8.3     8    13     116    (-,-) 
  g194548/ZN              -       A1->ZN F     AND3_X4        4 23.6    10    36     151    (-,-) 
  g168787/ZN              -       A1->ZN R     NAND2_X4       4 12.2    12    19     170    (-,-) 
  g168547/ZN              -       A->ZN  F     INV_X4        29 48.5    14    23     193    (-,-) 
  g168028/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    18     211    (-,-) 
  g166205/ZN              -       A4->ZN F     NAND4_X1       1  1.9    16    31     242    (-,-) 
  g165762/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     274    (-,-) 
  g165217/ZN              -       A2->ZN F     NAND2_X1       1  1.9     9    16     290    (-,-) 
  g165168/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    29     320    (-,-) 
  g176575/ZN              -       A1->ZN F     NOR2_X1        1  3.0     7    13     333    (-,-) 
  g180573/ZN              -       A1->ZN R     NOR2_X2        1  1.9    12    19     351    (-,-) 
  g180572/ZN              -       A1->ZN F     NAND2_X1       1  1.4     7    13     364    (-,-) 
  reg_op2_reg[22]/D       -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 383: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[28][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g193183/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     363    (-,-) 
  cpuregs_reg[28][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 384: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[15][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163672/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     363    (-,-) 
  cpuregs_reg[15][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 385: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[14][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163791/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     363    (-,-) 
  cpuregs_reg[14][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 386: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[8][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g199899/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     363    (-,-) 
  cpuregs_reg[8][25]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 387: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[13][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163073/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     363    (-,-) 
  cpuregs_reg[13][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 388: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[12][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g188051/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     363    (-,-) 
  cpuregs_reg[12][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 389: VIOLATED (-204 ps) Setup Check with Pin cpuregs_reg[10][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -204                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163759/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     363    (-,-) 
  cpuregs_reg[10][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 390: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[30][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g189780/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[30][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 391: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[23][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g183822/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[23][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 392: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[22][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g191130/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[22][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 393: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[21][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163282/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[21][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 394: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[17][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163162/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[17][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 395: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[16][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163130/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[16][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 396: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[31][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g193172/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[31][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 397: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[29][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g163522/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[29][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 398: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[27][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g189712/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[27][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 399: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[3][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7018/ZN   -       A2->ZN F     NAND2_X1       1  2.4     9    15     247    (-,-) 
  add_1312_30_g7004/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     288    (-,-) 
  g183069/ZN             -       A1->ZN R     NAND2_X2       2  8.1    15    22     310    (-,-) 
  g177718_dup/ZN         -       A1->ZN F     NAND2_X4       3 14.5    11    19     329    (-,-) 
  g183074/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g175977/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[3][31]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 400: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[26][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g194103/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[26][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 401: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[25][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g186107/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[25][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 402: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[24][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g168833/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     348    (-,-) 
  g186195/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     363    (-,-) 
  cpuregs_reg[24][25]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 403: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[15][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g185099/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[15][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 404: VIOLATED (-203 ps) Setup Check with Pin reg_op2_reg[2]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g167910/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g166045/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165711/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g165190/ZN               -       A3->ZN F     NAND4_X1       2  3.5    22    38     310    (-,-) 
  g190399/ZN               -       A1->ZN R     AOI22_X1       1  1.9    25    37     347    (-,-) 
  g180801/ZN               -       A1->ZN F     NAND2_X1       1  1.4    10    15     362    (-,-) 
  reg_op2_reg[2]/D         -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 405: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[15][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g185101/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[15][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 406: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[15][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g185093/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[15][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 407: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[14][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163790/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[14][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 408: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[8][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g199919/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[8][23]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 409: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[18][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163190/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[18][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 410: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[14][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g163792/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[14][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 411: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[14][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g163788/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[14][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 412: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[13][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163070/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[13][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 413: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[12][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g188023/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[12][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 414: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[10][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163758/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[10][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 415: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[8][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g199893/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[8][24]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 416: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[8][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g199905/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[8][21]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 417: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[31][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g186111/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[31][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 418: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[30][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g189784/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[30][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 419: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[30][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g186155/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[30][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 420: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[13][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g163071/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[13][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 421: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[13][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g163068/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[13][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 422: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[12][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g188024/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[12][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 423: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[12][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g188036/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[12][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 424: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[10][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g163760/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[10][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 425: VIOLATED (-203 ps) Setup Check with Pin cpuregs_reg[10][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -203                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g163756/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    15     362    (-,-) 
  cpuregs_reg[10][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 426: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[28][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g199392/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[28][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 427: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[26][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g199514/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[26][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 428: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[23][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g183818/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[23][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 429: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[22][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g191137/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[22][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 430: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[21][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163280/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[21][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 431: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[17][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163160/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[17][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 432: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[16][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163127/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[16][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 433: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[31][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g193175/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[31][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 434: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[30][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g189783/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[30][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 435: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[29][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g163520/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[29][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 436: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[26][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g195921/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[26][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 437: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[26][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g194099/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[26][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 438: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[23][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g194821/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[23][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 439: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[23][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g194819/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[23][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 440: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[22][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g191132/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[22][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 441: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[22][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g191127/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[22][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 442: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[21][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g163281/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[21][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 443: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[21][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g163278/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[21][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 444: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[16][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -202                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g164987/ZN               -       A->ZN  F     INV_X4        13 23.1     9    16     339    (-,-) 
  g163128/ZN               -       B2->ZN R     OAI21_X1       1  1.4    17    30     369    (-,-) 
  cpuregs_reg[16][24]/D    -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 445: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[16][21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -202                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g164987/ZN               -       A->ZN  F     INV_X4        13 23.1     9    16     339    (-,-) 
  g163124/ZN               -       B2->ZN R     OAI21_X1       1  1.4    17    30     369    (-,-) 
  cpuregs_reg[16][21]/D    -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 446: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[31][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g193174/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[31][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 447: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[29][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g183494/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[29][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 448: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[29][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g183489/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[29][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 449: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[27][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g186211/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[27][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 450: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[27][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g195673/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[27][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 451: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[17][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g163161/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[17][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 452: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[28][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g186171/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[28][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 453: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[28][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g186175/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[28][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 454: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[25][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g189765/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[25][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 455: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[25][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g193161/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[25][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 456: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[25][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g186091/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[25][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 457: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[24][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168845/ZN             -       A->ZN  R     INV_X8        25 46.7    16    26     347    (-,-) 
  g186191/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[24][24]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 458: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[24][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168851/ZN             -       A->ZN  R     INV_X8        25 46.8    16    26     347    (-,-) 
  g193143/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[24][23]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 459: VIOLATED (-202 ps) Setup Check with Pin cpuregs_reg[24][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g168835/ZN             -       A->ZN  R     INV_X8        25 46.5    16    26     347    (-,-) 
  g186196/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    15     362    (-,-) 
  cpuregs_reg[24][21]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 460: VIOLATED (-201 ps) Setup Check with Pin reg_op2_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -201                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g187839/ZN              -       A->ZN  F     INV_X2         4 10.2     8    14     103    (-,-) 
  g170101/ZN              -       A2->ZN R     NAND2_X2       1  6.6    13    20     123    (-,-) 
  g188222/ZN              -       A->ZN  F     INV_X4        10 37.3    12    20     143    (-,-) 
  g168799/ZN              -       A2->ZN R     NAND2_X2      18 32.6    43    54     196    (-,-) 
  g167001/ZN              -       A1->ZN F     OAI22_X1       1  1.7    15    25     221    (-,-) 
  g166029/ZN              -       A1->ZN R     NOR2_X1        1  1.9    17    27     248    (-,-) 
  g194711/ZN              -       A3->ZN F     NAND4_X1       1  1.8    16    32     280    (-,-) 
  g194710/ZN              -       A->ZN  R     INV_X1         1  3.4    11    21     300    (-,-) 
  g183532/ZN              -       A1->ZN F     NAND2_X2       2  3.5     8    14     314    (-,-) 
  g183531/ZN              -       A1->ZN R     AOI22_X1       1  1.9    25    31     345    (-,-) 
  g180766/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     360    (-,-) 
  reg_op2_reg[0]/D        -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 461: VIOLATED (-201 ps) Setup Check with Pin reg_op2_reg[13]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -201                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g168055/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g166136/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165775/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    33     272    (-,-) 
  g165221/ZN               -       A2->ZN F     NAND2_X1       1  1.9     9    16     288    (-,-) 
  g165181/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    29     317    (-,-) 
  g176576/ZN               -       A1->ZN F     NOR2_X1        1  3.0     7    13     330    (-,-) 
  g181007/ZN               -       A1->ZN R     NOR2_X2        1  1.9    12    19     349    (-,-) 
  g181006/ZN               -       A1->ZN F     NAND2_X1       1  1.4     7    13     361    (-,-) 
  reg_op2_reg[13]/D        -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 462: VIOLATED (-201 ps) Setup Check with Pin cpuregs_reg[7][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -201                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g162954/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     342    (-,-) 
  g190469/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     360    (-,-) 
  cpuregs_reg[7][20]/D   -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 463: VIOLATED (-200 ps) Setup Check with Pin cpuregs_reg[10][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN            -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN         -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182459/ZN         -       A->ZN  F     INV_X4        16 26.8     9    16     327    (-,-) 
  g163970/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     342    (-,-) 
  g163750/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     360    (-,-) 
  cpuregs_reg[10][15]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 464: VIOLATED (-200 ps) Setup Check with Pin cpuregs_reg[10][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN            -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN         -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182459/ZN         -       A->ZN  F     INV_X4        16 26.8     9    16     327    (-,-) 
  g163969/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     342    (-,-) 
  g163749/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     360    (-,-) 
  cpuregs_reg[10][14]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 465: VIOLATED (-200 ps) Setup Check with Pin cpuregs_reg[10][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN            -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN         -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182459/ZN         -       A->ZN  F     INV_X4        16 26.8     9    16     327    (-,-) 
  g163968/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     342    (-,-) 
  g163748/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     360    (-,-) 
  cpuregs_reg[10][13]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 466: VIOLATED (-200 ps) Setup Check with Pin cpuregs_reg[10][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN           -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN        -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182459/ZN        -       A->ZN  F     INV_X4        16 26.8     9    16     327    (-,-) 
  g163964/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     342    (-,-) 
  g163744/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     360    (-,-) 
  cpuregs_reg[10][9]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 467: VIOLATED (-200 ps) Setup Check with Pin cpuregs_reg[10][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN           -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN        -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182459/ZN        -       A->ZN  F     INV_X4        16 26.8     9    16     327    (-,-) 
  g163958/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     342    (-,-) 
  g163738/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     360    (-,-) 
  cpuregs_reg[10][3]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 468: VIOLATED (-200 ps) Setup Check with Pin cpuregs_reg[10][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN           -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN        -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182459/ZN        -       A->ZN  F     INV_X4        16 26.8     9    16     327    (-,-) 
  g163957/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     342    (-,-) 
  g163831/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     360    (-,-) 
  cpuregs_reg[10][2]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 469: VIOLATED (-200 ps) Setup Check with Pin reg_op2_reg[26]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -200                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g187839/ZN              -       A->ZN  F     INV_X2         4 10.2     8    14     103    (-,-) 
  g182202/ZN              -       A2->ZN R     NAND2_X2       1  6.6    13    20     123    (-,-) 
  g169691/ZN              -       A->ZN  F     INV_X4         9 35.2    11    19     142    (-,-) 
  g169147/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    33     176    (-,-) 
  g168939/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     195    (-,-) 
  g168124/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    16     211    (-,-) 
  g165954/ZN              -       A2->ZN F     NAND4_X1       1  1.9    16    28     240    (-,-) 
  g165770/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     272    (-,-) 
  g165248/ZN              -       A1->ZN F     NAND2_X1       1  1.9     9    16     287    (-,-) 
  g165163/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    29     317    (-,-) 
  g176564/ZN              -       A1->ZN F     NOR2_X1        1  3.0     7    13     330    (-,-) 
  g180536/ZN              -       A1->ZN R     NOR2_X2        1  1.9    12    19     348    (-,-) 
  g180535/ZN              -       A1->ZN F     NAND2_X1       1  1.4     7    13     361    (-,-) 
  reg_op2_reg[26]/D       -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 470: VIOLATED (-200 ps) Setup Check with Pin cpuregs_reg[10][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN            -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN         -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182459/ZN         -       A->ZN  F     INV_X4        16 26.8     9    16     327    (-,-) 
  g163971/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     342    (-,-) 
  g163751/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     360    (-,-) 
  cpuregs_reg[10][16]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 471: VIOLATED (-200 ps) Setup Check with Pin cpuregs_reg[5][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g176028/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     342    (-,-) 
  g176027/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     360    (-,-) 
  cpuregs_reg[5][20]/D   -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 472: VIOLATED (-200 ps) Setup Check with Pin cpuregs_reg[10][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN           -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN        -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182459/ZN        -       A->ZN  F     INV_X4        16 26.8     9    16     327    (-,-) 
  g163960/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     342    (-,-) 
  g183014/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     360    (-,-) 
  cpuregs_reg[10][5]/D -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 473: VIOLATED (-200 ps) Setup Check with Pin cpuregs_reg[3][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g175931/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     342    (-,-) 
  g175930/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     360    (-,-) 
  cpuregs_reg[3][20]/D   -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 474: VIOLATED (-200 ps) Setup Check with Pin reg_op2_reg[21]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g168165/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g166243/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165782/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g165218/ZN               -       A1->ZN F     NAND2_X1       1  1.9     9    16     287    (-,-) 
  g165188/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    29     316    (-,-) 
  g176571/ZN               -       A1->ZN F     NOR2_X1        1  3.0     8    13     329    (-,-) 
  g181000/ZN               -       A1->ZN R     NOR2_X2        1  1.9    12    19     348    (-,-) 
  g180999/ZN               -       A1->ZN F     NAND2_X1       1  1.4     7    13     360    (-,-) 
  reg_op2_reg[21]/D        -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 475: VIOLATED (-200 ps) Setup Check with Pin reg_op2_reg[27]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g167152/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g166212/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165683/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g165216/ZN               -       A1->ZN F     NAND2_X1       1  1.9     9    16     287    (-,-) 
  g165170/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    29     316    (-,-) 
  g176569/ZN               -       A1->ZN F     NOR2_X1        1  3.0     7    13     329    (-,-) 
  g181042/ZN               -       A1->ZN R     NOR2_X2        1  1.9    12    19     348    (-,-) 
  g181041/ZN               -       A1->ZN F     NAND2_X1       1  1.4     7    13     360    (-,-) 
  reg_op2_reg[27]/D        -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 476: VIOLATED (-200 ps) Setup Check with Pin reg_op2_reg[16]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g168097/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g166165/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165748/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g165219/ZN               -       A1->ZN F     NAND2_X1       1  1.9     9    16     287    (-,-) 
  g165160/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    29     316    (-,-) 
  g176574/ZN               -       A1->ZN F     NOR2_X1        1  3.0     7    13     329    (-,-) 
  g180671/ZN               -       A1->ZN R     NOR2_X2        1  1.9    12    19     348    (-,-) 
  g180670/ZN               -       A1->ZN F     NAND2_X1       1  1.4     7    13     360    (-,-) 
  reg_op2_reg[16]/D        -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 477: VIOLATED (-200 ps) Setup Check with Pin reg_op2_reg[7]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -200                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g168016/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g165802/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165732/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g165224/ZN               -       A1->ZN F     NAND2_X1       1  1.9     9    16     287    (-,-) 
  g165175/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    29     316    (-,-) 
  g176568/ZN               -       A1->ZN F     NOR2_X1        1  3.0     7    13     329    (-,-) 
  g180629/ZN               -       A1->ZN R     NOR2_X2        1  1.9    12    19     348    (-,-) 
  g180628/ZN               -       A1->ZN F     NAND2_X1       1  1.4     7    13     360    (-,-) 
  reg_op2_reg[7]/D         -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 478: VIOLATED (-199 ps) Setup Check with Pin reg_op2_reg[5]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -199                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g187839/ZN              -       A->ZN  F     INV_X2         4 10.2     8    14     103    (-,-) 
  g170101/ZN              -       A2->ZN R     NAND2_X2       1  6.6    13    20     123    (-,-) 
  g188222/ZN              -       A->ZN  F     INV_X4        10 37.3    12    20     143    (-,-) 
  g169149/ZN              -       A1->ZN R     NAND2_X2       1 12.1    19    27     170    (-,-) 
  fopt195836/ZN           -       A->ZN  F     INV_X8        31 56.0    11    20     190    (-,-) 
  g167643/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    16     206    (-,-) 
  g166026/ZN              -       A4->ZN F     NAND4_X1       1  1.9    16    31     237    (-,-) 
  g165721/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     269    (-,-) 
  g165173/ZN              -       A4->ZN F     NAND4_X1       1  1.8    16    32     302    (-,-) 
  g163021/ZN              -       A1->ZN R     AOI22_X1       1  2.0    26    35     337    (-,-) 
  g193109/ZN              -       A->ZN  F     OAI21_X1       1  1.4    10    22     358    (-,-) 
  reg_op2_reg[5]/D        -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 479: VIOLATED (-199 ps) Setup Check with Pin reg_op2_reg[19]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -199                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g187839/ZN              -       A->ZN  F     INV_X2         4 10.2     8    14     103    (-,-) 
  g170101/ZN              -       A2->ZN R     NAND2_X2       1  6.6    13    20     123    (-,-) 
  g188222/ZN              -       A->ZN  F     INV_X4        10 37.3    12    20     143    (-,-) 
  g169149/ZN              -       A1->ZN R     NAND2_X2       1 12.1    19    27     170    (-,-) 
  fopt195836/ZN           -       A->ZN  F     INV_X8        31 56.0    11    20     190    (-,-) 
  g167669/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    16     206    (-,-) 
  g166251/ZN              -       A4->ZN F     NAND4_X1       1  1.9    16    31     237    (-,-) 
  g165757/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     269    (-,-) 
  g165185/ZN              -       A4->ZN F     NAND4_X1       1  1.8    16    32     302    (-,-) 
  g163032/ZN              -       A1->ZN R     AOI22_X1       1  2.0    26    35     337    (-,-) 
  g199322/ZN              -       A->ZN  F     OAI21_X1       1  1.4    10    22     358    (-,-) 
  reg_op2_reg[19]/D       -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 480: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -199                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g196021/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    19     348    (-,-) 
  g180565/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     360    (-,-) 
  cpuregs_reg[6][30]/D   -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 481: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[4][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -199                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g180608/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    19     348    (-,-) 
  g180607/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     360    (-,-) 
  cpuregs_reg[4][30]/D   -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 482: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -199                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7006/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190416/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     307    (-,-) 
  g166782/ZN             -       A1->ZN F     NAND2_X4       7 21.1    16    22     329    (-,-) 
  g180824/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    19     348    (-,-) 
  g180823/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     360    (-,-) 
  cpuregs_reg[2][30]/D   -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 483: VIOLATED (-199 ps) Setup Check with Pin reg_op2_reg[12]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -199                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  7.7    19    77      77    (-,-) 
  g177737/ZN              -       A->ZN  R     INV_X4         8 18.2    14    25     102    (-,-) 
  g177745/ZN              -       A->ZN  F     INV_X2         3  8.3     8    13     116    (-,-) 
  g194548/ZN              -       A1->ZN F     AND3_X4        4 23.6    10    36     151    (-,-) 
  g10/ZN                  -       A1->ZN R     NAND2_X4       4 17.5    15    22     173    (-,-) 
  g9/ZN                   -       A->ZN  F     INV_X8        29 48.5     9    17     190    (-,-) 
  g167143/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    15     205    (-,-) 
  g166131/ZN              -       A4->ZN F     NAND4_X1       1  1.9    16    31     236    (-,-) 
  g165739/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     269    (-,-) 
  g165180/ZN              -       A4->ZN F     NAND4_X1       1  1.8    16    32     301    (-,-) 
  g191451/ZN              -       A1->ZN R     AOI22_X1       1  2.0    26    35     337    (-,-) 
  g199325/ZN              -       A->ZN  F     OAI21_X1       1  1.4    10    22     358    (-,-) 
  reg_op2_reg[12]/D       -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 484: VIOLATED (-199 ps) Setup Check with Pin reg_op2_reg[6]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -199                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  7.7    19    77      77    (-,-) 
  g177737/ZN              -       A->ZN  R     INV_X4         8 18.2    14    25     102    (-,-) 
  g177745/ZN              -       A->ZN  F     INV_X2         3  8.3     8    13     116    (-,-) 
  g194548/ZN              -       A1->ZN F     AND3_X4        4 23.6    10    36     151    (-,-) 
  g10/ZN                  -       A1->ZN R     NAND2_X4       4 17.5    15    22     173    (-,-) 
  g9/ZN                   -       A->ZN  F     INV_X8        29 48.5     9    17     190    (-,-) 
  g168013/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    15     205    (-,-) 
  g165808/ZN              -       A4->ZN F     NAND4_X1       1  1.9    16    31     236    (-,-) 
  g165724/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     269    (-,-) 
  g165174/ZN              -       A4->ZN F     NAND4_X1       1  1.8    16    32     301    (-,-) 
  g163022/ZN              -       A1->ZN R     AOI22_X1       1  2.0    26    35     337    (-,-) 
  g195805/ZN              -       A->ZN  F     OAI21_X1       1  1.4    10    22     358    (-,-) 
  reg_op2_reg[6]/D        -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 485: VIOLATED (-199 ps) Setup Check with Pin reg_op2_reg[17]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -199                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  7.7    19    77      77    (-,-) 
  g177737/ZN              -       A->ZN  R     INV_X4         8 18.2    14    25     102    (-,-) 
  g177745/ZN              -       A->ZN  F     INV_X2         3  8.3     8    13     116    (-,-) 
  g194548/ZN              -       A1->ZN F     AND3_X4        4 23.6    10    36     151    (-,-) 
  g10/ZN                  -       A1->ZN R     NAND2_X4       4 17.5    15    22     173    (-,-) 
  g9/ZN                   -       A->ZN  F     INV_X8        29 48.5     9    17     190    (-,-) 
  g167985/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    15     205    (-,-) 
  g71/ZN                  -       A4->ZN F     NAND4_X1       1  1.9    16    31     236    (-,-) 
  g194637/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     269    (-,-) 
  g165184/ZN              -       A4->ZN F     NAND4_X1       1  1.8    16    32     301    (-,-) 
  g163031/ZN              -       A1->ZN R     AOI22_X1       1  2.0    26    35     337    (-,-) 
  g195820/ZN              -       A->ZN  F     OAI21_X1       1  1.4    10    22     358    (-,-) 
  reg_op2_reg[17]/D       -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 486: VIOLATED (-199 ps) Setup Check with Pin reg_op2_reg[30]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -199                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g168236/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g166252/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165778/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g165169/ZN               -       A2->ZN F     NAND4_X1       1  1.8    16    30     301    (-,-) 
  g163040/ZN               -       A1->ZN R     AOI22_X1       1  2.0    26    35     336    (-,-) 
  g195819/ZN               -       A->ZN  F     OAI21_X1       1  1.4    10    22     358    (-,-) 
  reg_op2_reg[30]/D        -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 487: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[7][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -199                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g195370/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     347    (-,-) 
  g195369/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     359    (-,-) 
  cpuregs_reg[7][28]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 488: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[6][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -199                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g196018/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     347    (-,-) 
  g180738/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     359    (-,-) 
  cpuregs_reg[6][28]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 489: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[4][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -199                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g180707/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     347    (-,-) 
  g180706/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     359    (-,-) 
  cpuregs_reg[4][28]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 490: VIOLATED (-199 ps) Setup Check with Pin cpuregs_reg[2][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -199                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    16    40     287    (-,-) 
  g190424/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    22     308    (-,-) 
  g169107/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g180664/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     347    (-,-) 
  g180663/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     359    (-,-) 
  cpuregs_reg[2][28]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 491: VIOLATED (-199 ps) Setup Check with Pin reg_op2_reg[14]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -199                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g187839/ZN              -       A->ZN  F     INV_X2         4 10.2     8    14     103    (-,-) 
  g182202/ZN              -       A2->ZN R     NAND2_X2       1  6.6    13    20     123    (-,-) 
  g169691/ZN              -       A->ZN  F     INV_X4         9 35.2    11    19     142    (-,-) 
  g168786/ZN              -       A1->ZN R     NAND2_X2       4 12.2    19    26     169    (-,-) 
  g168545/ZN              -       A->ZN  F     INV_X4        29 49.9    15    26     195    (-,-) 
  g167396/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     213    (-,-) 
  g166143/ZN              -       A3->ZN F     NAND4_X1       1  1.7    16    30     243    (-,-) 
  g165743/ZN              -       A1->ZN R     NOR2_X1        1  1.9    17    27     270    (-,-) 
  g165220/ZN              -       A1->ZN F     NAND2_X1       1  1.9     9    16     286    (-,-) 
  g165182/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    29     315    (-,-) 
  g176572/ZN              -       A1->ZN F     NOR2_X1        1  3.0     7    13     328    (-,-) 
  g180461/ZN              -       A1->ZN R     NOR2_X2        1  1.9    12    19     346    (-,-) 
  g180460/ZN              -       A1->ZN F     NAND2_X1       1  1.4     7    13     359    (-,-) 
  reg_op2_reg[14]/D       -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 492: VIOLATED (-199 ps) Setup Check with Pin reg_op2_reg[11]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -199                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g187839/ZN              -       A->ZN  F     INV_X2         4 10.2     8    14     103    (-,-) 
  g182202/ZN              -       A2->ZN R     NAND2_X2       1  6.6    13    20     123    (-,-) 
  g169691/ZN              -       A->ZN  F     INV_X4         9 35.2    11    19     142    (-,-) 
  g168786/ZN              -       A1->ZN R     NAND2_X2       4 12.2    19    26     169    (-,-) 
  g168545/ZN              -       A->ZN  F     INV_X4        29 49.9    15    26     195    (-,-) 
  g167377/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     213    (-,-) 
  g166124/ZN              -       A3->ZN F     NAND4_X1       1  1.7    16    30     243    (-,-) 
  g165736/ZN              -       A1->ZN R     NOR2_X1        1  1.9    17    27     270    (-,-) 
  g165222/ZN              -       A1->ZN F     NAND2_X1       1  1.9     9    16     286    (-,-) 
  g165179/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    29     315    (-,-) 
  g176563/ZN              -       A1->ZN F     NOR2_X1        1  3.0     7    13     328    (-,-) 
  g180880/ZN              -       A1->ZN R     NOR2_X2        1  1.9    12    19     346    (-,-) 
  g180879/ZN              -       A1->ZN F     NAND2_X1       1  1.4     7    13     359    (-,-) 
  reg_op2_reg[11]/D       -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 493: VIOLATED (-198 ps) Setup Check with Pin reg_op2_reg[4]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -198                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  7.7    19    77      77    (-,-) 
  g177737/ZN              -       A->ZN  R     INV_X4         8 18.2    14    25     102    (-,-) 
  g177745/ZN              -       A->ZN  F     INV_X2         3  8.3     8    13     116    (-,-) 
  g194549/ZN              -       A1->ZN F     AND3_X4        4 20.9    10    34     150    (-,-) 
  g168797/ZN              -       A1->ZN F     AND2_X4       30 54.4    17    45     195    (-,-) 
  g168582/ZN              -       A->ZN  R     INV_X4         3  5.8     8    16     211    (-,-) 
  g167027/ZN              -       A1->ZN F     OAI22_X1       1  1.7    11    16     226    (-,-) 
  g165824/ZN              -       A1->ZN R     NOR2_X1        1  1.9    16    25     252    (-,-) 
  g165716/ZN              -       A1->ZN F     NAND2_X1       1  1.7     8    15     266    (-,-) 
  g165349/ZN              -       A1->ZN R     NOR2_X1        1  1.9    16    24     290    (-,-) 
  g165194/ZN              -       A1->ZN F     NAND2_X1       2  3.5    11    19     310    (-,-) 
  g180809/ZN              -       A1->ZN R     AOI22_X1       1  1.9    25    33     342    (-,-) 
  g188713/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     358    (-,-) 
  reg_op2_reg[4]/D        -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 494: VIOLATED (-198 ps) Setup Check with Pin cpuregs_reg[6][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -198                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g196019/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     347    (-,-) 
  g180717/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[6][27]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 495: VIOLATED (-198 ps) Setup Check with Pin cpuregs_reg[4][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -198                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g181021/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     347    (-,-) 
  g181020/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[4][27]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 496: VIOLATED (-198 ps) Setup Check with Pin cpuregs_reg[2][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -198                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g6994/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    14    40     287    (-,-) 
  g190425/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    21     308    (-,-) 
  g169113/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     330    (-,-) 
  g180859/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     347    (-,-) 
  g180858/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[2][27]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 497: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[5][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g176034/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     339    (-,-) 
  g176033/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[5][25]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 498: VIOLATED (-197 ps) Setup Check with Pin alu_out_q_reg[12]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -197                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/QN   -       CK->QN R     DFF_X1         4  8.4    24    80      80    (-,-) 
  g6/Z                -       A->Z   R     BUF_X2         6 13.1    18    38     118    (-,-) 
  g84464__178909/ZN   -       A2->ZN F     NAND2_X2       3  5.2     9    18     136    (-,-) 
  g84154__8780/ZN     -       A1->ZN R     NAND2_X1       1  3.4    13    19     155    (-,-) 
  g84099__5795/ZN     -       A1->ZN F     NAND2_X2       4  8.1    11    20     174    (-,-) 
  g83914__195125/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     194    (-,-) 
  g83848__4547/ZN     -       A1->ZN F     NAND2_X4       5 12.5    10    17     211    (-,-) 
  g83765__185463/ZN   -       A1->ZN R     NAND2_X4       1  6.3     9    14     225    (-,-) 
  g185462/ZN          -       A1->ZN F     NAND2_X4       6 17.0    11    18     243    (-,-) 
  g185461/ZN          -       A1->ZN R     NAND2_X2       1  6.3    13    19     263    (-,-) 
  g183913/ZN          -       A1->ZN F     NAND2_X4       4  6.7     8    14     276    (-,-) 
  fopt183912/ZN       -       A->ZN  R     INV_X1         3  5.6    15    22     298    (-,-) 
  g168368/ZN          -       B1->ZN F     OAI21_X1       1  1.8    10    16     314    (-,-) 
  g166586/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    15     329    (-,-) 
  g165673/ZN          -       A->ZN  F     OAI211_X1      1  1.4    14    26     355    (-,-) 
  alu_out_q_reg[12]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#---------------------------------------------------------------------------------------------



Path 499: VIOLATED (-197 ps) Setup Check with Pin reg_op2_reg[28]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      38                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -197                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN F     DFF_X1         3  6.0    17    74      74    (-,-) 
  g185653/ZN               -       A->ZN  R     INV_X2         5 14.7    19    31     104    (-,-) 
  g187981/ZN               -       A2->ZN R     AND3_X4        8 25.8    20    57     162    (-,-) 
  g168781/ZN               -       A1->ZN R     AND2_X2       22 39.0    48    78     239    (-,-) 
  g168136/ZN               -       A1->ZN F     NAND2_X1       1  1.8    15    19     258    (-,-) 
  g166216/ZN               -       A2->ZN R     NAND4_X1       1  2.0    15    24     282    (-,-) 
  g165772/ZN               -       A2->ZN F     NOR2_X1        1  1.8     7    12     293    (-,-) 
  g165357/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    14     308    (-,-) 
  g165159/ZN               -       A1->ZN F     NOR2_X1        1  1.7     6     9     316    (-,-) 
  g192513/ZN               -       B1->ZN R     OAI221_X1      1  1.4    34    42     359    (-,-) 
  reg_op2_reg[28]/D        -       -      R     DFF_X1         1    -     -     0     359    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 500: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[7][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g162959/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     339    (-,-) 
  g190482/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[7][25]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 501: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[6][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g196024/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     346    (-,-) 
  g181027/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[6][26]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 502: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[6][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g196016/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     346    (-,-) 
  g185065/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[6][22]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 503: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[6][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g196017/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     346    (-,-) 
  g180985/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[6][18]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 504: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[4][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g180852/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     346    (-,-) 
  g180851/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[4][26]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 505: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[4][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g180693/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     346    (-,-) 
  g180692/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[4][22]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 506: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[4][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g180908/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     346    (-,-) 
  g180907/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[4][18]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 507: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[2][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190426/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169119/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g180580/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     346    (-,-) 
  g180579/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[2][26]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 508: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[2][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7007/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g187235/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g185064/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g180657/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     346    (-,-) 
  g180656/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[2][22]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 509: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[2][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     246    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     287    (-,-) 
  g190421/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     307    (-,-) 
  g169115/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     328    (-,-) 
  g180845/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     346    (-,-) 
  g180844/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[2][18]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 510: VIOLATED (-197 ps) Setup Check with Pin reg_out_reg[16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[15]/Q     -       CK->Q  F     DFF_X1         6  8.3    13    89      89    (-,-) 
  add_1801_23_g1362/ZN -       A2->ZN F     OR2_X1         3  4.6    12    58     147    (-,-) 
  add_1801_23_g1193/ZN -       A1->ZN F     AND2_X1        2  3.5     8    34     180    (-,-) 
  add_1801_23_g1097/ZN -       A1->ZN R     NAND2_X1       1  1.9    10    14     195    (-,-) 
  add_1801_23_g1076/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     211    (-,-) 
  add_1801_23_g1046/ZN -       A->ZN  R     AOI21_X2       1  6.5    29    47     258    (-,-) 
  add_1801_23_g1001/ZN -       A2->ZN F     NAND2_X4       9 20.0    14    26     284    (-,-) 
  add_1801_23_g974/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    40     324    (-,-) 
  g84400__5703/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    15     339    (-,-) 
  g83611__1309/ZN      -       A1->ZN F     NAND3_X1       1  1.4    11    17     356    (-,-) 
  reg_out_reg[16]/D    -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 511: VIOLATED (-197 ps) Setup Check with Pin reg_sh_reg[3]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -197                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  8.5    24    81      81    (-,-) 
  g177737/ZN              -       A->ZN  F     INV_X4         8 16.8    10    15      96    (-,-) 
  g194108/ZN              -       A1->ZN R     NOR2_X1        1  3.5    24    33     129    (-,-) 
  g183225/ZN              -       A1->ZN R     AND2_X4        6 25.8    19    47     175    (-,-) 
  g168774/ZN              -       A1->ZN F     NAND2_X4       9 19.4    13    23     198    (-,-) 
  g168506/ZN              -       A->ZN  R     INV_X4        24 42.6    27    37     235    (-,-) 
  g167145/ZN              -       A1->ZN F     NAND2_X1       1  1.8    11    17     252    (-,-) 
  g166816/ZN              -       A2->ZN R     NAND2_X1       1  3.6    14    22     274    (-,-) 
  g165827/ZN              -       A2->ZN F     NOR2_X2        1  1.8     9    10     284    (-,-) 
  g165715/ZN              -       A2->ZN R     NAND2_X1       1  2.0    10    18     302    (-,-) 
  g165226/ZN              -       A1->ZN F     NOR2_X1        1  1.8     6     9     310    (-,-) 
  g165191/ZN              -       A2->ZN R     NAND2_X1       2  3.9    14    20     331    (-,-) 
  g165120/ZN              -       A->ZN  F     INV_X1         1  1.8     5     9     339    (-,-) 
  g162986/ZN              -       B1->ZN R     OAI21_X1       1  1.4    17    24     363    (-,-) 
  reg_sh_reg[3]/D         -       -      R     DFF_X1         1    -     -     0     363    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 512: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[3][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g175927/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     339    (-,-) 
  g175926/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[3][25]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 513: VIOLATED (-197 ps) Setup Check with Pin cpuregs_reg[14][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN           -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177595/ZN        -       A->ZN  R     INV_X2         2 13.1    18    25     314    (-,-) 
  fopt177593/ZN        -       A->ZN  F     INV_X4        16 27.7    10    19     332    (-,-) 
  g163774/ZN           -       B2->ZN R     OAI21_X1       1  1.4    17    30     363    (-,-) 
  cpuregs_reg[14][7]/D -       -      R     DFF_X1         1    -     -     0     363    (-,-) 
#----------------------------------------------------------------------------------------------



Path 514: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[7][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -196                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g162958/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g190484/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     356    (-,-) 
  cpuregs_reg[7][24]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 515: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[5][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -196                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g176026/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g176025/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     356    (-,-) 
  cpuregs_reg[5][21]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 516: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[7][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -196                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g162955/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g190475/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     356    (-,-) 
  cpuregs_reg[7][21]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 517: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[6][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -196                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g196032/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g196031/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[6][21]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 518: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[5][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -196                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g176036/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g176035/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[5][24]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 519: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[5][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -196                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g176016/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g176015/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[5][23]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 520: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -196                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g175929/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g175928/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[3][21]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 521: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -196                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g175939/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g175938/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[3][24]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 522: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[3][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -196                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g175972/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g175971/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[3][23]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 523: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[7][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -196                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g162957/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g190474/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     356    (-,-) 
  cpuregs_reg[7][23]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 524: VIOLATED (-196 ps) Setup Check with Pin reg_sh_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -196                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN F     DFF_X1         3  6.0    17    74      74    (-,-) 
  g185653/ZN               -       A->ZN  R     INV_X2         5 14.7    19    31     104    (-,-) 
  g194113/ZN               -       A2->ZN R     AND3_X2        4 17.1    25    64     168    (-,-) 
  g169150/ZN               -       A1->ZN F     NAND2_X2       4 15.8    19    32     200    (-,-) 
  g167006/ZN               -       B1->ZN R     OAI22_X1       1  2.0    31    43     243    (-,-) 
  g166152/ZN               -       A2->ZN F     NOR2_X1        1  1.2     9    12     256    (-,-) 
  g179604/ZN               -       A1->ZN F     AND2_X1        1  1.8     6    29     284    (-,-) 
  g179603/ZN               -       A3->ZN R     NAND3_X1       1  2.0    12    19     304    (-,-) 
  g183534/ZN               -       A->ZN  F     INV_X1         1  3.4     6    11     315    (-,-) 
  g183532/ZN               -       A2->ZN R     NAND2_X2       2  3.9    10    16     331    (-,-) 
  g183535/ZN               -       A->ZN  F     INV_X1         1  1.8     4     8     339    (-,-) 
  g162980/ZN               -       B1->ZN R     OAI21_X1       1  1.4    17    23     362    (-,-) 
  reg_sh_reg[0]/D          -       -      R     DFF_X1         1    -     -     0     362    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 525: VIOLATED (-196 ps) Setup Check with Pin cpuregs_reg[20][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -196                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN         -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  fopt186236/ZN         -       A->ZN  F     INV_X4        14 24.9     9    15     333    (-,-) 
  fopt191096/ZN         -       A->ZN  R     INV_X2         1  2.0     6    11     344    (-,-) 
  g188813/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    12     355    (-,-) 
  cpuregs_reg[20][19]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 526: VIOLATED (-195 ps) Setup Check with Pin reg_op2_reg[31]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -195                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g187839/ZN              -       A->ZN  F     INV_X2         4 10.2     8    14     103    (-,-) 
  g182202/ZN              -       A2->ZN R     NAND2_X2       1  6.6    13    20     123    (-,-) 
  g169691/ZN              -       A->ZN  F     INV_X4         9 35.2    11    19     142    (-,-) 
  g169147/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    33     176    (-,-) 
  g168939/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     195    (-,-) 
  g167906/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    16     211    (-,-) 
  g166236/ZN              -       A2->ZN F     NAND4_X1       1  1.9    16    28     240    (-,-) 
  g165781/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     272    (-,-) 
  g165166/ZN              -       A4->ZN F     NAND4_X1       1  1.8    16    32     304    (-,-) 
  g198817/ZN              -       A1->ZN R     AOI22_X1       1  1.9    25    35     339    (-,-) 
  g198816/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     354    (-,-) 
  reg_op2_reg[31]/D       -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 527: VIOLATED (-195 ps) Setup Check with Pin cpuregs_reg[14][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -195                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN           -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN        -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN        -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163904/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163776/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     354    (-,-) 
  cpuregs_reg[14][9]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 528: VIOLATED (-195 ps) Setup Check with Pin cpuregs_reg[14][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -195                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN           -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN        -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN        -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163897/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163836/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     354    (-,-) 
  cpuregs_reg[14][2]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 529: VIOLATED (-195 ps) Setup Check with Pin cpuregs_reg[14][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -195                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN           -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN        -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN        -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163895/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163835/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     354    (-,-) 
  cpuregs_reg[14][0]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 530: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN            -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN         -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN         -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163912/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163784/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][17]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 531: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN            -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN         -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN         -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163911/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163783/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][16]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 532: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN            -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN         -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN         -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163914/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163786/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][19]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 533: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN            -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN         -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN         -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163909/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163781/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][14]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 534: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN            -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN         -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN         -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163908/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163780/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][13]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 535: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN            -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN         -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN         -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163907/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163779/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][12]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 536: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN            -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN         -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN         -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163906/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163778/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][11]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 537: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN            -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN         -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN         -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163905/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163777/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][10]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 538: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN           -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN        -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN        -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163903/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163775/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][8]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 539: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN           -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN        -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN        -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163899/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g199300/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][4]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 540: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN           -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN        -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN        -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163896/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163769/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][1]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 541: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN            -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN         -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN         -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163910/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163782/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][15]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 542: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN           -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN        -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN        -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163901/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163773/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][6]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 543: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN           -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN        -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN        -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163900/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g183015/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][5]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 544: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[14][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197234/ZN           -       A1->ZN F     NAND2_X4       2  9.1     9    13     289    (-,-) 
  fopt177600/ZN        -       A->ZN  R     INV_X4         1 12.1    10    16     305    (-,-) 
  fopt177598/ZN        -       A->ZN  F     INV_X8        32 53.5     9    16     321    (-,-) 
  g163898/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     336    (-,-) 
  g163770/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[14][3]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 545: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[10][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN            -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN         -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182458/ZN         -       A->ZN  F     INV_X4         8 13.5     6    11     322    (-,-) 
  g163972/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    14     336    (-,-) 
  g163752/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     354    (-,-) 
  cpuregs_reg[10][17]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 546: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[10][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN            -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN         -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182458/ZN         -       A->ZN  F     INV_X4         8 13.5     6    11     322    (-,-) 
  g163965/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    14     336    (-,-) 
  g163745/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     354    (-,-) 
  cpuregs_reg[10][10]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 547: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[10][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN           -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN        -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182458/ZN        -       A->ZN  F     INV_X4         8 13.5     6    11     322    (-,-) 
  g163963/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     336    (-,-) 
  g163743/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     354    (-,-) 
  cpuregs_reg[10][8]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 548: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[10][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN           -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN        -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182458/ZN        -       A->ZN  F     INV_X4         8 13.5     6    11     322    (-,-) 
  g163962/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     336    (-,-) 
  g163742/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     354    (-,-) 
  cpuregs_reg[10][7]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 549: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[10][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN           -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN        -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182458/ZN        -       A->ZN  F     INV_X4         8 13.5     6    11     322    (-,-) 
  g163955/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     336    (-,-) 
  g163830/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     354    (-,-) 
  cpuregs_reg[10][0]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 550: VIOLATED (-194 ps) Setup Check with Pin reg_out_reg[15]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         6  9.1    13    90      90    (-,-) 
  add_1801_23_g1363/ZN   -       A2->ZN F     OR2_X1         4  6.8    14    62     152    (-,-) 
  add_1801_23_g1159/ZN   -       A2->ZN F     AND2_X2        2  6.3     7    35     188    (-,-) 
  add_1801_23_g1087/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    17     205    (-,-) 
  add_1801_23_g1080/ZN   -       A1->ZN F     NAND2_X4       2  8.9    11    15     220    (-,-) 
  add_1801_23_g1068/ZN   -       A->ZN  R     INV_X4         4  7.6     8    15     235    (-,-) 
  add_1801_23_g1045/ZN   -       B1->ZN F     OAI21_X1       1  1.8    10    13     248    (-,-) 
  add_1801_23_g1040/ZN   -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  add_1801_23_g1000/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     275    (-,-) 
  add_1801_23_g975/ZN    -       A->ZN  F     XNOR2_X1       1  1.7    10    37     312    (-,-) 
  g83739__2703/ZN        -       B1->ZN R     AOI21_X1       1  1.9    22    27     339    (-,-) 
  g83654__3772/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     354    (-,-) 
  reg_out_reg[15]/D      -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 551: VIOLATED (-194 ps) Setup Check with Pin reg_out_reg[14]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         6  9.1    13    90      90    (-,-) 
  add_1801_23_g1363/ZN   -       A2->ZN F     OR2_X1         4  6.8    14    62     152    (-,-) 
  add_1801_23_g1159/ZN   -       A2->ZN F     AND2_X2        2  6.3     7    35     188    (-,-) 
  add_1801_23_g1087/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    17     205    (-,-) 
  add_1801_23_g1080/ZN   -       A1->ZN F     NAND2_X4       2  8.9    11    15     220    (-,-) 
  add_1801_23_g1068/ZN   -       A->ZN  R     INV_X4         4  7.6     8    15     235    (-,-) 
  add_1801_23_g1035/ZN   -       B1->ZN F     OAI21_X1       1  1.8    10    13     248    (-,-) 
  add_1801_23_g1029/ZN   -       A->ZN  R     INV_X1         1  1.9     8    13     261    (-,-) 
  add_1801_23_g996/ZN    -       A1->ZN F     NAND2_X1       1  2.4     8    14     275    (-,-) 
  add_1801_23_g970/ZN    -       A->ZN  F     XNOR2_X1       1  1.7    10    37     312    (-,-) 
  g83676__1840/ZN        -       B1->ZN R     AOI21_X1       1  1.9    23    27     339    (-,-) 
  g83648__1840/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     354    (-,-) 
  reg_out_reg[14]/D      -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 552: VIOLATED (-194 ps) Setup Check with Pin reg_out_reg[13]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[10]/Q  -       CK->Q  F     DFF_X1         6  9.1    13    90      90    (-,-) 
  add_1801_23_g1363/ZN   -       A2->ZN F     OR2_X1         4  6.8    14    62     152    (-,-) 
  add_1801_23_g1159/ZN   -       A2->ZN F     AND2_X2        2  6.3     7    35     188    (-,-) 
  add_1801_23_g1087/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    17     205    (-,-) 
  add_1801_23_g1080/ZN   -       A1->ZN F     NAND2_X4       2  8.9    11    15     220    (-,-) 
  add_1801_23_g1068/ZN   -       A->ZN  R     INV_X4         4  7.6     8    15     235    (-,-) 
  add_1801_23_g1033/ZN   -       B1->ZN F     OAI21_X1       1  1.8    10    13     248    (-,-) 
  add_1801_23_g1028/ZN   -       A->ZN  R     INV_X1         1  1.9     8    13     261    (-,-) 
  add_1801_23_g999/ZN    -       A1->ZN F     NAND2_X1       1  2.4     8    14     275    (-,-) 
  add_1801_23_g977/ZN    -       A->ZN  F     XNOR2_X1       1  1.7    10    37     312    (-,-) 
  g83675__7344/ZN        -       B1->ZN R     AOI21_X1       1  1.9    23    27     339    (-,-) 
  g83647__7344/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     354    (-,-) 
  reg_out_reg[13]/D      -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 553: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[19][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g181465/ZN            -       A2->ZN F     NAND2_X1       1  1.8    10    16     341    (-,-) 
  g163216/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     360    (-,-) 
  cpuregs_reg[19][19]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 554: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[19][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN           -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN           -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g195641/ZN           -       A2->ZN F     NAND2_X1       1  1.8    10    16     341    (-,-) 
  g163840/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     360    (-,-) 
  cpuregs_reg[19][0]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 555: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[10][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN            -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN         -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182458/ZN         -       A->ZN  F     INV_X4         8 13.5     6    11     322    (-,-) 
  g163967/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    14     336    (-,-) 
  g163747/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[10][12]/D -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 556: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[9][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN           -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164353/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163602/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     352    (-,-) 
  cpuregs_reg[9][14]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 557: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[9][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN           -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164352/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163600/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     352    (-,-) 
  cpuregs_reg[9][13]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 558: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[9][12]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN           -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164351/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163598/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     352    (-,-) 
  cpuregs_reg[9][12]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 559: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[9][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN          -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN          -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g163892/ZN          -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163589/ZN          -       A->ZN  F     OAI21_X1       1   1.4    14    18     352    (-,-) 
  cpuregs_reg[9][8]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 560: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[9][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN          -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN          -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164261/ZN          -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163581/ZN          -       A->ZN  F     OAI21_X1       1   1.4    14    18     352    (-,-) 
  cpuregs_reg[9][6]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 561: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[9][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN          -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN          -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164320/ZN          -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163572/ZN          -       A->ZN  F     OAI21_X1       1   1.4    14    18     352    (-,-) 
  cpuregs_reg[9][3]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 562: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[9][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN          -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN          -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164319/ZN          -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163817/ZN          -       A->ZN  F     OAI21_X1       1   1.4    14    18     352    (-,-) 
  cpuregs_reg[9][2]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 563: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[9][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN          -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN          -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164317/ZN          -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163824/ZN          -       A->ZN  F     OAI21_X1       1   1.4    14    18     352    (-,-) 
  cpuregs_reg[9][0]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 564: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[19][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g164496/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163214/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     360    (-,-) 
  cpuregs_reg[19][17]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 565: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[19][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -194                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g164495/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163213/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     360    (-,-) 
  cpuregs_reg[19][16]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 566: VIOLATED (-194 ps) Setup Check with Pin cpuregs_reg[19][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -194                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN           -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN           -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g198999/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163206/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     360    (-,-) 
  cpuregs_reg[19][9]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 567: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g195041/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g195040/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][15]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 568: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g181559/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163211/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][14]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 569: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g181853/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163210/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][13]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 570: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g194977/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163209/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][12]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 571: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g181528/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163208/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][11]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 572: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN            -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN            -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g185847/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163207/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][10]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 573: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN           -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN           -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g176103/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163205/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][8]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 574: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN           -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN           -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g198023/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163204/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][7]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 575: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN           -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN           -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g164485/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163203/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][6]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 576: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN           -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN           -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g164482/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163200/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][3]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 577: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN           -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN           -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g164720/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163804/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][2]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 578: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN           -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN           -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g164481/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g163199/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][1]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 579: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[10][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN           -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN        -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt188122/ZN        -       A->ZN  F     INV_X4         7 11.8     6    11     321    (-,-) 
  g188121/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     335    (-,-) 
  g163740/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     353    (-,-) 
  cpuregs_reg[10][6]/D -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 580: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[10][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN           -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN        -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt188122/ZN        -       A->ZN  F     INV_X4         7 11.8     6    11     321    (-,-) 
  g188129/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     335    (-,-) 
  g163737/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     353    (-,-) 
  cpuregs_reg[10][1]/D -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 581: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN           -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN           -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g164483/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     341    (-,-) 
  g163201/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  cpuregs_reg[19][4]/D -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#----------------------------------------------------------------------------------------------



Path 582: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN           -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164358/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163605/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][19]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 583: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN           -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164356/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163606/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][17]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 584: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][16]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN           -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164355/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163603/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][16]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 585: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN           -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164354/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163601/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][15]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 586: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN           -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164350/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163599/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][11]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 587: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][10]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN           -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164347/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163594/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][10]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 588: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN          -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN          -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g163885/ZN          -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163593/ZN          -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][9]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 589: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN          -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN          -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164109/ZN          -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163586/ZN          -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][7]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 590: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN          -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN          -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164323/ZN          -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g183004/ZN          -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][5]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 591: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN          -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN          -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164321/ZN          -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g199305/ZN          -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][4]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 592: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[9][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g184843/ZN          -       A1->ZN R     AND3_X4        1  12.1    13    43     290    (-,-) 
  g177585/ZN          -       A->ZN  F     INV_X8        64 108.9    16    26     315    (-,-) 
  g164318/ZN          -       A1->ZN R     NAND2_X1       1   2.0    10    19     334    (-,-) 
  g163575/ZN          -       A->ZN  F     OAI21_X1       1   1.4    12    18     352    (-,-) 
  cpuregs_reg[9][1]/D -       -      F     DFF_X1         1     -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 593: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[6][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -193                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g196014/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     342    (-,-) 
  g180642/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     354    (-,-) 
  cpuregs_reg[6][20]/D   -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 594: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[4][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -193                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g180622/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     342    (-,-) 
  g180621/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     354    (-,-) 
  cpuregs_reg[4][20]/D   -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 595: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[2][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -193                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7017/ZN   -       A1->ZN F     NAND2_X2       1  2.4     6    12     244    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    39     283    (-,-) 
  g190427/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     303    (-,-) 
  g169109/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    22     325    (-,-) 
  g180636/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     342    (-,-) 
  g180635/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     354    (-,-) 
  cpuregs_reg[2][20]/D   -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 596: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[19][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -193                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g177659/ZN           -       A1->ZN F     NAND3_X4       3 17.3    18    26     294    (-,-) 
  g195039/ZN           -       A->ZN  R     INV_X8        28 55.5    19    31     325    (-,-) 
  g164484/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     341    (-,-) 
  g163202/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     359    (-,-) 
  cpuregs_reg[19][5]/D -       -      R     DFF_X1         1    -     -     0     359    (-,-) 
#----------------------------------------------------------------------------------------------



Path 597: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[10][19]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN            -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN         -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt188122/ZN         -       A->ZN  F     INV_X4         7 11.8     6    11     321    (-,-) 
  g188123/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    14     335    (-,-) 
  g163753/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     353    (-,-) 
  cpuregs_reg[10][19]/D -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 598: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[10][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN            -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN            -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN            -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN            -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN         -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt188122/ZN         -       A->ZN  F     INV_X4         7 11.8     6    11     321    (-,-) 
  g188125/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    14     335    (-,-) 
  g163746/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     353    (-,-) 
  cpuregs_reg[10][11]/D -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 599: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[18][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -193                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176793/ZN         -       A->ZN  R     INV_X4         3 11.9    10    18     312    (-,-) 
  fopt176785/ZN         -       A->ZN  F     INV_X2         8 13.6     9    15     327    (-,-) 
  fopt176784/ZN         -       A->ZN  R     INV_X1         1  2.0     8    13     340    (-,-) 
  g163186/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    12     353    (-,-) 
  cpuregs_reg[18][19]/D -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 600: VIOLATED (-193 ps) Setup Check with Pin cpuregs_reg[16][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -193                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g164444/ZN               -       A2->ZN F     NAND2_X1       1  1.8    12    15     338    (-,-) 
  g163118/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    21     359    (-,-) 
  cpuregs_reg[16][17]/D    -       -      R     DFF_X1         1    -     -     0     359    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 601: VIOLATED (-193 ps) Setup Check with Pin reg_out_reg[12]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -193                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[7]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[7]/Q   -       CK->Q  F     DFF_X1         5  7.8    12    88      88    (-,-) 
  add_1801_23_g197521/ZN -       A2->ZN F     OR2_X2         3  5.2    10    51     139    (-,-) 
  add_1801_23_g1208/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     153    (-,-) 
  add_1801_23_g1133/ZN   -       B1->ZN F     OAI21_X1       1  6.1    17    22     175    (-,-) 
  add_1801_23_g1072/ZN   -       A->ZN  R     AOI21_X4       1  6.3    21    42     218    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN F     NAND2_X4       6 13.8    12    20     238    (-,-) 
  add_1801_23_g1031/ZN   -       A->ZN  R     INV_X2         4  7.6    12    20     257    (-,-) 
  add_1801_23_g1014/ZN   -       B1->ZN F     OAI21_X1       1  2.4    11    16     273    (-,-) 
  add_1801_23_g976/ZN    -       A->ZN  F     XNOR2_X1       1  3.0    12    41     315    (-,-) 
  g83674__5795/ZN        -       B1->ZN R     AOI21_X2       1  1.9    18    24     338    (-,-) 
  g83646__5795/ZN        -       A1->ZN F     NAND2_X1       1  1.4     8    14     352    (-,-) 
  reg_out_reg[12]/D      -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 602: VIOLATED (-192 ps) Setup Check with Pin reg_out_reg[11]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -192                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[7]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[7]/Q   -       CK->Q  F     DFF_X1         5  7.8    12    88      88    (-,-) 
  add_1801_23_g197521/ZN -       A2->ZN F     OR2_X2         3  5.2    10    51     139    (-,-) 
  add_1801_23_g1208/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     153    (-,-) 
  add_1801_23_g1133/ZN   -       B1->ZN F     OAI21_X1       1  6.1    17    22     175    (-,-) 
  add_1801_23_g1072/ZN   -       A->ZN  R     AOI21_X4       1  6.3    21    42     218    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN F     NAND2_X4       6 13.8    12    20     238    (-,-) 
  add_1801_23_g1031/ZN   -       A->ZN  R     INV_X2         4  7.6    12    20     257    (-,-) 
  add_1801_23_g1015/ZN   -       B1->ZN F     OAI21_X1       1  2.4    11    16     273    (-,-) 
  add_1801_23_g973/ZN    -       A->ZN  F     XNOR2_X1       1  3.0    12    41     314    (-,-) 
  g83673__2703/ZN        -       B1->ZN R     AOI21_X2       1  1.9    18    24     338    (-,-) 
  g83645__2703/ZN        -       A1->ZN F     NAND2_X1       1  1.4     8    14     352    (-,-) 
  reg_out_reg[11]/D      -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 603: VIOLATED (-192 ps) Setup Check with Pin reg_next_pc_reg[4]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN                 -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt185530/ZN                        -       A->ZN  R     INV_X4         4 29.3    19    31     104    (-,-) 
  fopt185531/ZN                        -       A->ZN  F     INV_X8        20 46.1    10    18     122    (-,-) 
  g174331/ZN                           -       A->ZN  R     INV_X2         1  3.4     8    13     136    (-,-) 
  g175336/ZN                           -       A1->ZN F     NAND2_X2       1  6.0     9    15     150    (-,-) 
  g175335/ZN                           -       A1->ZN R     NAND2_X4       2  7.3    10    15     165    (-,-) 
  g175334/ZN                           -       A1->ZN F     NAND2_X4       2  5.0     6    12     177    (-,-) 
  g174955/ZN                           -       A1->ZN R     NAND2_X2       2  5.2    12    16     192    (-,-) 
  g179811/ZN                           -       A1->ZN F     NAND2_X2       1  3.2     7    13     206    (-,-) 
  g179810/ZN                           -       A->ZN  R     INV_X2         2  5.3     9    14     220    (-,-) 
  g179812/ZN                           -       A1->ZN F     NAND2_X2       1  3.4     8    12     232    (-,-) 
  g184592/ZN                           -       A2->ZN R     NAND3_X2       2  8.2    17    24     256    (-,-) 
  fopt187307/ZN                        -       A->ZN  F     INV_X1         1  3.2     7    12     268    (-,-) 
  fopt187306/ZN                        -       A->ZN  R     INV_X2         4  7.8    12    18     286    (-,-) 
  add_1564_33_Y_add_1555_32_g184593/ZN -       A->ZN  R     XNOR2_X1       1  2.0    20    39     325    (-,-) 
  g171125/ZN                           -       A->ZN  F     INV_X1         1  1.8     7    10     334    (-,-) 
  g182323/ZN                           -       B1->ZN R     OAI21_X1       1  1.4    17    24     358    (-,-) 
  reg_next_pc_reg[4]/D                 -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 604: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[20][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt188812/ZN         -       A->ZN  R     INV_X8        27 49.8    17    27     324    (-,-) 
  g164513/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    15     339    (-,-) 
  g163244/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     358    (-,-) 
  cpuregs_reg[20][17]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 605: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[20][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt188812/ZN         -       A->ZN  R     INV_X8        27 49.8    17    27     324    (-,-) 
  g164512/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    15     339    (-,-) 
  g163243/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     358    (-,-) 
  cpuregs_reg[20][16]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 606: VIOLATED (-192 ps) Setup Check with Pin reg_out_reg[9]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -192                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[7]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[7]/Q   -       CK->Q  F     DFF_X1         5  7.8    12    88      88    (-,-) 
  add_1801_23_g197521/ZN -       A2->ZN F     OR2_X2         3  5.2    10    51     139    (-,-) 
  add_1801_23_g1208/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     153    (-,-) 
  add_1801_23_g1133/ZN   -       B1->ZN F     OAI21_X1       1  6.1    17    22     175    (-,-) 
  add_1801_23_g1072/ZN   -       A->ZN  R     AOI21_X4       1  6.3    21    42     218    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN F     NAND2_X4       6 13.8    12    20     238    (-,-) 
  add_1801_23_g1031/ZN   -       A->ZN  R     INV_X2         4  7.6    12    20     257    (-,-) 
  add_1801_23_g997/ZN    -       B1->ZN F     OAI21_X1       1  2.4    10    16     273    (-,-) 
  add_1801_23_g971/ZN    -       A->ZN  F     XNOR2_X1       1  3.0    12    41     314    (-,-) 
  g83671__2250/ZN        -       B1->ZN R     AOI21_X2       1  1.9    18    24     338    (-,-) 
  g83649__5019/ZN        -       A1->ZN F     NAND2_X1       1  1.4     8    14     352    (-,-) 
  reg_out_reg[9]/D       -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 607: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[30][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -192                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164679/ZN             -       A2->ZN R     NAND2_X1       1  2.0    12    24     333    (-,-) 
  g163543/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     352    (-,-) 
  cpuregs_reg[30][16]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 608: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[28][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -192                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164612/ZN             -       A2->ZN R     NAND2_X1       1  2.0    12    24     333    (-,-) 
  g163483/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     352    (-,-) 
  cpuregs_reg[28][16]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 609: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[16][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -192                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164443/ZN             -       A2->ZN R     NAND2_X1       1  2.0    12    24     333    (-,-) 
  g163117/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     352    (-,-) 
  cpuregs_reg[16][16]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 610: VIOLATED (-192 ps) Setup Check with Pin reg_out_reg[10]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -192                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[7]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[7]/Q   -       CK->Q  F     DFF_X1         5  7.8    12    88      88    (-,-) 
  add_1801_23_g197521/ZN -       A2->ZN F     OR2_X2         3  5.2    10    51     139    (-,-) 
  add_1801_23_g1208/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     153    (-,-) 
  add_1801_23_g1133/ZN   -       B1->ZN F     OAI21_X1       1  6.1    17    22     175    (-,-) 
  add_1801_23_g1072/ZN   -       A->ZN  R     AOI21_X4       1  6.3    21    42     218    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN F     NAND2_X4       6 13.8    12    20     238    (-,-) 
  add_1801_23_g1031/ZN   -       A->ZN  R     INV_X2         4  7.6    12    20     257    (-,-) 
  add_1801_23_g998/ZN    -       B1->ZN F     OAI21_X1       1  2.4    10    16     273    (-,-) 
  add_1801_23_g972/ZN    -       A->ZN  F     XNOR2_X1       1  3.0    12    41     314    (-,-) 
  g83672__6083/ZN        -       B1->ZN R     AOI21_X2       1  1.9    18    24     338    (-,-) 
  g83644__6083/ZN        -       A1->ZN F     NAND2_X1       1  1.4     8    14     352    (-,-) 
  reg_out_reg[10]/D      -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 611: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[20][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt188812/ZN         -       A->ZN  R     INV_X8        27 49.8    17    27     324    (-,-) 
  g185793/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     339    (-,-) 
  g163242/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     358    (-,-) 
  cpuregs_reg[20][15]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 612: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[20][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt188812/ZN         -       A->ZN  R     INV_X8        27 49.8    17    27     324    (-,-) 
  g181852/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     339    (-,-) 
  g163240/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     358    (-,-) 
  cpuregs_reg[20][13]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 613: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[20][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt188812/ZN         -       A->ZN  R     INV_X8        27 49.8    17    27     324    (-,-) 
  g185806/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     339    (-,-) 
  g163239/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     358    (-,-) 
  cpuregs_reg[20][12]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 614: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[20][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt188812/ZN         -       A->ZN  R     INV_X8        27 49.8    17    27     324    (-,-) 
  g181419/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     339    (-,-) 
  g163237/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     358    (-,-) 
  cpuregs_reg[20][10]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 615: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[20][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN               -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt188812/ZN        -       A->ZN  R     INV_X8        27 49.8    17    27     324    (-,-) 
  g164501/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     339    (-,-) 
  g163232/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     358    (-,-) 
  cpuregs_reg[20][5]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#----------------------------------------------------------------------------------------------



Path 616: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[20][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN               -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt188812/ZN        -       A->ZN  R     INV_X8        27 49.8    17    27     324    (-,-) 
  g164499/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     339    (-,-) 
  g163230/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     358    (-,-) 
  cpuregs_reg[20][3]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#----------------------------------------------------------------------------------------------



Path 617: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[20][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN               -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt188812/ZN        -       A->ZN  R     INV_X8        27 49.8    17    27     324    (-,-) 
  g198012/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     339    (-,-) 
  g163234/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     358    (-,-) 
  cpuregs_reg[20][7]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#----------------------------------------------------------------------------------------------



Path 618: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[16][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g181464/ZN               -       A2->ZN F     NAND2_X1       1  1.8    10    15     338    (-,-) 
  g163122/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    20     358    (-,-) 
  cpuregs_reg[16][19]/D    -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 619: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[16][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g176156/ZN               -       A2->ZN F     NAND2_X1       1  1.8    10    15     338    (-,-) 
  g163114/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    20     358    (-,-) 
  cpuregs_reg[16][13]/D    -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 620: VIOLATED (-192 ps) Setup Check with Pin reg_op2_reg[10]/CK->D
          Group: clk
     Startpoint: (R) instr_lui_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      38                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -192                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_lui_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_lui_reg/Q   -       CK->Q  F     DFF_X1         2  8.3    13    89      89    (-,-) 
  g84654__184786/ZN -       A2->ZN R     NOR2_X4        3  7.0    16    30     119    (-,-) 
  g84007__184785/ZN -       A1->ZN F     NAND3_X2       2  4.6    13    22     141    (-,-) 
  g168618/ZN        -       A1->ZN R     NOR2_X1        1  3.6    24    35     176    (-,-) 
  g166424/ZN        -       A2->ZN F     NAND4_X2       3  4.7    19    35     211    (-,-) 
  g176558/ZN        -       A1->ZN F     AND2_X2        3 10.7    10    39     250    (-,-) 
  g199320/ZN        -       A1->ZN R     NAND2_X4       3 14.7    14    20     269    (-,-) 
  g199324/ZN        -       A1->ZN F     NAND2_X4       5 16.1    12    20     289    (-,-) 
  fopt199336/ZN     -       A->ZN  R     INV_X4        16 28.5    19    28     317    (-,-) 
  g180958/ZN        -       A1->ZN F     NAND2_X1       1  1.8     9    16     332    (-,-) 
  g200469/ZN        -       A->ZN  R     OAI221_X1      1  1.4    34    21     353    (-,-) 
  reg_op2_reg[10]/D -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#-------------------------------------------------------------------------------------------



Path 621: VIOLATED (-192 ps) Setup Check with Pin cpuregs_reg[18][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -192                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176782/ZN         -       A->ZN  R     INV_X4        15 26.9    18    27     321    (-,-) 
  g164478/ZN            -       A2->ZN F     NAND2_X1       1  1.8    12    16     337    (-,-) 
  g163183/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    21     358    (-,-) 
  cpuregs_reg[18][16]/D -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 622: VIOLATED (-191 ps) Setup Check with Pin cpuregs_reg[16][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -191                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g181450/ZN               -       A2->ZN F     NAND2_X1       1  1.8     9    15     338    (-,-) 
  g163113/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     358    (-,-) 
  cpuregs_reg[16][12]/D    -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 623: VIOLATED (-191 ps) Setup Check with Pin alu_out_q_reg[10]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -191                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/QN   -       CK->QN R     DFF_X1         4  8.4    24    80      80    (-,-) 
  g6/Z                -       A->Z   R     BUF_X2         6 13.1    18    38     118    (-,-) 
  g84464__178909/ZN   -       A2->ZN F     NAND2_X2       3  5.2     9    18     136    (-,-) 
  g84154__8780/ZN     -       A1->ZN R     NAND2_X1       1  3.4    13    19     155    (-,-) 
  g84099__5795/ZN     -       A1->ZN F     NAND2_X2       4  8.1    11    20     174    (-,-) 
  g83914__195125/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    19     194    (-,-) 
  g83848__4547/ZN     -       A1->ZN F     NAND2_X4       5 12.5    10    17     211    (-,-) 
  g83765__185463/ZN   -       A1->ZN R     NAND2_X4       1  6.3     9    14     225    (-,-) 
  g185462/ZN          -       A1->ZN F     NAND2_X4       6 17.0    11    18     243    (-,-) 
  g185467/ZN          -       A1->ZN R     NAND2_X1       1  3.4    13    20     263    (-,-) 
  g200047/ZN          -       A1->ZN F     NAND2_X2       3  6.6    10    18     281    (-,-) 
  g169399/ZN          -       A->ZN  R     INV_X2         2  3.8     8    14     295    (-,-) 
  g168369/ZN          -       B1->ZN F     OAI21_X1       1  1.8    10    13     308    (-,-) 
  g166584/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    15     323    (-,-) 
  g165672/ZN          -       A->ZN  F     OAI211_X1      1  1.4    14    26     349    (-,-) 
  alu_out_q_reg[10]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#---------------------------------------------------------------------------------------------



Path 624: VIOLATED (-191 ps) Setup Check with Pin cpuregs_reg[18][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -191                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN           -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176793/ZN        -       A->ZN  R     INV_X4         3 11.9    10    18     312    (-,-) 
  fopt176792/ZN        -       A->ZN  F     INV_X4         9 20.8     8    13     325    (-,-) 
  fopt176790/ZN        -       A->ZN  R     INV_X2         2  3.9     8    13     338    (-,-) 
  g163170/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     350    (-,-) 
  cpuregs_reg[18][3]/D -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 625: VIOLATED (-191 ps) Setup Check with Pin cpuregs_reg[16][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -191                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g164432/ZN               -       A2->ZN F     NAND2_X1       1  1.8     8    15     338    (-,-) 
  g163103/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     357    (-,-) 
  cpuregs_reg[16][5]/D     -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 626: VIOLATED (-191 ps) Setup Check with Pin cpuregs_reg[16][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -191                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g164431/ZN               -       A2->ZN F     NAND2_X1       1  1.8     8    15     338    (-,-) 
  g163102/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     357    (-,-) 
  cpuregs_reg[16][4]/D     -       -      R     DFF_X1         1    -     -     0     357    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 627: VIOLATED (-191 ps) Setup Check with Pin cpuregs_reg[18][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -191                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN           -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176793/ZN        -       A->ZN  R     INV_X4         3 11.9    10    18     312    (-,-) 
  fopt176792/ZN        -       A->ZN  F     INV_X4         9 20.8     8    13     325    (-,-) 
  fopt176790/ZN        -       A->ZN  R     INV_X2         2  3.9     8    13     338    (-,-) 
  g163174/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     350    (-,-) 
  cpuregs_reg[18][7]/D -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 628: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -190                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176793/ZN         -       A->ZN  R     INV_X4         3 11.9    10    18     312    (-,-) 
  fopt176792/ZN         -       A->ZN  F     INV_X4         9 20.8     8    13     325    (-,-) 
  fopt176791/ZN         -       A->ZN  R     INV_X4         4  7.6     7    13     338    (-,-) 
  g163180/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    12     350    (-,-) 
  cpuregs_reg[18][13]/D -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 629: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -190                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176793/ZN         -       A->ZN  R     INV_X4         3 11.9    10    18     312    (-,-) 
  fopt176792/ZN         -       A->ZN  F     INV_X4         9 20.8     8    13     325    (-,-) 
  fopt176791/ZN         -       A->ZN  R     INV_X4         4  7.6     7    13     338    (-,-) 
  g163177/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    12     350    (-,-) 
  cpuregs_reg[18][10]/D -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 630: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -190                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN           -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176793/ZN        -       A->ZN  R     INV_X4         3 11.9    10    18     312    (-,-) 
  fopt176792/ZN        -       A->ZN  F     INV_X4         9 20.8     8    13     325    (-,-) 
  fopt176791/ZN        -       A->ZN  R     INV_X4         4  7.6     7    13     338    (-,-) 
  g163176/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     350    (-,-) 
  cpuregs_reg[18][9]/D -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 631: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -190                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN           -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176793/ZN        -       A->ZN  R     INV_X4         3 11.9    10    18     312    (-,-) 
  fopt176792/ZN        -       A->ZN  F     INV_X4         9 20.8     8    13     325    (-,-) 
  fopt176791/ZN        -       A->ZN  R     INV_X4         4  7.6     7    13     338    (-,-) 
  g163169/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     350    (-,-) 
  cpuregs_reg[18][1]/D -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 632: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[11][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -190                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g168854/ZN             -       A->ZN  R     INV_X4         8 14.8    13    25     334    (-,-) 
  g163633/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     348    (-,-) 
  cpuregs_reg[11][16]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 633: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g185785/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163116/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][15]/D    -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 634: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g176182/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163115/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][14]/D    -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 635: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g181533/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163111/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][11]/D    -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 636: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g185839/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163110/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][10]/D    -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 637: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g199014/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163108/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][9]/D     -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 638: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g176091/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163107/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][8]/D     -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 639: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g198024/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163106/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][7]/D     -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 640: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g164433/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163105/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][6]/D     -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 641: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g164430/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163101/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][3]/D     -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 642: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g164717/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163801/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][2]/D     -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 643: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g164429/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163099/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][1]/D     -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 644: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[16][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q      -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z                -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN               -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN               -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN               -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN               -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN               -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                   -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g165109_dup188230_dup/ZN -       A1->ZN F     NAND2_X4       3 26.7    15    24     299    (-,-) 
  g189814/ZN               -       A->ZN  R     INV_X16       39 76.3    14    24     323    (-,-) 
  g195646/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     338    (-,-) 
  g163837/ZN               -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[16][0]/D     -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 645: VIOLATED (-190 ps) Setup Check with Pin reg_sh_reg[4]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -190                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  8.5    24    81      81    (-,-) 
  g177737/ZN              -       A->ZN  F     INV_X4         8 16.8    10    15      96    (-,-) 
  g194108/ZN              -       A1->ZN R     NOR2_X1        1  3.5    24    33     129    (-,-) 
  g183225/ZN              -       A1->ZN R     AND2_X4        6 25.8    19    47     175    (-,-) 
  g168774/ZN              -       A1->ZN F     NAND2_X4       9 19.4    13    23     198    (-,-) 
  g168506/ZN              -       A->ZN  R     INV_X4        24 42.6    27    37     235    (-,-) 
  g167997/ZN              -       A1->ZN F     NAND2_X1       1  1.8    11    17     252    (-,-) 
  g167032/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    16     268    (-,-) 
  g165820/ZN              -       A1->ZN F     NOR2_X1        1  1.8    10     9     277    (-,-) 
  g165719/ZN              -       A2->ZN R     NAND2_X1       1  2.0    10    18     295    (-,-) 
  g165225/ZN              -       A1->ZN F     NOR2_X1        1  1.8     6     9     303    (-,-) 
  g165194/ZN              -       A2->ZN R     NAND2_X1       2  3.9    14    20     324    (-,-) 
  g165123/ZN              -       A->ZN  F     INV_X1         1  1.8     5     9     332    (-,-) 
  g162989/ZN              -       B1->ZN R     OAI21_X1       1  1.4    17    24     356    (-,-) 
  reg_sh_reg[4]/D         -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 646: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN         -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163184/ZN            -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][17]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 647: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN         -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163182/ZN            -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][15]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 648: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN         -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163181/ZN            -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][14]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 649: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN         -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163179/ZN            -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][12]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 650: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN            -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN         -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163178/ZN            -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][11]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 651: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN           -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN        -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163175/ZN           -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][8]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 652: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN           -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN        -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163173/ZN           -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][6]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 653: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN           -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN        -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163172/ZN           -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][5]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 654: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN           -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN        -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163171/ZN           -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][4]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 655: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN           -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN        -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163803/ZN           -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][2]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 656: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[18][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g188236/ZN           -       A1->ZN F     NAND2_X4       4 18.0    12    19     294    (-,-) 
  fopt176780/ZN        -       A->ZN  R     INV_X2        12 22.6    28    38     332    (-,-) 
  g163839/ZN           -       B1->ZN F     OAI21_X1       1  1.4    11    17     349    (-,-) 
  cpuregs_reg[18][0]/D -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 657: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[6][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -190                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g196015/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     339    (-,-) 
  g180724/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[6][25]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 658: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[4][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -190                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g180601/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     339    (-,-) 
  g180600/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[4][25]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 659: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[2][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -190                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7029/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178765/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178764/ZN             -       A1->ZN F     NAND2_X1       1  3.2    11    15     278    (-,-) 
  g178763/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    21     299    (-,-) 
  g169106/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     322    (-,-) 
  g180866/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     339    (-,-) 
  g180865/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[2][25]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 660: VIOLATED (-190 ps) Setup Check with Pin cpuregs_reg[8][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -190                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181469/ZN             -       A->ZN  R     INV_X4         8 14.7    12    22     333    (-,-) 
  g199935/ZN             -       B2->ZN F     OAI21_X1       1  1.4     9    16     349    (-,-) 
  cpuregs_reg[8][19]/D   -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 661: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[7][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g162950/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g190470/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     349    (-,-) 
  cpuregs_reg[7][16]/D   -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 662: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[5][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g176040/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g176039/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     349    (-,-) 
  cpuregs_reg[5][16]/D   -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 663: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[3][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g175962/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g175961/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     349    (-,-) 
  cpuregs_reg[3][16]/D   -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 664: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[1][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164425/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g198299/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     349    (-,-) 
  cpuregs_reg[1][16]/D   -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 665: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[31][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164696/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g163574/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[31][16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 666: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[29][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164630/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g197410/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[29][16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 667: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[27][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164596/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g163453/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[27][16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 668: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[26][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164579/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g163423/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[26][16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 669: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[25][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164562/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g163393/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[25][16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 670: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[24][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164545/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g163363/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[24][16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 671: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[22][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164645/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g196882/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[22][16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 672: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[21][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164529/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g188547/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[21][16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 673: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[17][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g164460/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g163153/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[17][16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 674: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[15][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g168854/ZN             -       A->ZN  R     INV_X4         8 14.8    13    25     334    (-,-) 
  g185091/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     348    (-,-) 
  cpuregs_reg[15][16]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 675: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[11][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181469/ZN             -       A->ZN  R     INV_X4         8 14.7    12    22     333    (-,-) 
  g163636/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     347    (-,-) 
  cpuregs_reg[11][19]/D  -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#------------------------------------------------------------------------------------------------



Path 676: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[8][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g168854/ZN             -       A->ZN  R     INV_X4         8 14.8    13    25     334    (-,-) 
  g199887/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     348    (-,-) 
  cpuregs_reg[8][16]/D   -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 677: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[23][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g197282/ZN             -       A1->ZN R     NAND2_X1       1  2.0    12    21     331    (-,-) 
  g197281/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     349    (-,-) 
  cpuregs_reg[23][16]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 678: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[13][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g168854/ZN             -       A->ZN  R     INV_X4         8 14.8    13    25     334    (-,-) 
  g163063/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     348    (-,-) 
  cpuregs_reg[13][16]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 679: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[12][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g168854/ZN             -       A->ZN  R     INV_X4         8 14.8    13    25     334    (-,-) 
  g188048/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     348    (-,-) 
  cpuregs_reg[12][16]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 680: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[6][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g196020/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     338    (-,-) 
  g180921/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[6][24]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 681: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[6][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g196023/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     338    (-,-) 
  g180963/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[6][23]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 682: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[4][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g180873/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     338    (-,-) 
  g180872/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[4][24]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 683: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[4][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g180514/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     338    (-,-) 
  g180513/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[4][23]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 684: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[4][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g180936/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     338    (-,-) 
  g180935/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[4][21]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 685: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[2][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7014/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g178771/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g178770/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g178769/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169118/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g181014/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     338    (-,-) 
  g181013/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[2][24]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 686: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[2][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7028/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g49/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g194457/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g194456/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169124/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g180650/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     338    (-,-) 
  g180649/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[2][23]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 687: VIOLATED (-189 ps) Setup Check with Pin cpuregs_reg[2][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -189                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7043/ZN   -       A->ZN  R     INV_X8        13 24.8    10    18     232    (-,-) 
  add_1312_30_g7035/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    17     249    (-,-) 
  g177013/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     262    (-,-) 
  g177012/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     278    (-,-) 
  g190414/ZN             -       A1->ZN R     NAND3_X2       1  6.3    15    20     298    (-,-) 
  g169108/ZN             -       A1->ZN F     NAND2_X4       7 21.1    13    23     321    (-,-) 
  g180894/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     338    (-,-) 
  g180893/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     350    (-,-) 
  cpuregs_reg[2][21]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 688: VIOLATED (-188 ps) Setup Check with Pin cpuregs_reg[31][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -188                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181463/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     330    (-,-) 
  g163579/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     348    (-,-) 
  cpuregs_reg[31][19]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 689: VIOLATED (-188 ps) Setup Check with Pin cpuregs_reg[29][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -188                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181467/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     330    (-,-) 
  g191874/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     348    (-,-) 
  cpuregs_reg[29][19]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 690: VIOLATED (-188 ps) Setup Check with Pin cpuregs_reg[28][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -188                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181471/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     330    (-,-) 
  g163486/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     348    (-,-) 
  cpuregs_reg[28][19]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 691: VIOLATED (-188 ps) Setup Check with Pin cpuregs_reg[25][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -188                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181470/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     330    (-,-) 
  g163396/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     348    (-,-) 
  cpuregs_reg[25][19]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 692: VIOLATED (-188 ps) Setup Check with Pin cpuregs_reg[23][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -188                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g197277/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     330    (-,-) 
  g197276/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     348    (-,-) 
  cpuregs_reg[23][19]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 693: VIOLATED (-188 ps) Setup Check with Pin cpuregs_reg[21][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -188                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181468/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     330    (-,-) 
  g200261/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     348    (-,-) 
  cpuregs_reg[21][19]/D  -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 694: VIOLATED (-188 ps) Setup Check with Pin cpuregs_reg[15][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -188                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181469/ZN             -       A->ZN  R     INV_X4         8 14.7    12    22     333    (-,-) 
  g163666/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     347    (-,-) 
  cpuregs_reg[15][19]/D  -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#------------------------------------------------------------------------------------------------



Path 695: VIOLATED (-188 ps) Setup Check with Pin cpuregs_reg[13][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -188                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181469/ZN             -       A->ZN  R     INV_X4         8 14.7    12    22     333    (-,-) 
  g163066/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     347    (-,-) 
  cpuregs_reg[13][19]/D  -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#------------------------------------------------------------------------------------------------



Path 696: VIOLATED (-188 ps) Setup Check with Pin cpuregs_reg[12][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -188                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181469/ZN             -       A->ZN  R     INV_X4         8 14.7    12    22     333    (-,-) 
  g188047/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     347    (-,-) 
  cpuregs_reg[12][19]/D  -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#------------------------------------------------------------------------------------------------



Path 697: VIOLATED (-188 ps) Setup Check with Pin cpuregs_reg[24][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -188                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g181473/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    20     330    (-,-) 
  g163366/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     347    (-,-) 
  cpuregs_reg[24][19]/D  -       -      F     DFF_X1         1    -     -     0     347    (-,-) 
#------------------------------------------------------------------------------------------------



Path 698: VIOLATED (-187 ps) Setup Check with Pin cpuregs_reg[10][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -187                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g197236/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  g197235/ZN           -       A->ZN  R     INV_X8         2 12.5     7    13     276    (-,-) 
  g197237/ZN           -       A1->ZN F     NAND2_X4       2 12.8     9    15     291    (-,-) 
  fopt188117/ZN        -       A->ZN  R     INV_X8         4 31.5    12    20     311    (-,-) 
  fopt182457/ZN        -       A->ZN  F     INV_X8        32 56.1    10    17     328    (-,-) 
  g199302/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    25     353    (-,-) 
  cpuregs_reg[10][4]/D -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 699: VIOLATED (-186 ps) Setup Check with Pin cpuregs_reg[28][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g164613/ZN            -       A2->ZN R     NAND2_X1       1  2.0    12    24     327    (-,-) 
  g163484/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     346    (-,-) 
  cpuregs_reg[28][17]/D -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 700: VIOLATED (-186 ps) Setup Check with Pin cpuregs_reg[27][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g164597/ZN            -       A2->ZN R     NAND2_X1       1  2.0    12    24     327    (-,-) 
  g163454/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     346    (-,-) 
  cpuregs_reg[27][17]/D -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 701: VIOLATED (-186 ps) Setup Check with Pin cpuregs_reg[24][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -186                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g164546/ZN            -       A2->ZN R     NAND2_X1       1  2.0    12    24     327    (-,-) 
  g163364/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     346    (-,-) 
  cpuregs_reg[24][17]/D -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 702: VIOLATED (-186 ps) Setup Check with Pin cpuregs_reg[7][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -186                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g181482/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     327    (-,-) 
  g190486/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     345    (-,-) 
  cpuregs_reg[7][19]/D   -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 703: VIOLATED (-186 ps) Setup Check with Pin cpuregs_reg[5][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -186                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g181480/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     327    (-,-) 
  g176006/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     345    (-,-) 
  cpuregs_reg[5][19]/D   -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 704: VIOLATED (-185 ps) Setup Check with Pin cpuregs_reg[6][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -185                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g196003/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     327    (-,-) 
  g196002/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[6][19]/D   -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 705: VIOLATED (-185 ps) Setup Check with Pin cpuregs_reg[3][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -185                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g181479/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     327    (-,-) 
  g175936/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[3][19]/D   -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 706: VIOLATED (-185 ps) Setup Check with Pin cpuregs_reg[26][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -185                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g181477/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     327    (-,-) 
  g163426/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[26][19]/D  -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 707: VIOLATED (-185 ps) Setup Check with Pin cpuregs_reg[1][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -185                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g181475/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     327    (-,-) 
  g198300/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[1][19]/D   -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 708: VIOLATED (-185 ps) Setup Check with Pin cpuregs_reg[17][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -185                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g181481/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     327    (-,-) 
  g163156/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[17][19]/D  -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 709: VIOLATED (-185 ps) Setup Check with Pin cpuregs_reg[30][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -185                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g181478/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     327    (-,-) 
  g163546/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[30][19]/D  -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 710: VIOLATED (-185 ps) Setup Check with Pin cpuregs_reg[27][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -185                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g181472/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     327    (-,-) 
  g163456/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     345    (-,-) 
  cpuregs_reg[27][19]/D  -       -      F     DFF_X1         1    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------



Path 711: VIOLATED (-185 ps) Setup Check with Pin cpuregs_reg[20][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -185                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN         -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  g181562/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    14     332    (-,-) 
  g163241/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     351    (-,-) 
  cpuregs_reg[20][14]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 712: VIOLATED (-185 ps) Setup Check with Pin cpuregs_reg[11][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -185                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g168847/ZN            -       A->ZN  R     INV_X4         8 14.9    14    25     328    (-,-) 
  g163634/ZN            -       B1->ZN F     OAI21_X1       1  1.4    14    14     343    (-,-) 
  cpuregs_reg[11][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 713: VIOLATED (-185 ps) Setup Check with Pin cpuregs_reg[8][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -185                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN        -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199876/ZN        -       A->ZN  F     INV_X8        33 57.9    10    18     311    (-,-) 
  g199886/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    16     326    (-,-) 
  g199885/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     344    (-,-) 
  cpuregs_reg[8][14]/D -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 714: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[20][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN               -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN        -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  g199006/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    14     331    (-,-) 
  g163236/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     351    (-,-) 
  cpuregs_reg[20][9]/D -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#----------------------------------------------------------------------------------------------



Path 715: VIOLATED (-184 ps) Setup Check with Pin reg_sh_reg[1]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_sh_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -184                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g167984/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g166039/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g70/ZN                   -       A2->ZN R     NOR2_X1        1  2.0    17    33     272    (-,-) 
  g177660/ZN               -       A4->ZN F     NAND4_X1       2  3.5    22    39     310    (-,-) 
  g165121/ZN               -       A->ZN  R     INV_X1         1  2.0    10    19     329    (-,-) 
  g163016/ZN               -       B1->ZN F     OAI21_X1       1  1.4    12    13     342    (-,-) 
  reg_sh_reg[1]/D          -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 716: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[27][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -184                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176153/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    21     326    (-,-) 
  g163450/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     344    (-,-) 
  cpuregs_reg[27][13]/D  -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 717: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[20][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN               -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN        -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  g176093/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g163235/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[20][8]/D -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 718: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[20][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -184                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN                -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN                -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN         -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  g181531/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g163238/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[20][11]/D -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 719: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[20][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN               -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN        -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  g164502/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g163233/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[20][6]/D -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 720: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[20][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN               -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN        -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  g164500/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g163231/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[20][4]/D -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 721: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[20][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN               -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN        -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  g164721/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g163805/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[20][2]/D -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 722: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[20][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN               -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN        -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  g164498/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g163229/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[20][1]/D -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 723: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[20][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g188232/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     258    (-,-) 
  g15/ZN               -       A->ZN  R     INV_X8         5 25.2    10    18     275    (-,-) 
  g12/ZN               -       A1->ZN F     NAND2_X4       2 22.1    13    21     296    (-,-) 
  fopt191093/ZN        -       A->ZN  R     INV_X8        13 29.8    12    21     318    (-,-) 
  g181888/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g163841/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[20][0]/D -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------------



Path 724: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[4][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN           -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g162840/ZN           -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g162336/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     343    (-,-) 
  cpuregs_reg[4][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 725: VIOLATED (-184 ps) Setup Check with Pin cpuregs_reg[3][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -184                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN           -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g175970/ZN           -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g175969/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     343    (-,-) 
  cpuregs_reg[3][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 726: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[15][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g168847/ZN            -       A->ZN  R     INV_X4         8 14.9    14    25     328    (-,-) 
  g163664/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    14     343    (-,-) 
  cpuregs_reg[15][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 727: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[8][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN           -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g168847/ZN           -       A->ZN  R     INV_X4         8 14.9    14    25     328    (-,-) 
  g199883/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    14     343    (-,-) 
  cpuregs_reg[8][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 728: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[31][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g164697/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g163577/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[31][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 729: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[30][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g164680/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g163544/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[30][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 730: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[29][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g164628/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g191871/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[29][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 731: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[26][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g194956/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g194955/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[26][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 732: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[22][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g164646/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g194508/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[22][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 733: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[21][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g164530/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g191518/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[21][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 734: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[17][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g164461/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g163154/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[17][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 735: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[13][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g168847/ZN            -       A->ZN  R     INV_X4         8 14.9    14    25     328    (-,-) 
  g163064/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    14     343    (-,-) 
  cpuregs_reg[13][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 736: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[12][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g168847/ZN            -       A->ZN  R     INV_X4         8 14.9    14    25     328    (-,-) 
  g188026/ZN            -       B1->ZN F     OAI21_X1       1  1.4    10    14     343    (-,-) 
  cpuregs_reg[12][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 737: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[7][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN           -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g162951/ZN           -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g190494/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[7][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 738: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[5][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN           -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g176044/ZN           -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g176043/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[5][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 739: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[2][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN           -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g162810/ZN           -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g162366/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[2][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 740: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[27][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185824/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    21     325    (-,-) 
  g163449/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[27][12]/D  -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#------------------------------------------------------------------------------------------------



Path 741: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[25][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g164563/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g163394/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[25][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 742: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[23][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q      -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN  -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN  -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN  -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN  -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN  -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN            -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN            -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g197294/ZN            -       A1->ZN R     NAND2_X1       1  2.0    12    21     325    (-,-) 
  g197293/ZN            -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[23][17]/D -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 743: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[23][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g197265/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    21     325    (-,-) 
  g197264/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     343    (-,-) 
  cpuregs_reg[23][10]/D  -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#------------------------------------------------------------------------------------------------



Path 744: VIOLATED (-183 ps) Setup Check with Pin cpuregs_reg[8][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -183                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176154/ZN             -       A->ZN  R     INV_X4         8 14.9    12    22     326    (-,-) 
  g199889/ZN             -       B2->ZN F     OAI21_X1       1  1.4     9    16     343    (-,-) 
  cpuregs_reg[8][13]/D   -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#------------------------------------------------------------------------------------------------



Path 745: VIOLATED (-183 ps) Setup Check with Pin reg_sh_reg[2]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_sh_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -183                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g167910/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g166045/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165711/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g165190/ZN               -       A3->ZN F     NAND4_X1       2  3.5    22    38     310    (-,-) 
  g165119/ZN               -       A->ZN  R     INV_X1         1  2.0    10    19     328    (-,-) 
  g162984/ZN               -       B1->ZN F     OAI21_X1       1  1.4    11    13     342    (-,-) 
  reg_sh_reg[2]/D          -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 746: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[11][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176180/ZN             -       A->ZN  R     INV_X4         8 15.0    12    22     326    (-,-) 
  g163631/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     340    (-,-) 
  cpuregs_reg[11][14]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 747: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[11][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176154/ZN             -       A->ZN  R     INV_X4         8 14.9    12    22     326    (-,-) 
  g163630/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     340    (-,-) 
  cpuregs_reg[11][13]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 748: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[6][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g198859/ZN             -       A1->ZN R     NAND2_X1       1  1.9    12    21     330    (-,-) 
  g198858/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     343    (-,-) 
  cpuregs_reg[6][16]/D   -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#------------------------------------------------------------------------------------------------



Path 749: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[4][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g180887/ZN             -       A1->ZN R     NAND2_X1       1  1.9    12    21     330    (-,-) 
  g180886/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     343    (-,-) 
  cpuregs_reg[4][16]/D   -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#------------------------------------------------------------------------------------------------



Path 750: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[2][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g189408/ZN -       A1->ZN R     AND2_X1        1  3.8    13    43     150    (-,-) 
  add_1312_30_g7088/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    18     168    (-,-) 
  add_1312_30_g7063/ZN   -       A2->ZN R     NOR2_X4        1  6.3    15    28     196    (-,-) 
  add_1312_30_g7050/ZN   -       A1->ZN F     NAND2_X4       2 13.4    10    18     214    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     255    (-,-) 
  g169765/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     275    (-,-) 
  g169127/ZN             -       A1->ZN F     NAND2_X4      24 44.4    23    34     309    (-,-) 
  g180700/ZN             -       A1->ZN R     NAND2_X1       1  1.9    12    21     330    (-,-) 
  g180699/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     343    (-,-) 
  cpuregs_reg[2][16]/D   -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#------------------------------------------------------------------------------------------------



Path 751: VIOLATED (-182 ps) Setup Check with Pin count_cycle_reg[46]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[46]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -182                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177233/ZN -       A1->ZN F     NAND2_X1       1  2.4    10    15     279    (-,-) 
  inc_add_1428_40_g952/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172210/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     344    (-,-) 
  count_cycle_reg[46]/D      -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 752: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[15][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  fopt199499/ZN          -       A->ZN  R     INV_X4         8 14.8    12    22     326    (-,-) 
  g163659/ZN             -       B2->ZN F     OAI21_X1       1  1.4     9    16     342    (-,-) 
  cpuregs_reg[15][12]/D  -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 753: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[7][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176148/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g190471/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     341    (-,-) 
  cpuregs_reg[7][13]/D   -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 754: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[5][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176142/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g175994/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     341    (-,-) 
  cpuregs_reg[5][13]/D   -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 755: VIOLATED (-182 ps) Setup Check with Pin count_cycle_reg[54]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[54]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -182                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177239/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g950/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172184/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[54]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 756: VIOLATED (-182 ps) Setup Check with Pin count_cycle_reg[52]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[52]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -182                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177243/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g937/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172180/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[52]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 757: VIOLATED (-182 ps) Setup Check with Pin count_cycle_reg[50]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[50]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -182                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177238/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g940/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172171/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[50]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 758: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[1][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g184213/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g198301/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     341    (-,-) 
  cpuregs_reg[1][13]/D   -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 759: VIOLATED (-182 ps) Setup Check with Pin count_cycle_reg[56]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[56]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -182                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177241/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g936/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172213/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[56]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 760: VIOLATED (-182 ps) Setup Check with Pin count_cycle_reg[44]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[44]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -182                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177230/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g941/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172196/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[44]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 761: VIOLATED (-182 ps) Setup Check with Pin count_cycle_reg[38]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[38]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -182                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177234/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g944/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172170/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[38]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 762: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[17][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176183/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g163151/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[17][14]/D  -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 763: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[11][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185837/ZN             -       A->ZN  R     INV_X4         8 14.9    12    22     326    (-,-) 
  g163627/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     339    (-,-) 
  cpuregs_reg[11][10]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 764: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[6][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g196028/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g196027/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[6][14]/D   -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 765: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[5][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176169/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g175992/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[5][14]/D   -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 766: VIOLATED (-182 ps) Setup Check with Pin cpuregs_reg[3][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -182                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176146/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g175932/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[3][13]/D   -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 767: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[31][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176150/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g163570/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[31][13]/D  -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 768: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[29][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN            -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z          -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt191870/ZN         -       A->ZN  R     INV_X4         6 11.4    10    16     328    (-,-) 
  g197400/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    13     341    (-,-) 
  cpuregs_reg[29][13]/D -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 769: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[29][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN            -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z          -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt191870/ZN         -       A->ZN  R     INV_X4         6 11.4    10    16     328    (-,-) 
  g197397/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    13     341    (-,-) 
  cpuregs_reg[29][10]/D -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 770: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[29][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN           -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z         -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt191870/ZN        -       A->ZN  R     INV_X4         6 11.4    10    16     328    (-,-) 
  g197399/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    13     341    (-,-) 
  cpuregs_reg[29][6]/D -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 771: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[27][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176176/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g163451/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[27][14]/D  -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 772: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[26][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176147/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g163420/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[26][13]/D  -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 773: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[11][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  fopt199499/ZN          -       A->ZN  R     INV_X4         8 14.8    12    22     326    (-,-) 
  g163629/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     339    (-,-) 
  cpuregs_reg[11][12]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 774: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[4][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181457/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    19     330    (-,-) 
  g181048/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     342    (-,-) 
  cpuregs_reg[4][19]/D   -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 775: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[2][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g181458/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     312    (-,-) 
  g181461/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    19     330    (-,-) 
  g180787/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     342    (-,-) 
  cpuregs_reg[2][19]/D   -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 776: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[1][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g198288/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g198287/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[1][14]/D   -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 777: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[60]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[60]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177237/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g945/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172172/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[60]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 778: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[58]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[58]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177242/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g947/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172214/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[58]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 779: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[36]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[36]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177229/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g954/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172183/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[36]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 780: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[3][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176173/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g175934/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[3][14]/D   -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 781: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[55]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[55]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177221/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g949/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172191/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[55]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 782: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[53]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[53]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177225/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g929/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172182/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[53]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 783: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[51]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[51]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177222/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g930/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172199/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[51]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 784: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[49]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[49]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177224/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g924/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     317    (-,-) 
  g172174/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     343    (-,-) 
  count_cycle_reg[49]/D      -       -      F     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 785: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[31][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176174/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     323    (-,-) 
  g163571/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[31][14]/D  -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 786: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[29][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN            -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z          -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt191870/ZN         -       A->ZN  R     INV_X4         6 11.4    10    16     328    (-,-) 
  g191869/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    13     341    (-,-) 
  cpuregs_reg[29][15]/D -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 787: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[62]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[62]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177220/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g926/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172218/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[62]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 788: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[61]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[61]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177218/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g943/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172216/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[61]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 789: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[57]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[57]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177219/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g927/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172195/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[57]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 790: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[47]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[47]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177245/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g951/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172211/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[47]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 791: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[45]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[45]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177215/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g933/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172177/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[45]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 792: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[43]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[43]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177248/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g934/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172192/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[43]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 793: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[40]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[40]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177231/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g938/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172178/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[40]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 794: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[39]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[39]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177244/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g928/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172198/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[39]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 795: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[35]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[35]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177247/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g925/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172204/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[35]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 796: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[15][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176154/ZN             -       A->ZN  R     INV_X4         8 14.9    12    22     326    (-,-) 
  g185102/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     340    (-,-) 
  cpuregs_reg[15][13]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 797: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[15][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN        -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185081/ZN        -       A->ZN  F     INV_X8        33 60.7    10    18     307    (-,-) 
  g164031/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    16     323    (-,-) 
  g163655/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     340    (-,-) 
  cpuregs_reg[15][8]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 798: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[63]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[63]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177223/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g948/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172217/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[63]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 799: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[41]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[41]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177217/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g935/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172188/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[41]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 800: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[37]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[37]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177246/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g931/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172200/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[37]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 801: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[15][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176180/ZN             -       A->ZN  R     INV_X4         8 15.0    12    22     326    (-,-) 
  g163661/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     340    (-,-) 
  cpuregs_reg[15][14]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 802: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[15][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN        -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185081/ZN        -       A->ZN  F     INV_X8        33 60.7    10    18     307    (-,-) 
  g164026/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    16     323    (-,-) 
  g163650/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     340    (-,-) 
  cpuregs_reg[15][3]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 803: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[59]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[59]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177240/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g946/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g172215/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[59]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 804: VIOLATED (-181 ps) Setup Check with Pin count_cycle_reg[48]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[48]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  inc_add_1428_40_g177235/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     279    (-,-) 
  inc_add_1428_40_g189398/ZN -       A->ZN  F     XNOR2_X1       1  1.9    10    38     317    (-,-) 
  g189397/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     342    (-,-) 
  count_cycle_reg[48]/D      -       -      F     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 805: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[13][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176180/ZN             -       A->ZN  R     INV_X4         8 15.0    12    22     326    (-,-) 
  g163061/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     340    (-,-) 
  cpuregs_reg[13][14]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 806: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[13][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176154/ZN             -       A->ZN  R     INV_X4         8 14.9    12    22     326    (-,-) 
  g163060/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     340    (-,-) 
  cpuregs_reg[13][13]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 807: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[12][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176180/ZN             -       A->ZN  R     INV_X4         8 15.0    12    22     326    (-,-) 
  g188034/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     340    (-,-) 
  cpuregs_reg[12][14]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 808: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[12][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176143/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g176154/ZN             -       A->ZN  R     INV_X4         8 14.9    12    22     326    (-,-) 
  g188044/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     340    (-,-) 
  cpuregs_reg[12][13]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 809: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[5][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185846/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g175990/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     340    (-,-) 
  cpuregs_reg[5][10]/D   -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 810: VIOLATED (-181 ps) Setup Check with Pin count_instr_reg[46]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[46]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177202/ZN -       A1->ZN F     NAND2_X1       1  2.4    10    15     275    (-,-) 
  inc_add_1559_34_g952/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    38     313    (-,-) 
  g168644/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     330    (-,-) 
  g168454/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[46]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 811: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[15][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN        -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185081/ZN        -       A->ZN  F     INV_X8        33 60.7    10    18     307    (-,-) 
  g164024/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    16     323    (-,-) 
  g163649/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[15][1]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 812: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[27][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN           -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN           -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163441/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     340    (-,-) 
  cpuregs_reg[27][4]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 813: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[27][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN           -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN           -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163440/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     340    (-,-) 
  cpuregs_reg[27][3]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 814: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[27][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN           -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN           -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163846/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     340    (-,-) 
  cpuregs_reg[27][0]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 815: VIOLATED (-181 ps) Setup Check with Pin cpuregs_reg[6][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -181                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g198633/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g198632/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[6][12]/D   -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 816: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[31][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185831/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g163569/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[31][12]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 817: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[29][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185828/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g197407/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[29][12]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 818: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[25][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185821/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g163389/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[25][12]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 819: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[24][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185822/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g163359/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[24][12]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 820: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[22][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185823/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g196880/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[22][12]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 821: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[22][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185844/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g196886/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[22][10]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 822: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[21][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185841/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g200262/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[21][10]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 823: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[17][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185829/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g163149/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[17][12]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 824: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[17][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185838/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g163147/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[17][10]/D  -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 825: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[4][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185825/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g162341/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[4][12]/D   -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 826: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[4][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185840/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g162343/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[4][10]/D   -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 827: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[2][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185826/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     322    (-,-) 
  g162371/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     340    (-,-) 
  cpuregs_reg[2][12]/D   -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 828: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[27][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN            -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN            -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163448/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    15     340    (-,-) 
  cpuregs_reg[27][11]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 829: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[27][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN            -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN            -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163447/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    15     340    (-,-) 
  cpuregs_reg[27][10]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 830: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[27][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN           -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN           -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163446/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     340    (-,-) 
  cpuregs_reg[27][9]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 831: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[27][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN           -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN           -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163445/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     340    (-,-) 
  cpuregs_reg[27][8]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 832: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[27][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN           -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN           -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163444/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     340    (-,-) 
  cpuregs_reg[27][7]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 833: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[27][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN           -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN           -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163443/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     340    (-,-) 
  cpuregs_reg[27][6]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 834: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[27][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN           -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN           -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163442/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     340    (-,-) 
  cpuregs_reg[27][5]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 835: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[27][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN           -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN           -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163812/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     340    (-,-) 
  cpuregs_reg[27][2]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 836: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[27][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z            -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN           -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN           -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163439/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     340    (-,-) 
  cpuregs_reg[27][1]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 837: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[52]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[52]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177208/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g937/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168638/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    17     329    (-,-) 
  g168462/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[52]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 838: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[42]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[42]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177201/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g953/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168660/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    17     329    (-,-) 
  g168449/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[42]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 839: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[27][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g199247/Z             -       A->Z   R     BUF_X4         2 13.1    11    26     268    (-,-) 
  g199251/ZN            -       A1->ZN F     NAND3_X4       9 23.7    22    31     298    (-,-) 
  g199259/ZN            -       A->ZN  R     INV_X8        19 35.6    15    27     325    (-,-) 
  g163452/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    15     340    (-,-) 
  cpuregs_reg[27][15]/D -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 840: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[15][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185837/ZN             -       A->ZN  R     INV_X4         8 14.9    12    22     326    (-,-) 
  g185088/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     339    (-,-) 
  cpuregs_reg[15][10]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 841: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[54]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[54]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177207/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g950/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168636/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168469/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[54]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 842: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[50]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[50]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177206/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g940/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168641/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168461/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[50]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 843: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[49]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[49]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177193/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g924/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168642/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168458/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[49]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 844: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[40]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[40]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g178186/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g938/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168658/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168444/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[40]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 845: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[8][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185837/ZN             -       A->ZN  R     INV_X4         8 14.9    12    22     326    (-,-) 
  g199879/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     339    (-,-) 
  cpuregs_reg[8][10]/D   -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 846: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[60]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[60]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177187/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g945/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168673/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168377/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[60]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 847: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[56]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[56]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177188/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g936/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168668/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168468/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[56]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 848: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[48]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[48]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177204/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g932/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168663/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168457/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[48]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 849: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[38]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[38]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177203/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g944/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168656/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168445/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[38]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 850: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[36]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[36]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177198/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g954/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168654/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168442/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[36]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 851: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[13][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185837/ZN             -       A->ZN  R     INV_X4         8 14.9    12    22     326    (-,-) 
  g163057/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     339    (-,-) 
  cpuregs_reg[13][10]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 852: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[12][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g185834/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g185837/ZN             -       A->ZN  R     INV_X4         8 14.9    12    22     326    (-,-) 
  g188040/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     339    (-,-) 
  cpuregs_reg[12][10]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 853: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[8][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  fopt199499/ZN          -       A->ZN  R     INV_X4         8 14.8    12    22     326    (-,-) 
  g199891/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     339    (-,-) 
  cpuregs_reg[8][12]/D   -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 854: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[31][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN            -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g176132/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     327    (-,-) 
  g163568/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    20     346    (-,-) 
  cpuregs_reg[31][11]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 855: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[30][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181402_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185854/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    20     322    (-,-) 
  g163537/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     339    (-,-) 
  cpuregs_reg[30][10]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 856: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[28][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g194979/ZN             -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185819/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    20     322    (-,-) 
  g163479/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     339    (-,-) 
  cpuregs_reg[28][12]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 857: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[28][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181402_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185853/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    20     322    (-,-) 
  g163477/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     339    (-,-) 
  cpuregs_reg[28][10]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 858: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[26][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181402_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185848/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    20     322    (-,-) 
  g163417/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     339    (-,-) 
  cpuregs_reg[26][10]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 859: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[24][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181402_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185850/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    20     322    (-,-) 
  g163357/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     339    (-,-) 
  cpuregs_reg[24][10]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 860: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[13][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  fopt199499/ZN          -       A->ZN  R     INV_X4         8 14.8    12    22     326    (-,-) 
  g163059/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     339    (-,-) 
  cpuregs_reg[13][12]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 861: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[13][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g169125_dup/ZN         -       A1->ZN R     NAND2_X4      12 26.7    21    31     308    (-,-) 
  g176104/ZN             -       A->ZN  F     INV_X4         8 13.6     8    13     321    (-,-) 
  g163055/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     346    (-,-) 
  cpuregs_reg[13][8]/D   -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 862: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[12][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181430_dup198631/ZN   -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  fopt199499/ZN          -       A->ZN  R     INV_X4         8 14.8    12    22     326    (-,-) 
  g188021/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     339    (-,-) 
  cpuregs_reg[12][12]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 863: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[12][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g169125_dup/ZN         -       A1->ZN R     NAND2_X4      12 26.7    21    31     308    (-,-) 
  g176104/ZN             -       A->ZN  F     INV_X4         8 13.6     8    13     321    (-,-) 
  g188017/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     346    (-,-) 
  cpuregs_reg[12][8]/D   -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 864: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[11][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g169125_dup/ZN         -       A1->ZN R     NAND2_X4      12 26.7    21    31     308    (-,-) 
  g176104/ZN             -       A->ZN  F     INV_X4         8 13.6     8    13     321    (-,-) 
  g163625/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     346    (-,-) 
  cpuregs_reg[11][8]/D   -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 865: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[8][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g169125_dup/ZN         -       A1->ZN R     NAND2_X4      12 26.7    21    31     308    (-,-) 
  g176104/ZN             -       A->ZN  F     INV_X4         8 13.6     8    13     321    (-,-) 
  g199917/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     346    (-,-) 
  cpuregs_reg[8][8]/D    -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 866: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[58]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[58]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177186/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g947/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168670/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168381/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[58]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 867: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[34]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[34]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177205/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g942/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g168652/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g168440/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[34]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 868: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[11][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN           -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN           -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164380/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g163623/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     338    (-,-) 
  cpuregs_reg[11][6]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 869: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[11][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN           -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN           -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164379/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g183016/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     338    (-,-) 
  cpuregs_reg[11][5]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 870: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[11][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN           -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN           -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164376/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g163818/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     338    (-,-) 
  cpuregs_reg[11][2]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 871: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[11][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN           -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN           -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164373/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g163821/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     338    (-,-) 
  cpuregs_reg[11][0]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 872: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[55]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[55]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177191/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g949/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168667/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168466/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[55]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 873: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[53]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[53]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177194/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g929/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168666/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168399/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[53]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 874: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[51]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[51]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177192/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g930/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168664/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168460/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[51]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 875: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[45]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[45]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177189/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g933/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168645/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168453/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[45]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 876: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[43]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[43]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177213/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g934/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168661/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168450/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[43]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 877: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[41]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[41]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177190/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g935/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168659/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168447/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[41]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 878: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[37]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[37]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177211/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g931/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168655/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168443/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[37]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 879: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[31][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181402_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185849/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    20     322    (-,-) 
  g163567/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     339    (-,-) 
  cpuregs_reg[31][10]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 880: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[26][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183655/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g194953/ZN            -       A->ZN  R     INV_X8        19 34.4    13    21     312    (-,-) 
  g181571/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     327    (-,-) 
  g163421/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[26][14]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 881: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[26][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g194979/ZN             -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185820/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    20     322    (-,-) 
  g163419/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     339    (-,-) 
  cpuregs_reg[26][12]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 882: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[25][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN            -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g181561/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     327    (-,-) 
  g163391/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[25][14]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 883: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[25][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN            -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g181849/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     327    (-,-) 
  g163390/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[25][13]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 884: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[25][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN            -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g185855/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     327    (-,-) 
  g163387/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[25][10]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 885: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[23][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g194979/ZN             -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g197290/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    20     322    (-,-) 
  g197289/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     339    (-,-) 
  cpuregs_reg[23][12]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 886: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[31][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN            -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g185789/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     327    (-,-) 
  g163573/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[31][15]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 887: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[30][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN            -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g181564/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     326    (-,-) 
  g163541/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[30][14]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 888: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[30][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN            -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g181842/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     326    (-,-) 
  g163540/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[30][13]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 889: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[30][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN            -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g185818/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     326    (-,-) 
  g163539/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[30][12]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 890: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[28][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183664/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183666/ZN            -       A->ZN  R     INV_X8        19 34.2    13    21     312    (-,-) 
  g181570/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     326    (-,-) 
  g163481/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[28][14]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 891: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[28][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183664/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183666/ZN            -       A->ZN  R     INV_X8        19 34.2    13    21     312    (-,-) 
  g181848/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     326    (-,-) 
  g163480/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[28][13]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 892: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[28][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN           -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163471/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     339    (-,-) 
  cpuregs_reg[28][4]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 893: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[28][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN           -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163470/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     339    (-,-) 
  cpuregs_reg[28][3]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 894: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[28][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN           -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163847/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     339    (-,-) 
  cpuregs_reg[28][0]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 895: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[26][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183655/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g194953/ZN            -       A->ZN  R     INV_X8        19 34.4    13    21     312    (-,-) 
  g185788/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     327    (-,-) 
  g163422/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[26][15]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 896: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[25][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN            -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g185790/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     327    (-,-) 
  g163392/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[25][15]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 897: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[24][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN            -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g181572/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     326    (-,-) 
  g163361/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[24][14]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 898: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[24][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN            -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g181850/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     326    (-,-) 
  g163360/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[24][13]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 899: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[62]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[62]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177182/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g926/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168665/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168358/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[62]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 900: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[61]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[61]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177184/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g943/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168674/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168370/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[61]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 901: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[59]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[59]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177185/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g946/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168672/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168471/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[59]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 902: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[57]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[57]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177183/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g927/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168669/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168470/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[57]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 903: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[47]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[47]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177210/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g951/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168643/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168455/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[47]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 904: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[39]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[39]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177209/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g928/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168657/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168446/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[39]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 905: VIOLATED (-180 ps) Setup Check with Pin count_instr_reg[35]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[35]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -180                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177212/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g925/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g168653/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168441/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[35]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 906: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[30][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN            -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g199356/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     326    (-,-) 
  g163542/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[30][15]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 907: VIOLATED (-180 ps) Setup Check with Pin cpuregs_reg[24][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -180                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN            -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g199355/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    15     326    (-,-) 
  g163362/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[24][15]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 908: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[28][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN            -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN            -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163482/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    15     339    (-,-) 
  cpuregs_reg[28][15]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 909: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[28][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN            -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN            -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163478/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    15     339    (-,-) 
  cpuregs_reg[28][11]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 910: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[28][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN           -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163476/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     339    (-,-) 
  cpuregs_reg[28][9]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 911: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[28][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN           -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163475/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     339    (-,-) 
  cpuregs_reg[28][8]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 912: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[28][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN           -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163474/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     339    (-,-) 
  cpuregs_reg[28][7]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 913: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[28][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN           -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163473/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     339    (-,-) 
  cpuregs_reg[28][6]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 914: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[28][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN           -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163472/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     339    (-,-) 
  cpuregs_reg[28][5]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 915: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[28][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN           -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163813/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     339    (-,-) 
  cpuregs_reg[28][2]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 916: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[28][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199389/ZN           -       A1->ZN F     NAND3_X4       5 16.8    17    25     298    (-,-) 
  g199388/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     324    (-,-) 
  g163469/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    15     339    (-,-) 
  cpuregs_reg[28][1]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 917: VIOLATED (-179 ps) Setup Check with Pin count_instr_reg[63]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[63]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177180/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g948/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     312    (-,-) 
  g168675/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g168357/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[63]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 918: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[11][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -179                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN            -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN            -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN            -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164389/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g163632/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     338    (-,-) 
  cpuregs_reg[11][15]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 919: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[11][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -179                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN            -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN            -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN            -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164384/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g163628/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     338    (-,-) 
  cpuregs_reg[11][11]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 920: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[11][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN           -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN           -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164383/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g163626/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     338    (-,-) 
  cpuregs_reg[11][9]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 921: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[11][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN           -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN           -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164381/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g163624/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     338    (-,-) 
  cpuregs_reg[11][7]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 922: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[11][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN           -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN           -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164378/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g199304/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     338    (-,-) 
  cpuregs_reg[11][4]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 923: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[11][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN           -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN           -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164377/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g163620/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     338    (-,-) 
  cpuregs_reg[11][3]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 924: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[11][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184847/ZN           -       A1->ZN R     AND2_X4        1  12.1    11    35     276    (-,-) 
  g164900/ZN           -       A->ZN  F     INV_X8        64 109.3    16    25     301    (-,-) 
  g164374/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     320    (-,-) 
  g163619/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     338    (-,-) 
  cpuregs_reg[11][1]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 925: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[26][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183655/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g194953/ZN           -       A->ZN  R     INV_X8        19 34.4    13    21     312    (-,-) 
  g164568/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    15     327    (-,-) 
  g163412/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     345    (-,-) 
  cpuregs_reg[26][5]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 926: VIOLATED (-179 ps) Setup Check with Pin count_instr_reg[44]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[44]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  inc_add_1559_34_g177199/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     275    (-,-) 
  inc_add_1559_34_g941/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     312    (-,-) 
  g168662/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     328    (-,-) 
  g168451/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[44]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 927: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[24][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g199013/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    14     326    (-,-) 
  g163356/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     345    (-,-) 
  cpuregs_reg[24][9]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 928: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[24][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g198013/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    15     326    (-,-) 
  g163354/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     345    (-,-) 
  cpuregs_reg[24][7]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 929: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[23][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN            -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN         -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197269/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    16     326    (-,-) 
  g197268/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     345    (-,-) 
  cpuregs_reg[23][14]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 930: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[23][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN            -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN         -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197263/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    16     326    (-,-) 
  g197262/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     345    (-,-) 
  cpuregs_reg[23][13]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 931: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[23][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN        -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197279/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    16     326    (-,-) 
  g197278/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     345    (-,-) 
  cpuregs_reg[23][8]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 932: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[23][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -179                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN        -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197288/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    16     326    (-,-) 
  g197287/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     345    (-,-) 
  cpuregs_reg[23][0]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 933: VIOLATED (-179 ps) Setup Check with Pin reg_op2_reg[20]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -179                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[3]/Q  -       CK->Q  R     DFF_X1         2  5.5    16    93      93    (-,-) 
  g183365/ZN              -       A->ZN  F     INV_X2         2  6.3     7    12     105    (-,-) 
  g187838/ZN              -       A1->ZN R     NAND2_X2       1  6.6    13    18     123    (-,-) 
  g169687/ZN              -       A->ZN  F     INV_X4        11 44.2    13    22     145    (-,-) 
  g169134/ZN              -       A1->ZN F     AND2_X4        6 31.7    12    39     184    (-,-) 
  g178573/ZN              -       A->ZN  R     INV_X16       27 47.9    10    18     202    (-,-) 
  g192504/ZN              -       C1->ZN F     OAI222_X1      1  1.9    19    35     237    (-,-) 
  g165619/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    34     270    (-,-) 
  g165186/ZN              -       A4->ZN F     NAND4_X1       1  1.8    16    32     302    (-,-) 
  g198779/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     321    (-,-) 
  g198778/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    17     338    (-,-) 
  reg_op2_reg[20]/D       -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 934: VIOLATED (-179 ps) Setup Check with Pin cpuregs_reg[2][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -179                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN              -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN           -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g180952/ZN           -       A->ZN  F     INV_X8        18  31.6     8    15     312    (-,-) 
  g180522/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    15     326    (-,-) 
  g180520/ZN           -       A2->ZN F     NAND2_X1       1   1.4     7    13     339    (-,-) 
  cpuregs_reg[2][13]/D -       -      F     DFF_X1         1     -     -     0     339    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 935: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[23][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN        -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g199003/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    15     325    (-,-) 
  g197266/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     345    (-,-) 
  cpuregs_reg[23][9]/D -       -      R     DFF_X1         1    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------------



Path 936: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN           -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN           -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164059/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g199299/ZN           -       A->ZN  F     OAI21_X1       1   1.4    10    18     338    (-,-) 
  cpuregs_reg[13][4]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 937: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[26][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199511/ZN           -       A1->ZN F     NAND3_X4       4 15.7    17    24     298    (-,-) 
  g199512/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     323    (-,-) 
  g163411/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     338    (-,-) 
  cpuregs_reg[26][4]/D -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 938: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[26][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199511/ZN           -       A1->ZN F     NAND3_X4       4 15.7    17    24     298    (-,-) 
  g199512/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     323    (-,-) 
  g163410/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     338    (-,-) 
  cpuregs_reg[26][3]/D -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 939: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[26][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g199511/ZN           -       A1->ZN F     NAND3_X4       4 15.7    17    24     298    (-,-) 
  g199512/ZN           -       A->ZN  R     INV_X8        20 39.1    14    26     323    (-,-) 
  g163845/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    15     338    (-,-) 
  cpuregs_reg[26][0]/D -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 940: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN           -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN           -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164064/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g163056/ZN           -       A->ZN  F     OAI21_X1       1   1.4    10    18     338    (-,-) 
  cpuregs_reg[13][9]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 941: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[31][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g199020/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163566/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[31][9]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 942: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[31][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g176099/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163565/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[31][8]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 943: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[31][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g198009/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163564/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[31][7]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 944: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[31][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164686/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163563/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[31][6]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 945: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[31][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164685/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163562/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[31][5]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 946: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[31][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164684/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163561/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[31][4]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 947: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[31][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164683/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163560/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[31][3]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 948: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[31][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164732/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163816/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[31][2]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 949: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[31][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164682/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163559/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[31][1]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 950: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[31][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183682/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183684/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g181883/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163829/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[31][0]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 951: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[29][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g169121_dup181560/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     302    (-,-) 
  g181569/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     320    (-,-) 
  g197395/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     338    (-,-) 
  cpuregs_reg[29][14]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 952: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[26][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183655/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g194953/ZN            -       A->ZN  R     INV_X8        19 34.4    13    21     312    (-,-) 
  g181537/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163418/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[26][11]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 953: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[26][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183655/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g194953/ZN           -       A->ZN  R     INV_X8        19 34.4    13    21     312    (-,-) 
  g199017/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163416/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[26][9]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 954: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[26][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183655/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g194953/ZN           -       A->ZN  R     INV_X8        19 34.4    13    21     312    (-,-) 
  g176085/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163415/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[26][8]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 955: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[26][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183655/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g194953/ZN           -       A->ZN  R     INV_X8        19 34.4    13    21     312    (-,-) 
  g198020/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163414/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[26][7]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 956: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[26][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183655/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g194953/ZN           -       A->ZN  R     INV_X8        19 34.4    13    21     312    (-,-) 
  g164569/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163413/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[26][6]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 957: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[26][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183655/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g194953/ZN           -       A->ZN  R     INV_X8        19 34.4    13    21     312    (-,-) 
  g164725/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163811/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[26][2]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 958: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[26][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183655/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g194953/ZN           -       A->ZN  R     INV_X8        19 34.4    13    21     312    (-,-) 
  g164565/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163409/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[26][1]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 959: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN            -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g181530/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163388/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][11]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 960: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g199019/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163386/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][9]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 961: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g176094/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163385/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][8]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 962: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g198018/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163384/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][7]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 963: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164552/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163383/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][6]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 964: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164551/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163382/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][5]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 965: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164550/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163381/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][4]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 966: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164549/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163380/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][3]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 967: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164724/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163810/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][2]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 968: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g164548/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163379/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][1]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 969: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[25][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187824/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187827/ZN           -       A->ZN  R     INV_X8        19 34.5    13    21     312    (-,-) 
  g181887/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163844/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[25][0]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 970: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[23][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN            -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN         -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g199347/ZN            -       A2->ZN F     NAND2_X1       1  1.8     8    16     326    (-,-) 
  g197274/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[23][15]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 971: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[22][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g169121_dup181560/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     302    (-,-) 
  g181568/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     320    (-,-) 
  g194512/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     338    (-,-) 
  cpuregs_reg[22][14]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 972: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[22][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g169100_dup181844/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     302    (-,-) 
  g181846/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     320    (-,-) 
  g194513/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     338    (-,-) 
  cpuregs_reg[22][13]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 973: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[21][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN            -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN         -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g181573/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    16     325    (-,-) 
  g200255/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][14]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 974: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[21][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN            -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN         -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g181851/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    16     325    (-,-) 
  g200257/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][13]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 975: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[21][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN            -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN         -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g185812/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    16     325    (-,-) 
  g200256/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][12]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 976: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[17][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179684/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6990/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g190429/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g169100_dup181844/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     302    (-,-) 
  g181855/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     320    (-,-) 
  g163150/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     338    (-,-) 
  cpuregs_reg[17][13]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 977: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN            -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN            -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN            -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164070/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g163062/ZN            -       A->ZN  F     OAI21_X1       1   1.4    10    18     338    (-,-) 
  cpuregs_reg[13][15]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 978: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN           -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN           -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164061/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g163053/ZN           -       A->ZN  F     OAI21_X1       1   1.4    10    18     338    (-,-) 
  cpuregs_reg[13][6]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 979: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN           -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN           -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164060/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g183009/ZN           -       A->ZN  F     OAI21_X1       1   1.4    10    18     338    (-,-) 
  cpuregs_reg[13][5]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 980: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN           -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN           -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164058/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g163050/ZN           -       A->ZN  F     OAI21_X1       1   1.4    10    18     338    (-,-) 
  cpuregs_reg[13][3]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 981: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN           -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN           -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164057/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g163799/ZN           -       A->ZN  F     OAI21_X1       1   1.4    10    18     338    (-,-) 
  cpuregs_reg[13][2]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 982: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN           -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN           -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164056/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g163049/ZN           -       A->ZN  F     OAI21_X1       1   1.4    10    18     338    (-,-) 
  cpuregs_reg[13][1]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 983: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN           -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN           -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164055/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g163820/ZN           -       A->ZN  F     OAI21_X1       1   1.4    10    18     338    (-,-) 
  cpuregs_reg[13][0]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 984: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[7][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199266/ZN           -       A1->ZN F     NAND2_X4       6 23.9    14    23     270    (-,-) 
  g199271/ZN           -       A->ZN  R     INV_X4        16 29.2    19    30     299    (-,-) 
  g195411/ZN           -       A1->ZN R     OR2_X1         1  2.0     8    27     326    (-,-) 
  g195409/ZN           -       A2->ZN F     NAND2_X1       1  1.4     7    12     339    (-,-) 
  cpuregs_reg[7][14]/D -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 985: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[4][14]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN           -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g180441/ZN           -       A->ZN  F     INV_X8        16  28.2     8    14     311    (-,-) 
  g180733/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    15     326    (-,-) 
  g180731/ZN           -       A2->ZN F     NAND2_X1       1   1.4     7    13     339    (-,-) 
  cpuregs_reg[4][14]/D -       -      F     DFF_X1         1     -     -     0     339    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 986: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN            -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g181538/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163538/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][11]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 987: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g199015/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163536/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][9]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 988: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g176083/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163535/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][8]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 989: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g198022/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163534/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][7]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 990: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164669/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163533/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][6]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 991: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164668/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163532/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][5]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 992: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164667/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163531/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][4]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 993: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164666/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163530/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][3]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 994: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164731/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163815/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][2]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 995: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164665/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163529/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][1]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 996: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[30][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g183673/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g183675/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g181886/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163828/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[30][0]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 997: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[24][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN            -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN            -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN            -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN            -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN            -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g181520/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163358/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[24][11]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 998: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[24][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g176092/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163355/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[24][8]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 999: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[24][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164463/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163353/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[24][6]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1000: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[24][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164535/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163352/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[24][5]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1001: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[24][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164534/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163351/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[24][4]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1002: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[24][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164533/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163350/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[24][3]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1003: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[24][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164723/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163809/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[24][2]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1004: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[24][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g164532/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163349/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[24][1]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1005: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[24][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g177644/ZN           -       A->ZN  F     INV_X8         1 45.2     8    15     257    (-,-) 
  g199507/ZN           -       A->ZN  R     INV_X32       13 81.2     9    16     273    (-,-) 
  g187815/ZN           -       A1->ZN F     NAND2_X4       3 16.0    11    18     291    (-,-) 
  g187817/ZN           -       A->ZN  R     INV_X8        19 34.3    13    21     312    (-,-) 
  g181879/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     326    (-,-) 
  g163843/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[24][0]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1006: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[23][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN        -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197286/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     326    (-,-) 
  g197285/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[23][4]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1007: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[22][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[17]/Q       -       CK->Q  R     DFF_X1         7 12.4    31   109     109    (-,-) 
  add_1312_30_g189060/ZN -       A2->ZN R     AND2_X2        3  7.1    13    41     150    (-,-) 
  add_1312_30_g7090/ZN   -       A2->ZN F     NAND2_X1       1  1.9     8    15     165    (-,-) 
  add_1312_30_g7064/ZN   -       A2->ZN R     NOR2_X1        1  1.9    16    29     193    (-,-) 
  add_1312_30_g7031/ZN   -       A1->ZN F     NAND3_X1       1  2.4    13    22     215    (-,-) 
  add_1312_30_g7008/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    42     258    (-,-) 
  g181459/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     285    (-,-) 
  g169114_dup188811/ZN   -       A1->ZN F     NAND2_X4      12 20.2    14    24     309    (-,-) 
  g197423/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     327    (-,-) 
  g197422/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     339    (-,-) 
  cpuregs_reg[22][19]/D  -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1008: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[21][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN        -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g176089/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    16     325    (-,-) 
  g188562/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][8]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1009: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[4][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN           -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g180441/ZN           -       A->ZN  F     INV_X8        16  28.2     8    14     311    (-,-) 
  g180440/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    15     326    (-,-) 
  g180438/ZN           -       A2->ZN F     NAND2_X1       1   1.4     7    13     339    (-,-) 
  cpuregs_reg[4][13]/D -       -      F     DFF_X1         1     -     -     0     339    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1010: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[23][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN            -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN         -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197273/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g197272/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[23][11]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1011: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[23][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN        -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197296/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g197295/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[23][5]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1012: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[23][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN        -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197298/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g197297/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[23][3]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1013: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[23][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN        -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197261/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g197260/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[23][2]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1014: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[23][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN        -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197284/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g197283/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[23][1]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1015: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[21][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN        -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g164722/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     325    (-,-) 
  g200260/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][2]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1016: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[21][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN        -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g164515/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     325    (-,-) 
  g200263/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][1]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1017: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN            -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN            -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN            -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164066/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g163058/ZN            -       A->ZN  F     OAI21_X1       1   1.4     9    18     338    (-,-) 
  cpuregs_reg[13][11]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1018: VIOLATED (-178 ps) Setup Check with Pin alu_out_q_reg[9]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -178                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[5]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[5]/QN  -       CK->QN R     DFF_X1         4  7.4    22    78      78    (-,-) 
  g200036/ZN         -       A1->ZN F     NAND2_X1       4  7.9    18    31     108    (-,-) 
  g196941/ZN         -       A1->ZN R     NAND3_X1       1  3.4    16    25     133    (-,-) 
  g84009__196940/ZN  -       A1->ZN F     NAND2_X2       2  4.9     9    17     150    (-,-) 
  g83860__7675/ZN    -       A1->ZN R     NAND2_X2       1  3.4    10    15     164    (-,-) 
  g83800__2250/ZN    -       A1->ZN F     NAND2_X2       1  3.2     8    13     177    (-,-) 
  g83754__1309/ZN    -       A1->ZN R     NAND2_X2       2  5.5    12    17     194    (-,-) 
  g59/ZN             -       A1->ZN R     AND2_X2        1  3.4     9    31     224    (-,-) 
  g178586/ZN         -       A1->ZN F     NAND2_X2       4  7.2    10    17     241    (-,-) 
  g169587/ZN         -       B1->ZN R     AOI21_X1       1  2.5    25    31     272    (-,-) 
  g168325/ZN         -       A->ZN  R     XNOR2_X1       1  1.9    20    43     315    (-,-) 
  g165636/ZN         -       C1->ZN F     OAI211_X1      1  1.4    14    21     336    (-,-) 
  alu_out_q_reg[9]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1019: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[21][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN        -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g199012/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    15     325    (-,-) 
  g200254/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     344    (-,-) 
  cpuregs_reg[21][9]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1020: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[15][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN        -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185081/ZN        -       A->ZN  F     INV_X8        33 60.7    10    18     307    (-,-) 
  g185080/ZN           -       A1->ZN R     NAND2_X2       1  2.0     8    13     320    (-,-) 
  g163656/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    17     337    (-,-) 
  cpuregs_reg[15][9]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1021: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[13][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3  10.2    16    40     241    (-,-) 
  g184845/ZN           -       A1->ZN R     AND2_X4        1  25.5    18    44     285    (-,-) 
  g164871/ZN           -       A->ZN  F     INV_X16       64 109.6    10    19     304    (-,-) 
  g164062/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    16     320    (-,-) 
  g163054/ZN           -       A->ZN  F     OAI21_X1       1   1.4     9    18     338    (-,-) 
  cpuregs_reg[13][7]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1022: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[7][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g194979/ZN             -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185815/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     319    (-,-) 
  g190467/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     337    (-,-) 
  cpuregs_reg[7][12]/D   -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1023: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[7][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181402_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185851/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     319    (-,-) 
  g190493/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     337    (-,-) 
  cpuregs_reg[7][10]/D   -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1024: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[6][8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -178                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN          -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN          -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g195991/ZN          -       A->ZN  F     INV_X2         1   6.0     8    12     313    (-,-) 
  g195990/ZN          -       A->ZN  R     INV_X4         4   7.6     7    13     326    (-,-) 
  g195988/ZN          -       B1->ZN F     OAI21_X1       1   1.4     9    12     338    (-,-) 
  cpuregs_reg[6][8]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1025: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[21][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -178                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN            -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN         -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g199350/ZN            -       A2->ZN F     NAND2_X1       1  1.8     8    16     325    (-,-) 
  g188561/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][15]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1026: VIOLATED (-178 ps) Setup Check with Pin reg_op2_reg[9]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -178                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g187839/ZN              -       A->ZN  F     INV_X2         4 10.2     8    14     103    (-,-) 
  g182202/ZN              -       A2->ZN R     NAND2_X2       1  6.6    13    20     123    (-,-) 
  g169691/ZN              -       A->ZN  F     INV_X4         9 35.2    11    19     142    (-,-) 
  g169147/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    33     176    (-,-) 
  g168939/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     195    (-,-) 
  g167846/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    16     211    (-,-) 
  g165791/ZN              -       A2->ZN F     NAND4_X1       1  1.9    16    28     240    (-,-) 
  g165729/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     272    (-,-) 
  g165176/ZN              -       A2->ZN F     NAND4_X1       1  1.8    16    30     302    (-,-) 
  g198763/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     320    (-,-) 
  g198762/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    17     337    (-,-) 
  reg_op2_reg[9]/D        -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1027: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[6][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181402_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g196009/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     319    (-,-) 
  g196008/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     337    (-,-) 
  cpuregs_reg[6][10]/D   -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1028: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[2][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181402_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185858/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     319    (-,-) 
  g162373/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     337    (-,-) 
  cpuregs_reg[2][10]/D   -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1029: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[1][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181402_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185857/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     319    (-,-) 
  g198284/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     337    (-,-) 
  cpuregs_reg[1][10]/D   -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1030: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[5][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g194979/ZN             -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185816/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     319    (-,-) 
  g176000/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     337    (-,-) 
  cpuregs_reg[5][12]/D   -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1031: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[3][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g194979/ZN             -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185817/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     319    (-,-) 
  g175975/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     337    (-,-) 
  cpuregs_reg[3][12]/D   -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1032: VIOLATED (-178 ps) Setup Check with Pin cpuregs_reg[3][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179683/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g7005/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185835/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g181402_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185859/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     319    (-,-) 
  g175979/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     337    (-,-) 
  cpuregs_reg[3][10]/D   -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1033: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[29][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN           -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z         -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt197396/ZN        -       A->ZN  R     INV_X16       13 24.4     7    13     325    (-,-) 
  g197404/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     337    (-,-) 
  cpuregs_reg[29][4]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1034: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[29][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN           -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z         -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt197396/ZN        -       A->ZN  R     INV_X16       13 24.4     7    13     325    (-,-) 
  g197412/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     337    (-,-) 
  cpuregs_reg[29][3]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1035: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[29][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN           -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z         -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt197396/ZN        -       A->ZN  R     INV_X16       13 24.4     7    13     325    (-,-) 
  g197405/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     337    (-,-) 
  cpuregs_reg[29][0]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1036: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[21][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -177                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN            -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN         -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g181518/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g200259/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][11]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1037: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[21][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN        -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g198004/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g200252/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][7]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1038: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[21][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN        -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g164519/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g188564/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][6]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1039: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[21][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN        -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g164518/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g200250/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][5]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1040: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[21][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN        -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g164517/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g188563/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][4]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1041: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[21][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN        -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g164516/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g191509/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][3]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1042: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[21][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165104/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt194789/ZN        -       A->ZN  R     INV_X16       39 82.3    16    28     310    (-,-) 
  g181882/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     325    (-,-) 
  g200258/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[21][0]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1043: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[15][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN        -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185081/ZN        -       A->ZN  F     INV_X8        33 60.7    10    18     307    (-,-) 
  g164030/ZN           -       A1->ZN R     NAND2_X2       1  2.0     8    13     320    (-,-) 
  g163654/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    17     337    (-,-) 
  cpuregs_reg[15][7]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1044: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[1][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179681/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6991/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    40     250    (-,-) 
  g185808/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g194979/ZN             -       A1->ZN F     NAND2_X4      12 20.2    14    24     301    (-,-) 
  g185813/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     319    (-,-) 
  g198290/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     337    (-,-) 
  cpuregs_reg[1][12]/D   -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1045: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[2][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -177                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN              -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN           -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g180952/ZN           -       A->ZN  F     INV_X8        18  31.6     8    15     312    (-,-) 
  g180552/ZN           -       A1->ZN R     NAND2_X1       1   1.9    10    14     326    (-,-) 
  g180550/ZN           -       A1->ZN F     NAND2_X1       1   1.4     7    12     338    (-,-) 
  cpuregs_reg[2][15]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1046: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[2][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN             -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN          -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g180952/ZN          -       A->ZN  F     INV_X8        18  31.6     8    15     312    (-,-) 
  g180916/ZN          -       A1->ZN R     NAND2_X1       1   1.9    10    14     326    (-,-) 
  g180914/ZN          -       A1->ZN F     NAND2_X1       1   1.4     7    12     338    (-,-) 
  cpuregs_reg[2][0]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1047: VIOLATED (-177 ps) Setup Check with Pin reg_op2_reg[8]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g168020/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g165798/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165726/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g165162/ZN               -       A2->ZN F     NAND4_X1       1  1.8    16    30     301    (-,-) 
  g198747/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     320    (-,-) 
  g198746/ZN               -       A1->ZN F     NAND3_X1       1  1.4    10    17     336    (-,-) 
  reg_op2_reg[8]/D         -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1048: VIOLATED (-177 ps) Setup Check with Pin reg_op2_reg[25]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  7.7    19    77      77    (-,-) 
  g177737/ZN              -       A->ZN  R     INV_X4         8 18.2    14    25     102    (-,-) 
  g177745/ZN              -       A->ZN  F     INV_X2         3  8.3     8    13     116    (-,-) 
  g194549/ZN              -       A1->ZN F     AND3_X4        4 20.9    10    34     150    (-,-) 
  g168818/ZN              -       A1->ZN R     NAND2_X4       4 12.2    13    18     168    (-,-) 
  g168610/ZN              -       A->ZN  F     INV_X4        29 48.5    14    23     191    (-,-) 
  g167537/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     209    (-,-) 
  g166001/ZN              -       A2->ZN F     NAND4_X1       1  1.9    16    28     237    (-,-) 
  g165768/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     270    (-,-) 
  g165171/ZN              -       A3->ZN F     NAND4_X1       1  1.8    16    32     301    (-,-) 
  g198787/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     320    (-,-) 
  g198786/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    17     336    (-,-) 
  reg_op2_reg[25]/D       -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1049: VIOLATED (-177 ps) Setup Check with Pin reg_op2_reg[24]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g194957/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g165796/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165700/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g165177/ZN               -       A2->ZN F     NAND4_X1       1  1.8    16    30     301    (-,-) 
  g198771/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     320    (-,-) 
  g198770/ZN               -       A1->ZN F     NAND3_X1       1  1.4    10    17     336    (-,-) 
  reg_op2_reg[24]/D        -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1050: VIOLATED (-177 ps) Setup Check with Pin reg_op2_reg[23]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  7.7    19    77      77    (-,-) 
  g177737/ZN              -       A->ZN  R     INV_X4         8 18.2    14    25     102    (-,-) 
  g177745/ZN              -       A->ZN  F     INV_X2         3  8.3     8    13     116    (-,-) 
  g194549/ZN              -       A1->ZN F     AND3_X4        4 20.9    10    34     150    (-,-) 
  g168818/ZN              -       A1->ZN R     NAND2_X4       4 12.2    13    18     168    (-,-) 
  g168610/ZN              -       A->ZN  F     INV_X4        29 48.5    14    23     191    (-,-) 
  g167594/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     209    (-,-) 
  g166128/ZN              -       A2->ZN F     NAND4_X1       1  1.9    16    28     237    (-,-) 
  g165765/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     270    (-,-) 
  g165189/ZN              -       A3->ZN F     NAND4_X1       1  1.8    16    32     301    (-,-) 
  g198795/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     320    (-,-) 
  g198794/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    17     336    (-,-) 
  reg_op2_reg[23]/D       -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1051: VIOLATED (-177 ps) Setup Check with Pin reg_op2_reg[18]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  7.7    19    77      77    (-,-) 
  g177737/ZN              -       A->ZN  R     INV_X4         8 18.2    14    25     102    (-,-) 
  g177745/ZN              -       A->ZN  F     INV_X2         3  8.3     8    13     116    (-,-) 
  g194549/ZN              -       A1->ZN F     AND3_X4        4 20.9    10    34     150    (-,-) 
  g168818/ZN              -       A1->ZN R     NAND2_X4       4 12.2    13    18     168    (-,-) 
  g168610/ZN              -       A->ZN  F     INV_X4        29 48.5    14    23     191    (-,-) 
  g167593/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     209    (-,-) 
  g166171/ZN              -       A2->ZN F     NAND4_X1       1  1.9    16    28     237    (-,-) 
  g165755/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     270    (-,-) 
  g165157/ZN              -       A3->ZN F     NAND4_X1       1  1.8    16    32     301    (-,-) 
  g198803/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     320    (-,-) 
  g198802/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    17     336    (-,-) 
  reg_op2_reg[18]/D       -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1052: VIOLATED (-177 ps) Setup Check with Pin reg_op2_reg[15]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[11]/QN -       CK->QN R     DFF_X1         3  6.7    20    76      76    (-,-) 
  g185653/ZN               -       A->ZN  F     INV_X2         5 13.6    11    19      95    (-,-) 
  g194113/ZN               -       A2->ZN F     AND3_X2        4 15.5    12    43     138    (-,-) 
  g169150/ZN               -       A1->ZN R     NAND2_X2       4 17.7    26    34     172    (-,-) 
  g194958/ZN               -       A->ZN  F     INV_X8        29 48.5    12    20     191    (-,-) 
  g167853/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     208    (-,-) 
  g166147/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g165745/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     271    (-,-) 
  g165183/ZN               -       A2->ZN F     NAND4_X1       1  1.8    16    30     301    (-,-) 
  g198755/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     320    (-,-) 
  g198754/ZN               -       A1->ZN F     NAND3_X1       1  1.4    10    17     336    (-,-) 
  reg_op2_reg[15]/D        -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1053: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[29][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN            -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z          -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt197396/ZN         -       A->ZN  R     INV_X16       13 24.4     7    13     325    (-,-) 
  g197408/ZN            -       B1->ZN F     OAI21_X1       1  1.4     9    12     337    (-,-) 
  cpuregs_reg[29][11]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1054: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[29][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN           -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z         -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt197396/ZN        -       A->ZN  R     INV_X16       13 24.4     7    13     325    (-,-) 
  g197411/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     337    (-,-) 
  cpuregs_reg[29][9]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1055: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[29][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN           -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z         -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt197396/ZN        -       A->ZN  R     INV_X16       13 24.4     7    13     325    (-,-) 
  g197401/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     337    (-,-) 
  cpuregs_reg[29][8]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1056: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[29][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN           -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z         -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt197396/ZN        -       A->ZN  R     INV_X16       13 24.4     7    13     325    (-,-) 
  g197402/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     337    (-,-) 
  cpuregs_reg[29][7]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1057: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[29][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN           -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z         -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt197396/ZN        -       A->ZN  R     INV_X16       13 24.4     7    13     325    (-,-) 
  g197403/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     337    (-,-) 
  cpuregs_reg[29][5]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1058: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[29][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN           -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z         -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt197396/ZN        -       A->ZN  R     INV_X16       13 24.4     7    13     325    (-,-) 
  g197406/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     337    (-,-) 
  cpuregs_reg[29][2]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1059: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[29][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g183480/ZN           -       A1->ZN F     NAND3_X4       2 17.1    17    29     277    (-,-) 
  fopt197394/Z         -       A->Z   F     BUF_X8         9 40.9     9    35     312    (-,-) 
  fopt197396/ZN        -       A->ZN  R     INV_X16       13 24.4     7    13     325    (-,-) 
  g197409/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     337    (-,-) 
  cpuregs_reg[29][1]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1060: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[17][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -177                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN            -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181967/ZN         -       A->ZN  R     INV_X4        16 29.6    20    31     308    (-,-) 
  g185792/ZN            -       A2->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g163152/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     343    (-,-) 
  cpuregs_reg[17][15]/D -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1061: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[17][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -177                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g169125_dup/ZN         -       A1->ZN R     NAND2_X4      12 26.7    21    31     308    (-,-) 
  g176102/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g163145/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    20     343    (-,-) 
  cpuregs_reg[17][8]/D   -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1062: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[4][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -177                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g169125_dup/ZN         -       A1->ZN R     NAND2_X4      12 26.7    21    31     308    (-,-) 
  g176101/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g162346/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    20     343    (-,-) 
  cpuregs_reg[4][8]/D    -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1063: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[2][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -177                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g169125_dup/ZN         -       A1->ZN R     NAND2_X4      12 26.7    21    31     308    (-,-) 
  g176096/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g162374/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    20     343    (-,-) 
  cpuregs_reg[2][8]/D    -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1064: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[1][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -177                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g169125_dup/ZN         -       A1->ZN R     NAND2_X4      12 26.7    21    31     308    (-,-) 
  g198296/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g198295/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    20     343    (-,-) 
  cpuregs_reg[1][8]/D    -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1065: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[4][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -177                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN           -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g180441/ZN           -       A->ZN  F     INV_X8        16  28.2     8    14     311    (-,-) 
  g180994/ZN           -       A1->ZN R     NAND2_X1       1   1.9    10    14     326    (-,-) 
  g180992/ZN           -       A1->ZN F     NAND2_X1       1   1.4     7    12     338    (-,-) 
  cpuregs_reg[4][15]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1066: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[17][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN           -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181967/ZN        -       A->ZN  R     INV_X4        16 29.6    20    31     308    (-,-) 
  g199024/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g163146/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     343    (-,-) 
  cpuregs_reg[17][9]/D -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1067: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[17][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN           -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181967/ZN        -       A->ZN  R     INV_X4        16 29.6    20    31     308    (-,-) 
  g198019/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g163144/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     343    (-,-) 
  cpuregs_reg[17][7]/D -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1068: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[17][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN           -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181967/ZN        -       A->ZN  R     INV_X4        16 29.6    20    31     308    (-,-) 
  g164450/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g163143/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     343    (-,-) 
  cpuregs_reg[17][6]/D -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1069: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[17][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN           -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181967/ZN        -       A->ZN  R     INV_X4        16 29.6    20    31     308    (-,-) 
  g164447/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     324    (-,-) 
  g163138/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     343    (-,-) 
  cpuregs_reg[17][3]/D -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1070: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[8][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN        -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN        -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199882/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199881/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     336    (-,-) 
  cpuregs_reg[8][15]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1071: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[8][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN        -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN        -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199873/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199872/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     336    (-,-) 
  cpuregs_reg[8][11]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1072: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[8][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN       -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN       -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199938/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199937/ZN          -       A->ZN  F     OAI21_X1       1  1.4    10    18     336    (-,-) 
  cpuregs_reg[8][9]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1073: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[8][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN       -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN       -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199898/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199897/ZN          -       A->ZN  F     OAI21_X1       1  1.4    10    18     336    (-,-) 
  cpuregs_reg[8][7]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1074: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[8][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN       -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN       -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199932/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199931/ZN          -       A->ZN  F     OAI21_X1       1  1.4    10    18     336    (-,-) 
  cpuregs_reg[8][6]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1075: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[8][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN       -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN       -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199904/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199903/ZN          -       A->ZN  F     OAI21_X1       1  1.4    10    18     336    (-,-) 
  cpuregs_reg[8][5]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1076: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[8][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN       -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN       -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199878/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199877/ZN          -       A->ZN  F     OAI21_X1       1  1.4    10    18     336    (-,-) 
  cpuregs_reg[8][4]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1077: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[8][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN       -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN       -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199930/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199929/ZN          -       A->ZN  F     OAI21_X1       1  1.4    10    18     336    (-,-) 
  cpuregs_reg[8][2]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1078: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[8][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN       -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN       -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199934/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199933/ZN          -       A->ZN  F     OAI21_X1       1  1.4    10    18     336    (-,-) 
  cpuregs_reg[8][0]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1079: VIOLATED (-177 ps) Setup Check with Pin cpuregs_reg[8][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -177                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN       -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN       -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199928/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199927/ZN          -       A->ZN  F     OAI21_X1       1  1.4    10    18     336    (-,-) 
  cpuregs_reg[8][3]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1080: VIOLATED (-176 ps) Setup Check with Pin cpuregs_reg[8][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -176                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199790/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    22     269    (-,-) 
  fopt199875/ZN       -       A->ZN  R     INV_X8         2 37.5    14    24     292    (-,-) 
  fopt199874/ZN       -       A->ZN  F     INV_X16       31 51.8     7    12     304    (-,-) 
  g199896/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    14     318    (-,-) 
  g199895/ZN          -       A->ZN  F     OAI21_X1       1  1.4     9    18     336    (-,-) 
  cpuregs_reg[8][1]/D -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1081: VIOLATED (-176 ps) Setup Check with Pin cpuregs_reg[6][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -176                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN           -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g198845/ZN           -       A1->ZN R     NAND2_X1       1  1.9    12    21     324    (-,-) 
  g198844/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     337    (-,-) 
  cpuregs_reg[6][17]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1082: VIOLATED (-176 ps) Setup Check with Pin cpuregs_reg[1][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -176                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[16]/Q     -       CK->Q  R     DFF_X1         8 12.0    30   108     108    (-,-) 
  add_1312_30_g7102/ZN -       A2->ZN R     AND2_X1        1  1.9     9    38     145    (-,-) 
  add_1312_30_g7086/ZN -       A1->ZN F     NAND2_X1       1  3.5    10    16     162    (-,-) 
  add_1312_30_g7061/ZN -       A2->ZN R     NOR2_X2        1  1.9    12    25     186    (-,-) 
  add_1312_30_g7049/ZN -       A1->ZN F     NAND3_X1       1  2.4    12    21     207    (-,-) 
  add_1312_30_g7009/ZN -       A->ZN  F     XNOR2_X1       1  3.2    12    42     249    (-,-) 
  g169815/ZN           -       A1->ZN R     NAND2_X2       1  6.3    13    20     269    (-,-) 
  g194954/ZN           -       A1->ZN F     NAND2_X4      24 44.4    23    34     303    (-,-) 
  g200266/ZN           -       A1->ZN R     NAND2_X1       1  1.9    12    21     324    (-,-) 
  g200265/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     337    (-,-) 
  cpuregs_reg[1][17]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1083: VIOLATED (-176 ps) Setup Check with Pin count_cycle_reg[33]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[33]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -176                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  fopt186907/ZN              -       A->ZN  F     INV_X2         2  3.4     5     8     272    (-,-) 
  inc_add_1428_40_g971/ZN    -       A1->ZN R     NOR2_X1        1  2.0    17    23     295    (-,-) 
  inc_add_1428_40_g921/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    17     312    (-,-) 
  g172208/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     337    (-,-) 
  count_cycle_reg[33]/D      -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1084: VIOLATED (-176 ps) Setup Check with Pin cpuregs_reg[17][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -176                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z             -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN            -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN            -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN            -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN            -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN            -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181973/ZN         -       A->ZN  R     INV_X8        24 54.6    18    31     307    (-,-) 
  g181534/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     323    (-,-) 
  g163148/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     342    (-,-) 
  cpuregs_reg[17][11]/D -       -      R     DFF_X1         1    -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1085: VIOLATED (-176 ps) Setup Check with Pin cpuregs_reg[17][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -176                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN           -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181973/ZN        -       A->ZN  R     INV_X8        24 54.6    18    31     307    (-,-) 
  g164448/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     323    (-,-) 
  g163139/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     342    (-,-) 
  cpuregs_reg[17][4]/D -       -      R     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1086: VIOLATED (-176 ps) Setup Check with Pin cpuregs_reg[17][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -176                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN           -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181973/ZN        -       A->ZN  R     INV_X8        24 54.6    18    31     307    (-,-) 
  g164718/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     323    (-,-) 
  g163802/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     342    (-,-) 
  cpuregs_reg[17][2]/D -       -      R     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1087: VIOLATED (-176 ps) Setup Check with Pin cpuregs_reg[17][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -176                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN           -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181973/ZN        -       A->ZN  R     INV_X8        24 54.6    18    31     307    (-,-) 
  g164446/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     323    (-,-) 
  g163137/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     342    (-,-) 
  cpuregs_reg[17][1]/D -       -      R     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1088: VIOLATED (-176 ps) Setup Check with Pin cpuregs_reg[17][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -176                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN           -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181973/ZN        -       A->ZN  R     INV_X8        24 54.6    18    31     307    (-,-) 
  g195640/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     323    (-,-) 
  g163838/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     342    (-,-) 
  cpuregs_reg[17][0]/D -       -      R     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1089: VIOLATED (-176 ps) Setup Check with Pin cpuregs_reg[17][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -176                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g165108/ZN           -       A1->ZN F     NAND3_X4       2 17.0    17    29     277    (-,-) 
  fopt181973/ZN        -       A->ZN  R     INV_X8        24 54.6    18    31     307    (-,-) 
  g164449/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     323    (-,-) 
  g163141/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     342    (-,-) 
  cpuregs_reg[17][5]/D -       -      R     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1090: VIOLATED (-176 ps) Setup Check with Pin cpuregs_reg[6][13]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -176                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN           -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN           -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g200425/ZN           -       A1->ZN R     OR2_X2         1   2.0     6    24     324    (-,-) 
  g198830/ZN           -       A2->ZN F     NAND2_X1       1   1.4     7    12     336    (-,-) 
  cpuregs_reg[6][13]/D -       -      F     DFF_X1         1     -     -     0     336    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1091: VIOLATED (-175 ps) Setup Check with Pin alu_out_q_reg[6]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -175                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN  -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN         -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  g84692__4547/ZN    -       A2->ZN F     NAND2_X2       4  8.4    12    22     128    (-,-) 
  g174993/ZN         -       A2->ZN R     NOR2_X2        1  3.6    16    30     158    (-,-) 
  g178517/ZN         -       A2->ZN F     NOR2_X2        2  4.7     7    13     171    (-,-) 
  g178516/ZN         -       B1->ZN R     OAI21_X2       2  8.3    30    39     210    (-,-) 
  g174995/Z          -       A->Z   R     BUF_X2         3  7.6    12    32     242    (-,-) 
  g169604/ZN         -       B1->ZN F     AOI21_X1       2  4.1    12    20     262    (-,-) 
  g168262/ZN         -       A->ZN  F     XNOR2_X1       1  1.8    13    39     301    (-,-) 
  g189305/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    17     318    (-,-) 
  g189304/ZN         -       A1->ZN F     NAND3_X1       1  1.4    10    17     334    (-,-) 
  alu_out_q_reg[6]/D -       -      F     DFF_X1         1    -     -     0     334    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1092: VIOLATED (-175 ps) Setup Check with Pin cpuregs_reg[1][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -175                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN        -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198276/ZN        -       A->ZN  F     INV_X4         3 18.7     7    12     291    (-,-) 
  fopt175779/ZN        -       A->ZN  R     INV_X4         8 15.0    11    17     308    (-,-) 
  g185784/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    14     322    (-,-) 
  g198306/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     341    (-,-) 
  cpuregs_reg[1][15]/D -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1093: VIOLATED (-175 ps) Setup Check with Pin cpuregs_reg[1][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -175                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN        -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198276/ZN        -       A->ZN  F     INV_X4         3 18.7     7    12     291    (-,-) 
  fopt175779/ZN        -       A->ZN  R     INV_X4         8 15.0    11    17     308    (-,-) 
  g181532/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    14     322    (-,-) 
  g198283/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     341    (-,-) 
  cpuregs_reg[1][11]/D -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1094: VIOLATED (-175 ps) Setup Check with Pin cpuregs_reg[1][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -175                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN       -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198277/ZN       -       A->ZN  F     INV_X2         2 14.2     9    15     294    (-,-) 
  fopt175771/ZN       -       A->ZN  R     INV_X2         3  5.7    10    16     310    (-,-) 
  g199022/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     322    (-,-) 
  g198289/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     341    (-,-) 
  cpuregs_reg[1][9]/D -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1095: VIOLATED (-175 ps) Setup Check with Pin cpuregs_reg[23][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -175                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN        -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g198015/ZN           -       A1->ZN F     NAND2_X2       1  1.8     7    12     323    (-,-) 
  g197291/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     341    (-,-) 
  cpuregs_reg[23][7]/D -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1096: VIOLATED (-175 ps) Setup Check with Pin cpuregs_reg[23][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -175                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g182172/ZN           -       A->ZN  R     INV_X4         4 26.0    18    29     248    (-,-) 
  g197259/ZN           -       A1->ZN F     NAND3_X4       1 23.3    21    33     281    (-,-) 
  fopt197258/ZN        -       A->ZN  R     INV_X16       39 85.1    16    29     310    (-,-) 
  g197271/ZN           -       A1->ZN F     NAND2_X2       1  1.8     7    12     323    (-,-) 
  g197270/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     341    (-,-) 
  cpuregs_reg[23][6]/D -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1097: VIOLATED (-174 ps) Setup Check with Pin cpuregs_reg[5][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -174                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g176079/ZN             -       A1->ZN R     NAND2_X4      12 22.3    18    28     305    (-,-) 
  g176078/ZN             -       A2->ZN F     NAND2_X1       1  1.8     9    16     321    (-,-) 
  g176047/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     341    (-,-) 
  cpuregs_reg[5][8]/D    -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1098: VIOLATED (-174 ps) Setup Check with Pin cpuregs_reg[3][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -174                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g176079/ZN             -       A1->ZN R     NAND2_X4      12 22.3    18    28     305    (-,-) 
  g176082/ZN             -       A2->ZN F     NAND2_X1       1  1.8     9    16     321    (-,-) 
  g175955/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     341    (-,-) 
  cpuregs_reg[3][8]/D    -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1099: VIOLATED (-174 ps) Setup Check with Pin cpuregs_reg[2][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -174                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179686/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     210    (-,-) 
  add_1312_30_g6999/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     251    (-,-) 
  g181557/ZN             -       A1->ZN R     NAND2_X2       2 12.5    20    28     278    (-,-) 
  g176170/ZN             -       A1->ZN F     NAND2_X4      12 24.4    16    26     304    (-,-) 
  g180760/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    19     323    (-,-) 
  g180759/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     335    (-,-) 
  cpuregs_reg[2][14]/D   -       -      F     DFF_X1         1    -     -     0     335    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1100: VIOLATED (-174 ps) Setup Check with Pin cpuregs_reg[7][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -174                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g176079/ZN             -       A1->ZN R     NAND2_X4      12 22.3    18    28     305    (-,-) 
  g176090/ZN             -       A2->ZN F     NAND2_X1       1  1.8     9    16     321    (-,-) 
  g190483/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     340    (-,-) 
  cpuregs_reg[7][8]/D    -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1101: VIOLATED (-174 ps) Setup Check with Pin count_instr_reg[33]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[33]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -174                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  fopt182192/ZN              -       A->ZN  F     INV_X2         2  3.4     5     8     268    (-,-) 
  inc_add_1559_34_g971/ZN    -       A1->ZN R     NOR2_X1        1  2.0    17    23     291    (-,-) 
  inc_add_1559_34_g921/ZN    -       B1->ZN F     OAI21_X1       1  1.8    10    16     308    (-,-) 
  g168651/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     323    (-,-) 
  g168439/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     335    (-,-) 
  count_instr_reg[33]/D      -       -      F     DFF_X1         1    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1102: VIOLATED (-174 ps) Setup Check with Pin cpuregs_reg[2][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -174                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN              -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN           -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g180952/ZN           -       A->ZN  F     INV_X8        18  31.6     8    15     312    (-,-) 
  g180747/ZN           -       A1->ZN R     NAND2_X2       1   1.9     8    12     324    (-,-) 
  g180745/ZN           -       A1->ZN F     NAND2_X1       1   1.4     6    11     335    (-,-) 
  cpuregs_reg[2][11]/D -       -      F     DFF_X1         1     -     -     0     335    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1103: VIOLATED (-174 ps) Setup Check with Pin cpuregs_reg[22][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -174                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179687/Z  -       B->Z   R     XOR2_X1        1  3.4    30    54     248    (-,-) 
  g176080/ZN             -       A1->ZN F     NAND2_X2       2 11.9    17    29     277    (-,-) 
  g176079/ZN             -       A1->ZN R     NAND2_X4      12 22.3    18    28     305    (-,-) 
  g176086/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     321    (-,-) 
  g194509/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     340    (-,-) 
  cpuregs_reg[22][8]/D   -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1104: VIOLATED (-174 ps) Setup Check with Pin cpuregs_reg[4][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -174                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN          -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g180441/ZN          -       A->ZN  F     INV_X8        16  28.2     8    14     311    (-,-) 
  g181036/ZN          -       A1->ZN R     NAND2_X2       1   1.9     8    12     323    (-,-) 
  g181034/ZN          -       A1->ZN F     NAND2_X1       1   1.4     6    11     334    (-,-) 
  cpuregs_reg[4][0]/D -       -      F     DFF_X1         1     -     -     0     334    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1105: VIOLATED (-174 ps) Setup Check with Pin cpuregs_reg[1][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -174                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN       -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198276/ZN       -       A->ZN  F     INV_X4         3 18.7     7    12     291    (-,-) 
  fopt200264/ZN       -       A->ZN  R     INV_X8         9 16.4     8    14     304    (-,-) 
  g198278/ZN          -       A1->ZN R     OR2_X2         1  1.9     6    20     324    (-,-) 
  g189271/ZN          -       A1->ZN F     NAND2_X1       1  1.4     6    11     334    (-,-) 
  cpuregs_reg[1][0]/D -       -      F     DFF_X1         1    -     -     0     334    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1106: VIOLATED (-174 ps) Setup Check with Pin cpuregs_reg[1][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -174                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN       -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198276/ZN       -       A->ZN  F     INV_X4         3 18.7     7    12     291    (-,-) 
  fopt175779/ZN       -       A->ZN  R     INV_X4         8 15.0    11    17     308    (-,-) 
  g198005/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     321    (-,-) 
  g198302/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     340    (-,-) 
  cpuregs_reg[1][7]/D -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1107: VIOLATED (-173 ps) Setup Check with Pin cpuregs_reg[22][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=    -173                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179685/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     214    (-,-) 
  g192537/ZN             -       A->ZN  F     XNOR2_X2       1  6.0    12    40     254    (-,-) 
  g199342/ZN             -       A1->ZN R     NAND2_X4       3 15.8    14    22     276    (-,-) 
  g169117_dup_dup/ZN     -       A1->ZN F     NAND2_X2       6 10.2    14    22     298    (-,-) 
  g199351/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     315    (-,-) 
  g196877/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     333    (-,-) 
  cpuregs_reg[22][15]/D  -       -      F     DFF_X1         1    -     -     0     333    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1108: VIOLATED (-173 ps) Setup Check with Pin cpuregs_reg[5][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=    -173                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179685/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     214    (-,-) 
  g192537/ZN             -       A->ZN  F     XNOR2_X2       1  6.0    12    40     254    (-,-) 
  g199342/ZN             -       A1->ZN R     NAND2_X4       3 15.8    14    22     276    (-,-) 
  g169117_dup_dup/ZN     -       A1->ZN F     NAND2_X2       6 10.2    14    22     298    (-,-) 
  g199353/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     315    (-,-) 
  g176037/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     333    (-,-) 
  cpuregs_reg[5][15]/D   -       -      F     DFF_X1         1    -     -     0     333    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1109: VIOLATED (-173 ps) Setup Check with Pin cpuregs_reg[3][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -173                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179685/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     214    (-,-) 
  g192537/ZN             -       A->ZN  F     XNOR2_X2       1  6.0    12    40     254    (-,-) 
  g199342/ZN             -       A1->ZN R     NAND2_X4       3 15.8    14    22     276    (-,-) 
  g195038/ZN             -       A1->ZN F     NAND2_X4      12 20.2    13    22     297    (-,-) 
  g185783/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     315    (-,-) 
  g175963/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     332    (-,-) 
  cpuregs_reg[3][15]/D   -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1110: VIOLATED (-172 ps) Setup Check with Pin cpuregs_reg[15][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN        -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185083/ZN        -       A->ZN  F     INV_X8        14 23.5     6    11     300    (-,-) 
  g164023/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     314    (-,-) 
  g185094/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     332    (-,-) 
  cpuregs_reg[15][0]/D -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1111: VIOLATED (-172 ps) Setup Check with Pin cpuregs_reg[15][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -172                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN            -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN            -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN         -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185083/ZN         -       A->ZN  F     INV_X8        14 23.5     6    11     300    (-,-) 
  g185085/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    14     314    (-,-) 
  g163662/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     332    (-,-) 
  cpuregs_reg[15][15]/D -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1112: VIOLATED (-172 ps) Setup Check with Pin cpuregs_reg[15][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -172                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN            -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN               -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN            -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN            -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN            -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN            -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN         -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185083/ZN         -       A->ZN  F     INV_X8        14 23.5     6    11     300    (-,-) 
  g185086/ZN            -       A1->ZN R     NAND2_X1       1  2.0    10    14     314    (-,-) 
  g163658/ZN            -       A->ZN  F     OAI21_X1       1  1.4    10    18     332    (-,-) 
  cpuregs_reg[15][11]/D -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1113: VIOLATED (-172 ps) Setup Check with Pin cpuregs_reg[15][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN        -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185083/ZN        -       A->ZN  F     INV_X8        14 23.5     6    11     300    (-,-) 
  g185456/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     314    (-,-) 
  g163653/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     332    (-,-) 
  cpuregs_reg[15][6]/D -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1114: VIOLATED (-172 ps) Setup Check with Pin cpuregs_reg[15][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN        -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185083/ZN        -       A->ZN  F     INV_X8        14 23.5     6    11     300    (-,-) 
  g185082/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     314    (-,-) 
  g183011/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     332    (-,-) 
  cpuregs_reg[15][5]/D -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1115: VIOLATED (-172 ps) Setup Check with Pin cpuregs_reg[15][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -172                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN        -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185083/ZN        -       A->ZN  F     INV_X8        14 23.5     6    11     300    (-,-) 
  g185459/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     314    (-,-) 
  g163819/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     332    (-,-) 
  cpuregs_reg[15][2]/D -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1116: VIOLATED (-172 ps) Setup Check with Pin cpuregs_reg[6][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -172                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179688/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    20     213    (-,-) 
  add_1312_30_g6993/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     253    (-,-) 
  g181516/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     273    (-,-) 
  g181515/ZN             -       A1->ZN F     NAND2_X4      12 24.4    15    23     296    (-,-) 
  g195987/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     314    (-,-) 
  g195986/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     332    (-,-) 
  cpuregs_reg[6][11]/D   -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1117: VIOLATED (-172 ps) Setup Check with Pin cpu_state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -172                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN         -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN         -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN         -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g196266/ZN         -       A1->ZN R     AND2_X2        2  6.6    12    35     214    (-,-) 
  g196265/ZN         -       A1->ZN F     NAND3_X2       3  5.4    14    22     236    (-,-) 
  g178325/ZN         -       A1->ZN R     NAND3_X1       1  3.4    16    22     258    (-,-) 
  g163298/ZN         -       A1->ZN F     NAND2_X2       5  9.6    13    22     280    (-,-) 
  g162687/ZN         -       A1->ZN R     NOR2_X2        3  5.5    20    30     310    (-,-) 
  g161489/ZN         -       A1->ZN F     NAND2_X1       1  1.8    11    16     326    (-,-) 
  g197534/ZN         -       A1->ZN R     NAND2_X1       1  1.4     9    14     341    (-,-) 
  cpu_state_reg[0]/D -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1118: VIOLATED (-172 ps) Setup Check with Pin cpuregs_reg[4][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -172                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179688/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    20     213    (-,-) 
  add_1312_30_g6993/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     253    (-,-) 
  g181516/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     273    (-,-) 
  g181515/ZN             -       A1->ZN F     NAND2_X4      12 24.4    15    23     296    (-,-) 
  g181524/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     314    (-,-) 
  g162342/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     332    (-,-) 
  cpuregs_reg[4][11]/D   -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1119: VIOLATED (-172 ps) Setup Check with Pin cpu_state_reg[7]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -172                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN         -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN         -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN         -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g196266/ZN         -       A1->ZN R     AND2_X2        2  6.6    12    35     214    (-,-) 
  g196265/ZN         -       A1->ZN F     NAND3_X2       3  5.4    14    22     236    (-,-) 
  g178325/ZN         -       A1->ZN R     NAND3_X1       1  3.4    16    22     258    (-,-) 
  g163298/ZN         -       A1->ZN F     NAND2_X2       5  9.6    13    22     280    (-,-) 
  g162687/ZN         -       A1->ZN R     NOR2_X2        3  5.5    20    30     310    (-,-) 
  g161491/ZN         -       A1->ZN F     NAND2_X1       1  1.8     9    16     326    (-,-) 
  g161315/ZN         -       A1->ZN R     NAND2_X1       1  1.4     9    14     340    (-,-) 
  cpu_state_reg[7]/D -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1120: VIOLATED (-172 ps) Setup Check with Pin cpu_state_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -172                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN         -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN         -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN         -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g196266/ZN         -       A1->ZN R     AND2_X2        2  6.6    12    35     214    (-,-) 
  g196265/ZN         -       A1->ZN F     NAND3_X2       3  5.4    14    22     236    (-,-) 
  g178325/ZN         -       A1->ZN R     NAND3_X1       1  3.4    16    22     258    (-,-) 
  g163298/ZN         -       A1->ZN F     NAND2_X2       5  9.6    13    22     280    (-,-) 
  g162687/ZN         -       A1->ZN R     NOR2_X2        3  5.5    20    30     310    (-,-) 
  g161490/ZN         -       A1->ZN F     NAND2_X1       1  1.8     9    16     326    (-,-) 
  g195617/ZN         -       A1->ZN R     NAND2_X1       1  1.4     9    14     340    (-,-) 
  cpu_state_reg[3]/D -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1121: VIOLATED (-172 ps) Setup Check with Pin cpuregs_reg[3][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -172                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179688/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    20     213    (-,-) 
  add_1312_30_g6993/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     253    (-,-) 
  g181516/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     273    (-,-) 
  g176115_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    13    21     294    (-,-) 
  g181539/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    20     314    (-,-) 
  g175973/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     331    (-,-) 
  cpuregs_reg[3][11]/D   -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1122: VIOLATED (-171 ps) Setup Check with Pin cpuregs_reg[12][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -171                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179688/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    20     213    (-,-) 
  add_1312_30_g6993/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     253    (-,-) 
  g181516/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     273    (-,-) 
  g181515/ZN             -       A1->ZN F     NAND2_X4      12 24.4    15    23     296    (-,-) 
  fopt187014/ZN          -       A->ZN  R     INV_X4         8 14.6    12    21     317    (-,-) 
  g188028/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     331    (-,-) 
  cpuregs_reg[12][11]/D  -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1123: VIOLATED (-171 ps) Setup Check with Pin cpuregs_reg[3][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -171                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g186373/ZN          -       A1->ZN F     NAND2_X4       4  28.3    16    26     272    (-,-) 
  fopt186372/ZN       -       A->ZN  R     INV_X16       61 114.8    19    30     302    (-,-) 
  g199009/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     318    (-,-) 
  g175953/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    20     338    (-,-) 
  cpuregs_reg[3][9]/D -       -      R     DFF_X1         1     -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1124: VIOLATED (-171 ps) Setup Check with Pin cpuregs_reg[3][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -171                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g186373/ZN          -       A1->ZN F     NAND2_X4       4  28.3    16    26     272    (-,-) 
  fopt186372/ZN       -       A->ZN  R     INV_X16       61 114.8    19    30     302    (-,-) 
  g198017/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     318    (-,-) 
  g175981/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     337    (-,-) 
  cpuregs_reg[3][7]/D -       -      R     DFF_X1         1     -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1125: VIOLATED (-171 ps) Setup Check with Pin cpuregs_reg[3][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -171                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g186373/ZN          -       A1->ZN F     NAND2_X4       4  28.3    16    26     272    (-,-) 
  fopt186372/ZN       -       A->ZN  R     INV_X16       61 114.8    19    30     302    (-,-) 
  g175958/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     318    (-,-) 
  g175957/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     337    (-,-) 
  cpuregs_reg[3][6]/D -       -      R     DFF_X1         1     -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1126: VIOLATED (-171 ps) Setup Check with Pin cpuregs_reg[3][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -171                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g186373/ZN          -       A1->ZN F     NAND2_X4       4  28.3    16    26     272    (-,-) 
  fopt186372/ZN       -       A->ZN  R     INV_X16       61 114.8    19    30     302    (-,-) 
  g175950/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     318    (-,-) 
  g175949/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     337    (-,-) 
  cpuregs_reg[3][2]/D -       -      R     DFF_X1         1     -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1127: VIOLATED (-171 ps) Setup Check with Pin cpuregs_reg[3][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -171                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g186373/ZN          -       A1->ZN F     NAND2_X4       4  28.3    16    26     272    (-,-) 
  fopt186372/ZN       -       A->ZN  R     INV_X16       61 114.8    19    30     302    (-,-) 
  g175952/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     318    (-,-) 
  g175951/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     337    (-,-) 
  cpuregs_reg[3][5]/D -       -      R     DFF_X1         1     -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1128: VIOLATED (-170 ps) Setup Check with Pin cpuregs_reg[12][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=    -170                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179685/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     214    (-,-) 
  g192537/ZN             -       A->ZN  F     XNOR2_X2       1  6.0    12    40     254    (-,-) 
  g199342/ZN             -       A1->ZN R     NAND2_X4       3 15.8    14    22     276    (-,-) 
  g169117_dup199345/ZN   -       A1->ZN F     NAND2_X4       6 14.4    11    19     294    (-,-) 
  g199348/ZN             -       A->ZN  R     INV_X4         8 14.7    11    19     313    (-,-) 
  g188035/ZN             -       B2->ZN F     OAI21_X1       1  1.4     9    16     329    (-,-) 
  cpuregs_reg[12][15]/D  -       -      F     DFF_X1         1    -     -     0     329    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1129: VIOLATED (-170 ps) Setup Check with Pin cpuregs_reg[6][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -170                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN          -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN          -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g199004/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     316    (-,-) 
  g195984/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    20     336    (-,-) 
  cpuregs_reg[6][9]/D -       -      R     DFF_X1         1     -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1130: VIOLATED (-170 ps) Setup Check with Pin cpuregs_reg[5][11]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -170                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g197697/ZN           -       A1->ZN F     NAND2_X4       2  25.1    15    24     270    (-,-) 
  fopt197699/ZN        -       A->ZN  R     INV_X16       61 116.9    19    30     300    (-,-) 
  g181540/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     316    (-,-) 
  g176002/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     336    (-,-) 
  cpuregs_reg[5][11]/D -       -      R     DFF_X1         1     -     -     0     336    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1131: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[7][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199266/ZN           -       A1->ZN F     NAND2_X4       6 23.9    14    23     270    (-,-) 
  g199265/Z            -       A->Z   F     BUF_X1         2  3.5     8    33     303    (-,-) 
  g198886/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     317    (-,-) 
  g195347/ZN           -       A2->ZN F     NAND2_X1       1  1.4     7    13     330    (-,-) 
  cpuregs_reg[7][15]/D -       -      F     DFF_X1         1    -     -     0     330    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1132: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[6][15]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -169                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN           -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN           -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g199344/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     317    (-,-) 
  g200476/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     336    (-,-) 
  cpuregs_reg[6][15]/D -       -      R     DFF_X1         1     -     -     0     336    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1133: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[6][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN          -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN          -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g195995/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     316    (-,-) 
  g195994/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     336    (-,-) 
  cpuregs_reg[6][4]/D -       -      R     DFF_X1         1     -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1134: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[6][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN          -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN          -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g196007/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     316    (-,-) 
  g196006/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     336    (-,-) 
  cpuregs_reg[6][3]/D -       -      R     DFF_X1         1     -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1135: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[6][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN          -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN          -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g195983/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     316    (-,-) 
  g195982/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     336    (-,-) 
  cpuregs_reg[6][2]/D -       -      R     DFF_X1         1     -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1136: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[5][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g197697/ZN          -       A1->ZN F     NAND2_X4       2  25.1    15    24     270    (-,-) 
  fopt197699/ZN       -       A->ZN  R     INV_X16       61 116.9    19    30     300    (-,-) 
  g199007/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     316    (-,-) 
  g175985/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    20     336    (-,-) 
  cpuregs_reg[5][9]/D -       -      R     DFF_X1         1     -     -     0     336    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1137: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[22][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=    -169                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179688/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    20     213    (-,-) 
  add_1312_30_g6993/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     253    (-,-) 
  g181516/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     273    (-,-) 
  g176115_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    13    21     294    (-,-) 
  g181536/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     311    (-,-) 
  g196888/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     329    (-,-) 
  cpuregs_reg[22][11]/D  -       -      F     DFF_X1         1    -     -     0     329    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1138: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[7][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=    -169                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[6]/Q        -       CK->Q  R     DFF_X1         7 11.5    29   106     106    (-,-) 
  add_1312_30_g192172/ZN -       A2->ZN R     AND2_X2        4  8.6    14    43     149    (-,-) 
  add_1312_30_g179682/ZN -       A1->ZN R     AND3_X4        7 13.6    14    45     194    (-,-) 
  add_1312_30_g179688/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    20     213    (-,-) 
  add_1312_30_g6993/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     253    (-,-) 
  g181516/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     273    (-,-) 
  g176115_dup/ZN         -       A1->ZN F     NAND2_X4      12 20.2    13    21     294    (-,-) 
  g181535/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     311    (-,-) 
  g190489/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     329    (-,-) 
  cpuregs_reg[7][11]/D   -       -      F     DFF_X1         1    -     -     0     329    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1139: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[6][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN          -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN          -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g195999/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     317    (-,-) 
  g195998/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     335    (-,-) 
  cpuregs_reg[6][5]/D -       -      R     DFF_X1         1     -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1140: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[5][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g197697/ZN          -       A1->ZN F     NAND2_X4       2  25.1    15    24     270    (-,-) 
  fopt197699/ZN       -       A->ZN  R     INV_X16       61 116.9    19    30     300    (-,-) 
  g176018/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     316    (-,-) 
  g176017/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     335    (-,-) 
  cpuregs_reg[5][2]/D -       -      R     DFF_X1         1     -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1141: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[5][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g197697/ZN          -       A1->ZN F     NAND2_X4       2  25.1    15    24     270    (-,-) 
  fopt197699/ZN       -       A->ZN  R     INV_X16       61 116.9    19    30     300    (-,-) 
  g175999/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     316    (-,-) 
  g175998/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     335    (-,-) 
  cpuregs_reg[5][5]/D -       -      R     DFF_X1         1     -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1142: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[5][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g197697/ZN          -       A1->ZN F     NAND2_X4       2  25.1    15    24     270    (-,-) 
  fopt197699/ZN       -       A->ZN  R     INV_X16       61 116.9    19    30     300    (-,-) 
  g175997/ZN          -       A2->ZN F     NAND2_X1       1   1.8     8    16     316    (-,-) 
  g175996/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     335    (-,-) 
  cpuregs_reg[5][6]/D -       -      R     DFF_X1         1     -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1143: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[12][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g198266/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  fopt198265/ZN        -       A->ZN  R     INV_X8         3 36.1    13    21     284    (-,-) 
  fopt193245/ZN        -       A->ZN  F     INV_X8        16 28.2     7    13     296    (-,-) 
  g191386/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     310    (-,-) 
  g199297/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     328    (-,-) 
  cpuregs_reg[12][4]/D -       -      F     DFF_X1         1    -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1144: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[12][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -169                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g198266/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  fopt198265/ZN        -       A->ZN  R     INV_X8         3 36.1    13    21     284    (-,-) 
  fopt193245/ZN        -       A->ZN  F     INV_X8        16 28.2     7    13     296    (-,-) 
  g163932/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     310    (-,-) 
  g188042/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     328    (-,-) 
  cpuregs_reg[12][9]/D -       -      F     DFF_X1         1    -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1145: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[1][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -169                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN       -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198276/ZN       -       A->ZN  F     INV_X4         3 18.7     7    12     291    (-,-) 
  fopt200264/ZN       -       A->ZN  R     INV_X8         9 16.4     8    14     304    (-,-) 
  g198292/ZN          -       A1->ZN F     NAND2_X1       1  1.8     7    12     316    (-,-) 
  g198291/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     335    (-,-) 
  cpuregs_reg[1][2]/D -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1146: VIOLATED (-169 ps) Setup Check with Pin cpuregs_reg[1][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -169                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN       -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198276/ZN       -       A->ZN  F     INV_X4         3 18.7     7    12     291    (-,-) 
  fopt200264/ZN       -       A->ZN  R     INV_X8         9 16.4     8    14     304    (-,-) 
  g198304/ZN          -       A1->ZN F     NAND2_X1       1  1.8     7    12     316    (-,-) 
  g198303/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     335    (-,-) 
  cpuregs_reg[1][1]/D -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1147: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[12][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -168                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g198266/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  fopt198265/ZN        -       A->ZN  R     INV_X8         3 36.1    13    21     284    (-,-) 
  fopt193245/ZN        -       A->ZN  F     INV_X8        16 28.2     7    13     296    (-,-) 
  g191385/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     310    (-,-) 
  g188018/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     328    (-,-) 
  cpuregs_reg[12][6]/D -       -      F     DFF_X1         1    -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1148: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[12][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -168                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g198266/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  fopt198265/ZN        -       A->ZN  R     INV_X8         3 36.1    13    21     284    (-,-) 
  fopt193245/ZN        -       A->ZN  F     INV_X8        16 28.2     7    13     296    (-,-) 
  g191381/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     310    (-,-) 
  g188038/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     328    (-,-) 
  cpuregs_reg[12][2]/D -       -      F     DFF_X1         1    -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1149: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[1][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -168                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN       -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198276/ZN       -       A->ZN  F     INV_X4         3 18.7     7    12     291    (-,-) 
  fopt200264/ZN       -       A->ZN  R     INV_X8         9 16.4     8    14     304    (-,-) 
  g198281/ZN          -       A1->ZN F     NAND2_X1       1  1.8     7    12     316    (-,-) 
  g198280/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     335    (-,-) 
  cpuregs_reg[1][5]/D -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1150: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[1][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -168                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN       -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198276/ZN       -       A->ZN  F     INV_X4         3 18.7     7    12     291    (-,-) 
  fopt200264/ZN       -       A->ZN  R     INV_X8         9 16.4     8    14     304    (-,-) 
  g198286/ZN          -       A1->ZN F     NAND2_X1       1  1.8     7    12     316    (-,-) 
  g198285/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     335    (-,-) 
  cpuregs_reg[1][4]/D -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1151: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[1][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -168                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN       -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198276/ZN       -       A->ZN  F     INV_X4         3 18.7     7    12     291    (-,-) 
  fopt200264/ZN       -       A->ZN  R     INV_X8         9 16.4     8    14     304    (-,-) 
  g198298/ZN          -       A1->ZN F     NAND2_X1       1  1.8     7    12     316    (-,-) 
  g198297/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     335    (-,-) 
  cpuregs_reg[1][3]/D -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1152: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[1][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -168                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g188750/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    17     263    (-,-) 
  fopt188749/ZN       -       A->ZN  R     INV_X4         2 10.1     9    15     279    (-,-) 
  fopt198276/ZN       -       A->ZN  F     INV_X4         3 18.7     7    12     291    (-,-) 
  fopt200264/ZN       -       A->ZN  R     INV_X8         9 16.4     8    14     304    (-,-) 
  g198294/ZN          -       A1->ZN F     NAND2_X1       1  1.8     7    12     316    (-,-) 
  g198293/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     335    (-,-) 
  cpuregs_reg[1][6]/D -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1153: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[12][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -168                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g198266/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  fopt198265/ZN        -       A->ZN  R     INV_X8         3 36.1    13    21     284    (-,-) 
  fopt193249/ZN        -       A->ZN  F     INV_X8        16 26.8     7    12     296    (-,-) 
  g163930/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     310    (-,-) 
  g188045/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     327    (-,-) 
  cpuregs_reg[12][7]/D -       -      F     DFF_X1         1    -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1154: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[12][5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -168                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g198266/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  fopt198265/ZN        -       A->ZN  R     INV_X8         3 36.1    13    21     284    (-,-) 
  fopt193249/ZN        -       A->ZN  F     INV_X8        16 26.8     7    12     296    (-,-) 
  g163928/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     310    (-,-) 
  g188010/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     327    (-,-) 
  cpuregs_reg[12][5]/D -       -      F     DFF_X1         1    -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1155: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[12][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -168                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g198266/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  fopt198265/ZN        -       A->ZN  R     INV_X8         3 36.1    13    21     284    (-,-) 
  fopt193249/ZN        -       A->ZN  F     INV_X8        16 26.8     7    12     296    (-,-) 
  g163988/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     310    (-,-) 
  g188029/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     327    (-,-) 
  cpuregs_reg[12][1]/D -       -      F     DFF_X1         1    -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1156: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[12][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -168                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g198266/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  fopt198265/ZN        -       A->ZN  R     INV_X8         3 36.1    13    21     284    (-,-) 
  fopt193249/ZN        -       A->ZN  F     INV_X8        16 26.8     7    12     296    (-,-) 
  g163987/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     310    (-,-) 
  g188027/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     327    (-,-) 
  cpuregs_reg[12][0]/D -       -      F     DFF_X1         1    -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1157: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[22][5]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -168                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5  9.9    26   103     103    (-,-) 
  add_1312_30_g179677/ZN -       A1->ZN R     AND2_X4        5 12.9    12    39     142    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  F     INV_X2         3  5.7     6    10     152    (-,-) 
  add_1312_30_g7041/ZN   -       A1->ZN R     NOR2_X1        1  2.7    20    27     179    (-,-) 
  add_1312_30_g7183/Z    -       B->Z   R     XOR2_X1        1  1.9    22    49     228    (-,-) 
  g183006/ZN             -       A1->ZN F     NAND2_X1       1  3.3    12    20     248    (-,-) 
  g183005/ZN             -       A1->ZN F     AND2_X4        2 17.0     8    33     281    (-,-) 
  fopt193819/ZN          -       A->ZN  R     INV_X8        20 36.3    13    21     301    (-,-) 
  g164634/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     315    (-,-) 
  g196885/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     334    (-,-) 
  cpuregs_reg[22][5]/D   -       -      R     DFF_X1         1    -     -     0     334    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1158: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[7][5]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -168                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5  9.9    26   103     103    (-,-) 
  add_1312_30_g179677/ZN -       A1->ZN R     AND2_X4        5 12.9    12    39     142    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  F     INV_X2         3  5.7     6    10     152    (-,-) 
  add_1312_30_g7041/ZN   -       A1->ZN R     NOR2_X1        1  2.7    20    27     179    (-,-) 
  add_1312_30_g7183/Z    -       B->Z   R     XOR2_X1        1  1.9    22    49     228    (-,-) 
  g183006/ZN             -       A1->ZN F     NAND2_X1       1  3.3    12    20     248    (-,-) 
  g183005/ZN             -       A1->ZN F     AND2_X4        2 17.0     8    33     281    (-,-) 
  fopt193819/ZN          -       A->ZN  R     INV_X8        20 36.3    13    21     301    (-,-) 
  g162939/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     315    (-,-) 
  g190487/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     334    (-,-) 
  cpuregs_reg[7][5]/D    -       -      R     DFF_X1         1    -     -     0     334    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1159: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[4][5]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -168                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5  9.9    26   103     103    (-,-) 
  add_1312_30_g179677/ZN -       A1->ZN R     AND2_X4        5 12.9    12    39     142    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  F     INV_X2         3  5.7     6    10     152    (-,-) 
  add_1312_30_g7041/ZN   -       A1->ZN R     NOR2_X1        1  2.7    20    27     179    (-,-) 
  add_1312_30_g7183/Z    -       B->Z   R     XOR2_X1        1  1.9    22    49     228    (-,-) 
  g183006/ZN             -       A1->ZN F     NAND2_X1       1  3.3    12    20     248    (-,-) 
  g183005/ZN             -       A1->ZN F     AND2_X4        2 17.0     8    33     281    (-,-) 
  fopt193819/ZN          -       A->ZN  R     INV_X8        20 36.3    13    21     301    (-,-) 
  g162828/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     315    (-,-) 
  g162348/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     334    (-,-) 
  cpuregs_reg[4][5]/D    -       -      R     DFF_X1         1    -     -     0     334    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1160: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[3][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -168                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g186373/ZN          -       A1->ZN F     NAND2_X4       4  28.3    16    26     272    (-,-) 
  fopt186372/ZN       -       A->ZN  R     INV_X16       61 114.8    19    30     302    (-,-) 
  g195649/ZN          -       A1->ZN F     NAND2_X2       1   1.8     8    13     315    (-,-) 
  g175983/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     334    (-,-) 
  cpuregs_reg[3][0]/D -       -      R     DFF_X1         1     -     -     0     334    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1161: VIOLATED (-168 ps) Setup Check with Pin cpuregs_reg[2][5]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -168                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5  9.9    26   103     103    (-,-) 
  add_1312_30_g179677/ZN -       A1->ZN R     AND2_X4        5 12.9    12    39     142    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  F     INV_X2         3  5.7     6    10     152    (-,-) 
  add_1312_30_g7041/ZN   -       A1->ZN R     NOR2_X1        1  2.7    20    27     179    (-,-) 
  add_1312_30_g7183/Z    -       B->Z   R     XOR2_X1        1  1.9    22    49     228    (-,-) 
  g183006/ZN             -       A1->ZN F     NAND2_X1       1  3.3    12    20     248    (-,-) 
  g183005/ZN             -       A1->ZN F     AND2_X4        2 17.0     8    33     281    (-,-) 
  fopt193819/ZN          -       A->ZN  R     INV_X8        20 36.3    13    21     301    (-,-) 
  g162798/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     315    (-,-) 
  g162378/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     334    (-,-) 
  cpuregs_reg[2][5]/D    -       -      R     DFF_X1         1    -     -     0     334    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1162: VIOLATED (-167 ps) Setup Check with Pin reg_next_pc_reg[3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      33                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -167                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                         -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                            -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                      -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt173486/ZN                      -       A->ZN  R     INV_X8         5 15.9     8    14     162    (-,-) 
  g83341__6877/ZN                    -       A1->ZN F     NAND2_X2       1  6.0    10    15     177    (-,-) 
  g83338__175615/ZN                  -       A1->ZN R     NAND2_X4       2  7.3    10    15     193    (-,-) 
  g184891/ZN                         -       A1->ZN F     NAND2_X4       2  5.0     7    12     204    (-,-) 
  g184893/Z                          -       A->Z   F     BUF_X2         2  3.5     6    25     229    (-,-) 
  g184894/ZN                         -       B1->ZN R     OAI21_X1       1  2.5    22    30     259    (-,-) 
  add_1564_33_Y_add_1555_32_g1021/ZN -       A->ZN  R     XNOR2_X1       1  2.0    20    42     301    (-,-) 
  g170166/ZN                         -       A->ZN  F     INV_X1         1  3.0     8    12     313    (-,-) 
  g182336/ZN                         -       B1->ZN R     OAI21_X2       1  1.4    14    21     334    (-,-) 
  reg_next_pc_reg[3]/D               -       -      R     DFF_X1         1    -     -     0     334    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 1163: VIOLATED (-167 ps) Setup Check with Pin cpuregs_reg[7][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=    -167                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199266/ZN          -       A1->ZN F     NAND2_X4       6 23.9    14    23     270    (-,-) 
  fopt199270/ZN       -       A->ZN  R     INV_X8        28 52.0    18    28     298    (-,-) 
  g199005/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     313    (-,-) 
  g195380/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    20     333    (-,-) 
  cpuregs_reg[7][9]/D -       -      R     DFF_X1         1    -     -     0     333    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1164: VIOLATED (-167 ps) Setup Check with Pin count_cycle_reg[42]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[42]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -167                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  g179217/ZN                 -       B1->ZN F     AOI21_X1       1  1.8     8    15     279    (-,-) 
  g96/ZN                     -       A->ZN  R     INV_X1         1  1.9     8    13     292    (-,-) 
  g95/ZN                     -       A1->ZN F     NAND2_X1       1  1.9     7    12     304    (-,-) 
  g172203/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    24     328    (-,-) 
  count_cycle_reg[42]/D      -       -      F     DFF_X1         1    -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1165: VIOLATED (-167 ps) Setup Check with Pin cpu_state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) instr_lui_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpu_state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -167                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  instr_lui_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_lui_reg/Q    -       CK->Q  F     DFF_X1         2  8.3    13    89      89    (-,-) 
  g84654__184786/ZN  -       A2->ZN R     NOR2_X4        3  7.0    16    30     119    (-,-) 
  g84007__184785/ZN  -       A1->ZN F     NAND3_X2       2  4.6    13    22     141    (-,-) 
  g168618/ZN         -       A1->ZN R     NOR2_X1        1  3.6    24    35     176    (-,-) 
  g166424/ZN         -       A2->ZN F     NAND4_X2       3  4.7    19    35     211    (-,-) 
  g176558/ZN         -       A1->ZN F     AND2_X2        3 10.7    10    39     250    (-,-) 
  g174025/ZN         -       A->ZN  R     INV_X2         2  5.7    10    16     266    (-,-) 
  g165293/ZN         -       A1->ZN F     NOR2_X1        3  5.1    10    13     279    (-,-) 
  g164737/ZN         -       B1->ZN R     AOI21_X1       1  1.9    22    27     306    (-,-) 
  g161531/ZN         -       B2->ZN F     OAI21_X1       1  1.4    11    19     326    (-,-) 
  cpu_state_reg[2]/D -       -      F     DFF_X1         1    -     -     0     326    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1166: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[7][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=    -166                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199266/ZN          -       A1->ZN F     NAND2_X4       6 23.9    14    23     270    (-,-) 
  fopt199270/ZN       -       A->ZN  R     INV_X8        28 52.0    18    28     298    (-,-) 
  g162979/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     313    (-,-) 
  g190476/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     333    (-,-) 
  cpuregs_reg[7][2]/D -       -      R     DFF_X1         1    -     -     0     333    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1167: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[7][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=    -166                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199266/ZN          -       A1->ZN F     NAND2_X4       6 23.9    14    23     270    (-,-) 
  fopt199270/ZN       -       A->ZN  R     INV_X8        28 52.0    18    28     298    (-,-) 
  g195647/ZN          -       A1->ZN F     NAND2_X1       1  1.8     9    16     313    (-,-) 
  g190478/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    19     333    (-,-) 
  cpuregs_reg[7][0]/D -       -      R     DFF_X1         1    -     -     0     333    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1168: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[7][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199266/ZN          -       A1->ZN F     NAND2_X4       6 23.9    14    23     270    (-,-) 
  fopt199270/ZN       -       A->ZN  R     INV_X8        28 52.0    18    28     298    (-,-) 
  g198016/ZN          -       A2->ZN F     NAND2_X1       1  1.8     8    16     314    (-,-) 
  g190477/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     332    (-,-) 
  cpuregs_reg[7][7]/D -       -      R     DFF_X1         1    -     -     0     332    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1169: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[7][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199266/ZN          -       A1->ZN F     NAND2_X4       6 23.9    14    23     270    (-,-) 
  fopt199270/ZN       -       A->ZN  R     INV_X8        28 52.0    18    28     298    (-,-) 
  g162940/ZN          -       A2->ZN F     NAND2_X1       1  1.8     8    16     314    (-,-) 
  g190488/ZN          -       A->ZN  R     OAI21_X1       1  1.4    17    18     332    (-,-) 
  cpuregs_reg[7][6]/D -       -      R     DFF_X1         1    -     -     0     332    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1170: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[6][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN          -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN          -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g198008/ZN          -       A1->ZN F     NAND2_X2       1   1.8     8    13     314    (-,-) 
  g195996/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     332    (-,-) 
  cpuregs_reg[6][7]/D -       -      R     DFF_X1         1     -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1171: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[6][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN          -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN          -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g196011/ZN          -       A1->ZN F     NAND2_X2       1   1.8     8    13     314    (-,-) 
  g196010/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     332    (-,-) 
  cpuregs_reg[6][6]/D -       -      R     DFF_X1         1     -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1172: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[6][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN          -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN          -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g196026/ZN          -       A1->ZN F     NAND2_X2       1   1.8     8    13     314    (-,-) 
  g196025/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     332    (-,-) 
  cpuregs_reg[6][1]/D -       -      R     DFF_X1         1     -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1173: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[4][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN          -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g199011/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     313    (-,-) 
  g162345/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    20     332    (-,-) 
  cpuregs_reg[4][9]/D -       -      R     DFF_X1         1     -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1174: VIOLATED (-166 ps) Setup Check with Pin cpu_state_reg[6]/CK->D
          Group: clk
     Startpoint: (R) instr_jal_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  instr_jal_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_jal_reg/QN   -       CK->QN F     DFF_X1         2  4.1    15    70      70    (-,-) 
  g178326/ZN         -       A->ZN  R     INV_X2         2  8.7    13    22      92    (-,-) 
  g178329/Z          -       A->Z   R     BUF_X8        23 44.3    16    33     125    (-,-) 
  g187418/ZN         -       A2->ZN F     NOR2_X1        2  3.4     8    15     139    (-,-) 
  g193932/ZN         -       C1->ZN R     AOI211_X1      1  1.3    34    34     173    (-,-) 
  g172151/ZN         -       A3->ZN R     AND3_X1        2  3.8    15    55     228    (-,-) 
  g178324/ZN         -       A3->ZN R     AND4_X2        6 10.8    20    67     295    (-,-) 
  g162467/ZN         -       A1->ZN F     NAND2_X1       1  1.8     9    16     311    (-,-) 
  g180334/ZN         -       A->ZN  R     OAI211_X1      1  1.4    19    21     332    (-,-) 
  cpu_state_reg[6]/D -       -      R     DFF_X1         1    -     -     0     332    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1175: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[5][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g197697/ZN          -       A1->ZN F     NAND2_X4       2  25.1    15    24     270    (-,-) 
  fopt197699/ZN       -       A->ZN  R     INV_X16       61 116.9    19    30     300    (-,-) 
  g198014/ZN          -       A2->ZN F     NAND2_X2       1   1.8     6    14     314    (-,-) 
  g176045/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    18     332    (-,-) 
  cpuregs_reg[5][7]/D -       -      R     DFF_X1         1     -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1176: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[4][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN          -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g162827/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     313    (-,-) 
  g162349/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     332    (-,-) 
  cpuregs_reg[4][4]/D -       -      R     DFF_X1         1     -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1177: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[4][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN          -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g162826/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     313    (-,-) 
  g162350/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     332    (-,-) 
  cpuregs_reg[4][3]/D -       -      R     DFF_X1         1     -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1178: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[4][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN          -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g162975/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     313    (-,-) 
  g162200/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     332    (-,-) 
  cpuregs_reg[4][2]/D -       -      R     DFF_X1         1     -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1179: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[4][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN          -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g162825/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    16     313    (-,-) 
  g162351/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     332    (-,-) 
  cpuregs_reg[4][1]/D -       -      R     DFF_X1         1     -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1180: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[3][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g186373/ZN          -       A1->ZN F     NAND2_X4       4  28.3    16    26     272    (-,-) 
  fopt186372/ZN       -       A->ZN  R     INV_X16       61 114.8    19    30     302    (-,-) 
  g175948/ZN          -       B1->ZN F     OAI22_X1       1   1.4    14    21     323    (-,-) 
  cpuregs_reg[3][1]/D -       -      F     DFF_X1         1     -     -     0     323    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1181: VIOLATED (-166 ps) Setup Check with Pin cpuregs_reg[5][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -166                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g197697/ZN          -       A1->ZN F     NAND2_X4       2  25.1    15    24     270    (-,-) 
  fopt197699/ZN       -       A->ZN  R     INV_X16       61 116.9    19    30     300    (-,-) 
  g195645/ZN          -       A1->ZN F     NAND2_X2       1   1.8     8    13     313    (-,-) 
  g176029/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     332    (-,-) 
  cpuregs_reg[5][0]/D -       -      R     DFF_X1         1     -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1182: VIOLATED (-165 ps) Setup Check with Pin cpuregs_reg[12][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=    -165                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN           -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN           -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g198266/ZN           -       A1->ZN F     NAND2_X4       1 11.1     9    16     263    (-,-) 
  fopt198265/ZN        -       A->ZN  R     INV_X8         3 36.1    13    21     284    (-,-) 
  fopt193245/ZN        -       A->ZN  F     INV_X8        16 28.2     7    13     296    (-,-) 
  g191383/ZN           -       A1->ZN R     NAND2_X2       1  2.0     8    12     308    (-,-) 
  g188030/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    17     325    (-,-) 
  cpuregs_reg[12][3]/D -       -      F     DFF_X1         1    -     -     0     325    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1183: VIOLATED (-165 ps) Setup Check with Pin cpuregs_reg[2][9]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -165                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN             -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN          -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g199023/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    15     312    (-,-) 
  g162375/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     331    (-,-) 
  cpuregs_reg[2][9]/D -       -      R     DFF_X1         1     -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1184: VIOLATED (-165 ps) Setup Check with Pin cpuregs_reg[2][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -165                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN             -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN          -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g162797/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    15     312    (-,-) 
  g162379/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     331    (-,-) 
  cpuregs_reg[2][4]/D -       -      R     DFF_X1         1     -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1185: VIOLATED (-165 ps) Setup Check with Pin cpuregs_reg[2][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -165                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN             -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN          -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g162796/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    15     312    (-,-) 
  g162381/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     331    (-,-) 
  cpuregs_reg[2][3]/D -       -      R     DFF_X1         1     -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1186: VIOLATED (-165 ps) Setup Check with Pin cpuregs_reg[2][2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -165                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN             -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN          -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g162974/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    15     312    (-,-) 
  g162201/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     331    (-,-) 
  cpuregs_reg[2][2]/D -       -      R     DFF_X1         1     -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1187: VIOLATED (-165 ps) Setup Check with Pin cpuregs_reg[2][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -165                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN             -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN          -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g162795/ZN          -       A1->ZN F     NAND2_X1       1   1.8     9    15     312    (-,-) 
  g162382/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    19     331    (-,-) 
  cpuregs_reg[2][1]/D -       -      R     DFF_X1         1     -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1188: VIOLATED (-165 ps) Setup Check with Pin count_cycle_reg[34]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[34]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -165                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  g179224/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     278    (-,-) 
  g179223/ZN                 -       A->ZN  R     OAI221_X1      1  2.0    37    22     299    (-,-) 
  g172205/ZN                 -       A1->ZN R     AND2_X2        1  1.4     7    35     334    (-,-) 
  count_cycle_reg[34]/D      -       -      R     DFF_X1         1    -     -     0     334    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1189: VIOLATED (-165 ps) Setup Check with Pin cpuregs_reg[3][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -165                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g186373/ZN          -       A1->ZN F     NAND2_X4       4  28.3    16    26     272    (-,-) 
  fopt186372/ZN       -       A->ZN  R     INV_X16       61 114.8    19    30     302    (-,-) 
  g199303/ZN          -       B1->ZN F     OAI22_X1       1   1.4    11    21     323    (-,-) 
  cpuregs_reg[3][4]/D -       -      F     DFF_X1         1     -     -     0     323    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1190: VIOLATED (-164 ps) Setup Check with Pin cpuregs_reg[7][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -164                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199266/ZN          -       A1->ZN F     NAND2_X4       6 23.9    14    23     270    (-,-) 
  g199269/Z           -       A->Z   F     BUF_X1         2  3.5     8    33     303    (-,-) 
  g199290/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    25     328    (-,-) 
  cpuregs_reg[7][4]/D -       -      R     DFF_X1         1    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1191: VIOLATED (-164 ps) Setup Check with Pin cpuregs_reg[7][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -164                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199266/ZN          -       A1->ZN F     NAND2_X4       6 23.9    14    23     270    (-,-) 
  g199269/Z           -       A->Z   F     BUF_X1         2  3.5     8    33     303    (-,-) 
  g195759/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    25     328    (-,-) 
  cpuregs_reg[7][3]/D -       -      R     DFF_X1         1    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1192: VIOLATED (-164 ps) Setup Check with Pin cpuregs_reg[7][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -164                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1 23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12 65.8    13    22     246    (-,-) 
  g199266/ZN          -       A1->ZN F     NAND2_X4       6 23.9    14    23     270    (-,-) 
  g199265/Z           -       A->Z   F     BUF_X1         2  3.5     8    33     303    (-,-) 
  g198888/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    25     328    (-,-) 
  cpuregs_reg[7][1]/D -       -      R     DFF_X1         1    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1193: VIOLATED (-164 ps) Setup Check with Pin cpuregs_reg[3][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -164                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g186373/ZN          -       A1->ZN F     NAND2_X4       4  28.3    16    26     272    (-,-) 
  fopt186372/ZN       -       A->ZN  R     INV_X16       61 114.8    19    30     302    (-,-) 
  g175947/ZN          -       B1->ZN F     OAI22_X1       1   1.4    10    21     323    (-,-) 
  cpuregs_reg[3][3]/D -       -      F     DFF_X1         1     -     -     0     323    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1194: VIOLATED (-164 ps) Setup Check with Pin count_instr_reg[32]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[32]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -164                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1040/ZN   -       A->ZN  R     INV_X4         1  6.3     8    15     218    (-,-) 
  inc_add_1559_34_g177179/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     239    (-,-) 
  fopt182194/ZN              -       A->ZN  R     INV_X16       33 60.3    12    21     260    (-,-) 
  fopt182192/ZN              -       A->ZN  F     INV_X2         2  3.4     5     8     268    (-,-) 
  inc_add_1559_34_g177195/ZN -       A1->ZN R     OAI22_X1       1  2.0    31    27     295    (-,-) 
  g171183/ZN                 -       A->ZN  F     INV_X1         1  1.8     9    10     305    (-,-) 
  g182322/ZN                 -       B1->ZN R     OAI21_X1       1  1.4    17    25     330    (-,-) 
  count_instr_reg[32]/D      -       -      R     DFF_X1         1    -     -     0     330    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1195: VIOLATED (-164 ps) Setup Check with Pin cpu_state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) instr_jal_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -164                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  instr_jal_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_jal_reg/QN   -       CK->QN F     DFF_X1         2  4.1    15    70      70    (-,-) 
  g178326/ZN         -       A->ZN  R     INV_X2         2  8.7    13    22      92    (-,-) 
  g178329/Z          -       A->Z   R     BUF_X8        23 44.3    16    33     125    (-,-) 
  g187418/ZN         -       A2->ZN F     NOR2_X1        2  3.4     8    15     139    (-,-) 
  g193932/ZN         -       C1->ZN R     AOI211_X1      1  1.3    34    34     173    (-,-) 
  g172151/ZN         -       A3->ZN R     AND3_X1        2  3.8    15    55     228    (-,-) 
  g178324/ZN         -       A3->ZN R     AND4_X2        6 10.8    20    67     295    (-,-) 
  g162466/ZN         -       A1->ZN F     NAND2_X1       1  1.8     9    16     311    (-,-) 
  g161500/ZN         -       A->ZN  R     OAI21_X1       1  1.4    17    19     330    (-,-) 
  cpu_state_reg[1]/D -       -      R     DFF_X1         1    -     -     0     330    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1196: VIOLATED (-164 ps) Setup Check with Pin cpuregs_reg[5][1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -164                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g197697/ZN          -       A1->ZN F     NAND2_X4       2  25.1    15    24     270    (-,-) 
  fopt197699/ZN       -       A->ZN  R     INV_X16       61 116.9    19    30     300    (-,-) 
  g195709/ZN          -       B1->ZN F     OAI22_X1       1   1.4    14    21     321    (-,-) 
  cpuregs_reg[5][1]/D -       -      F     DFF_X1         1     -     -     0     321    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1197: VIOLATED (-163 ps) Setup Check with Pin reg_next_pc_reg[2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt191274/ZN        -       A->ZN  R     INV_X4         5 18.5    13    20     175    (-,-) 
  fopt191278/ZN        -       A->ZN  F     INV_X2         4  8.2     7    13     187    (-,-) 
  g174446/ZN           -       A1->ZN R     NAND2_X1       1  3.4    13    18     205    (-,-) 
  g174445/ZN           -       A1->ZN F     NAND2_X2       4  8.3    11    20     225    (-,-) 
  g186320/ZN           -       A->ZN  R     INV_X2         1  6.6    11    18     243    (-,-) 
  g186322/ZN           -       A->ZN  F     INV_X4        15 25.2     9    15     258    (-,-) 
  g186323/ZN           -       B1->ZN R     AOI22_X1       1  2.0    26    42     300    (-,-) 
  g182346/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    22     322    (-,-) 
  reg_next_pc_reg[2]/D -       -      F     DFF_X1         1    -     -     0     322    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1198: VIOLATED (-163 ps) Setup Check with Pin cpuregs_reg[5][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g197697/ZN          -       A1->ZN F     NAND2_X4       2  25.1    15    24     270    (-,-) 
  fopt197699/ZN       -       A->ZN  R     INV_X16       61 116.9    19    30     300    (-,-) 
  g199296/ZN          -       B1->ZN F     OAI22_X1       1   1.4    11    21     321    (-,-) 
  cpuregs_reg[5][4]/D -       -      F     DFF_X1         1     -     -     0     321    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1199: VIOLATED (-162 ps) Setup Check with Pin cpuregs_reg[4][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=    -162                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN          -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g198021/ZN          -       A1->ZN F     NAND2_X2       1   1.8     7    13     310    (-,-) 
  g162344/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    18     329    (-,-) 
  cpuregs_reg[4][7]/D -       -      R     DFF_X1         1     -     -     0     329    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1200: VIOLATED (-162 ps) Setup Check with Pin cpuregs_reg[4][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=    -162                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g176598/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181047/ZN          -       A->ZN  R     INV_X16       48 103.7    18    28     297    (-,-) 
  g162830/ZN          -       A1->ZN F     NAND2_X2       1   1.8     7    13     310    (-,-) 
  g162347/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    18     329    (-,-) 
  cpuregs_reg[4][6]/D -       -      R     DFF_X1         1     -     -     0     329    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1201: VIOLATED (-162 ps) Setup Check with Pin cpuregs_reg[5][3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -162                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g197697/ZN          -       A1->ZN F     NAND2_X4       2  25.1    15    24     270    (-,-) 
  fopt197699/ZN       -       A->ZN  R     INV_X16       61 116.9    19    30     300    (-,-) 
  g195715/ZN          -       B1->ZN F     OAI22_X1       1   1.4    10    21     321    (-,-) 
  cpuregs_reg[5][3]/D -       -      F     DFF_X1         1     -     -     0     321    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1202: VIOLATED (-162 ps) Setup Check with Pin count_cycle_reg[32]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[17]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[32]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -162                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[17]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[17]/Q      -       CK->Q  R     DFF_X1         3  6.5    18    95      95    (-,-) 
  inc_add_1428_40_g1185/ZN   -       A1->ZN F     NAND2_X1       2  7.6    17    29     124    (-,-) 
  inc_add_1428_40_g1163/ZN   -       A1->ZN R     NOR2_X4        4 11.1    20    32     156    (-,-) 
  inc_add_1428_40_g1127/ZN   -       A1->ZN F     NAND2_X4       9 16.2    12    22     178    (-,-) 
  inc_add_1428_40_g1079/ZN   -       A2->ZN R     NOR2_X2        1  6.5    23    37     215    (-,-) 
  inc_add_1428_40_g177214/ZN -       A2->ZN F     NAND2_X4       1 23.3    14    27     242    (-,-) 
  fopt186909/ZN              -       A->ZN  R     INV_X16       35 63.9    12    22     264    (-,-) 
  fopt186907/ZN              -       A->ZN  F     INV_X2         2  3.4     5     8     272    (-,-) 
  inc_add_1428_40_g196413/ZN -       A1->ZN R     OAI22_X1       1  1.2    27    23     295    (-,-) 
  g196412/ZN                 -       A1->ZN R     AND2_X1        1  1.4     8    36     331    (-,-) 
  count_cycle_reg[32]/D      -       -      R     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1203: VIOLATED (-162 ps) Setup Check with Pin cpuregs_reg[15][4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      33                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=    -162                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g188847/ZN           -       A1->ZN F     NAND3_X1       1  1.8    11    17     135    (-,-) 
  g120/ZN              -       A->ZN  R     INV_X1         2  3.8    12    19     154    (-,-) 
  g178808/ZN           -       A2->ZN F     NAND3_X1       1  3.2    14    25     180    (-,-) 
  g193848/ZN           -       A->ZN  R     INV_X2         2  8.2    12    22     201    (-,-) 
  g193847/ZN           -       A1->ZN R     AND2_X2        3 10.2    16    40     241    (-,-) 
  g185453/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    25     266    (-,-) 
  fopt185452/ZN        -       A->ZN  R     INV_X8         3 30.6    12    23     289    (-,-) 
  fopt185081/ZN        -       A->ZN  F     INV_X8        33 60.7    10    18     307    (-,-) 
  g199298/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    22     329    (-,-) 
  cpuregs_reg[15][4]/D -       -      R     DFF_X1         1    -     -     0     329    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1204: VIOLATED (-162 ps) Setup Check with Pin cpuregs_reg[2][7]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -162                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN             -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN          -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g198011/ZN          -       A1->ZN F     NAND2_X2       1   1.8     7    13     310    (-,-) 
  g162376/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    18     328    (-,-) 
  cpuregs_reg[2][7]/D -       -      R     DFF_X1         1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1205: VIOLATED (-162 ps) Setup Check with Pin cpuregs_reg[2][6]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -162                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g111/ZN             -       A1->ZN F     NAND2_X4       1  23.3    14    23     269    (-,-) 
  g181012/ZN          -       A->ZN  R     INV_X16       46 100.0    17    28     297    (-,-) 
  g162799/ZN          -       A1->ZN F     NAND2_X2       1   1.8     7    13     310    (-,-) 
  g162377/ZN          -       A->ZN  R     OAI21_X1       1   1.4    17    18     328    (-,-) 
  cpuregs_reg[2][6]/D -       -      R     DFF_X1         1     -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1206: VIOLATED (-159 ps) Setup Check with Pin reg_out_reg[8]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    -159                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[7]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[7]/Q   -       CK->Q  F     DFF_X1         5  7.8    12    88      88    (-,-) 
  add_1801_23_g197521/ZN -       A2->ZN F     OR2_X2         3  5.2    10    51     139    (-,-) 
  add_1801_23_g1208/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     153    (-,-) 
  add_1801_23_g1133/ZN   -       B1->ZN F     OAI21_X1       1  6.1    17    22     175    (-,-) 
  add_1801_23_g1072/ZN   -       A->ZN  R     AOI21_X4       1  6.3    21    42     218    (-,-) 
  add_1801_23_g1039/ZN   -       A1->ZN F     NAND2_X4       6 13.8    12    20     238    (-,-) 
  add_1801_23_g1006/ZN   -       A->ZN  F     XNOR2_X1       1  1.7    10    39     276    (-,-) 
  g83677__5019/ZN        -       B1->ZN R     AOI21_X1       1  1.9    22    27     304    (-,-) 
  g83631__1786/ZN        -       A1->ZN F     NAND2_X1       1  1.4     9    15     319    (-,-) 
  reg_out_reg[8]/D       -       -      F     DFF_X1         1    -     -     0     319    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1207: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[22][6]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5  9.9    26   103     103    (-,-) 
  add_1312_30_g179677/ZN -       A1->ZN R     AND2_X4        5 12.9    12    39     142    (-,-) 
  add_1312_30_g7051/ZN   -       A->ZN  F     INV_X2         3  5.7     6    10     152    (-,-) 
  add_1312_30_g7040/ZN   -       A1->ZN R     NOR2_X1        1  2.5    19    26     178    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    41     219    (-,-) 
  g140/ZN                -       A1->ZN F     NAND2_X1       1  3.3    11    20     239    (-,-) 
  g169104/ZN             -       A1->ZN F     AND2_X4        1 23.3    10    35     274    (-,-) 
  fopt176347/ZN          -       A->ZN  R     INV_X16       24 56.4    11    19     292    (-,-) 
  g164635/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    13     306    (-,-) 
  g194514/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     324    (-,-) 
  cpuregs_reg[22][6]/D   -       -      R     DFF_X1         1    -     -     0     324    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1208: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[6][0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -158                  

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g188847/ZN          -       A1->ZN F     NAND3_X1       1   1.8    11    17     135    (-,-) 
  g120/ZN             -       A->ZN  R     INV_X1         2   3.8    12    19     154    (-,-) 
  g178808/ZN          -       A2->ZN F     NAND3_X1       1   3.2    14    25     180    (-,-) 
  g193848/ZN          -       A->ZN  R     INV_X2         2   8.2    12    22     201    (-,-) 
  g184841/ZN          -       A1->ZN F     NAND2_X4       1  23.3    14    23     224    (-,-) 
  g199786/ZN          -       A->ZN  R     INV_X16       12  65.8    13    22     246    (-,-) 
  g198810/ZN          -       A1->ZN F     NAND2_X4       2  25.0    15    24     270    (-,-) 
  g198857/ZN          -       A->ZN  R     INV_X16       60 117.2    20    30     300    (-,-) 
  g195967/ZN          -       A1->ZN F     NAND2_X2       1   1.8     8    13     314    (-,-) 
  g180794/ZN          -       A1->ZN R     NAND2_X1       1   1.4     9    13     327    (-,-) 
  cpuregs_reg[6][0]/D -       -      R     DFF_X1         1     -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1209: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[22][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -158                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g196210/ZN           -       A1->ZN F     NAND2_X4       4 16.6    11    19     261    (-,-) 
  fopt196213/ZN        -       A->ZN  R     INV_X4        16 29.6    20    28     289    (-,-) 
  g181873/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    16     305    (-,-) 
  g163826/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     324    (-,-) 
  cpuregs_reg[22][0]/D -       -      R     DFF_X1         1    -     -     0     324    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1210: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[22][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -158                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g196210/ZN           -       A1->ZN F     NAND2_X4       4 16.6    11    19     261    (-,-) 
  fopt196213/ZN        -       A->ZN  R     INV_X4        16 29.6    20    28     289    (-,-) 
  g198001/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     304    (-,-) 
  g196883/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     324    (-,-) 
  cpuregs_reg[22][7]/D -       -      R     DFF_X1         1    -     -     0     324    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1211: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[22][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -158                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g196210/ZN           -       A1->ZN F     NAND2_X4       4 16.6    11    19     261    (-,-) 
  fopt196213/ZN        -       A->ZN  R     INV_X4        16 29.6    20    28     289    (-,-) 
  g164632/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     304    (-,-) 
  g196887/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     324    (-,-) 
  cpuregs_reg[22][3]/D -       -      R     DFF_X1         1    -     -     0     324    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1212: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[22][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -158                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g196210/ZN           -       A1->ZN F     NAND2_X4       4 16.6    11    19     261    (-,-) 
  fopt196213/ZN        -       A->ZN  R     INV_X4        16 29.6    20    28     289    (-,-) 
  g164729/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     304    (-,-) 
  g194511/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     324    (-,-) 
  cpuregs_reg[22][2]/D -       -      R     DFF_X1         1    -     -     0     324    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1213: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[22][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -158                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g196210/ZN           -       A1->ZN F     NAND2_X4       4 16.6    11    19     261    (-,-) 
  fopt196213/ZN        -       A->ZN  R     INV_X4        16 29.6    20    28     289    (-,-) 
  g164631/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     304    (-,-) 
  g194515/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     324    (-,-) 
  cpuregs_reg[22][1]/D -       -      R     DFF_X1         1    -     -     0     324    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1214: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[22][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -158                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g196210/ZN           -       A1->ZN F     NAND2_X4       4 16.6    11    19     261    (-,-) 
  fopt196213/ZN        -       A->ZN  R     INV_X4        16 29.6    20    28     289    (-,-) 
  g164633/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     305    (-,-) 
  g194510/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     324    (-,-) 
  cpuregs_reg[22][4]/D -       -      R     DFF_X1         1    -     -     0     324    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1215: VIOLATED (-157 ps) Setup Check with Pin cpuregs_reg[22][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -157                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g185501/Z            -       A->Z   R     CLKBUF_X1      1  3.4    12    38     135    (-,-) 
  g185500/ZN           -       A1->ZN F     NAND2_X2       4 11.5    14    22     158    (-,-) 
  g193851/ZN           -       A1->ZN R     NAND2_X2       2 13.9    21    30     188    (-,-) 
  g182173/ZN           -       A3->ZN F     NAND3_X4       2 17.0    17    31     219    (-,-) 
  g196206/ZN           -       A->ZN  R     INV_X8         4 28.0    12    23     242    (-,-) 
  g196210/ZN           -       A1->ZN F     NAND2_X4       4 16.6    11    19     261    (-,-) 
  fopt196209/ZN        -       A->ZN  R     INV_X4         2 10.1     9    16     277    (-,-) 
  fopt196879/ZN        -       A->ZN  F     INV_X2         2  9.1     7    12     289    (-,-) 
  fopt196881/ZN        -       A->ZN  R     INV_X4         6 11.4     9    15     304    (-,-) 
  g196884/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    13     316    (-,-) 
  cpuregs_reg[22][9]/D -       -      F     DFF_X1         1    -     -     0     316    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1216: VIOLATED (-155 ps) Setup Check with Pin alu_out_q_reg[8]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    -155                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/QN  -       CK->QN R     DFF_X1         4  8.4    24    80      80    (-,-) 
  g6/Z               -       A->Z   R     BUF_X2         6 13.1    18    38     118    (-,-) 
  g84464__178909/ZN  -       A2->ZN F     NAND2_X2       3  5.2     9    18     136    (-,-) 
  g84154__8780/ZN    -       A1->ZN R     NAND2_X1       1  3.4    13    19     155    (-,-) 
  g84099__5795/ZN    -       A1->ZN F     NAND2_X2       4  8.1    11    20     174    (-,-) 
  g83914__195125/ZN  -       A1->ZN R     NAND2_X2       1  6.3    13    19     194    (-,-) 
  g83848__4547/ZN    -       A1->ZN F     NAND2_X4       5 12.5    10    17     211    (-,-) 
  g83765__185463/ZN  -       A1->ZN R     NAND2_X4       1  6.3     9    14     225    (-,-) 
  g185462/ZN         -       A1->ZN F     NAND2_X4       6 17.0    11    18     243    (-,-) 
  fopt185465/ZN      -       A->ZN  R     INV_X1         1  2.0     8    14     258    (-,-) 
  g169573/ZN         -       B1->ZN F     OAI21_X1       1  1.8    10    13     271    (-,-) 
  g168705/ZN         -       A1->ZN R     NAND2_X1       1  2.0    10    16     287    (-,-) 
  g166412/ZN         -       B->ZN  F     OAI211_X1      1  1.4    13    26     313    (-,-) 
  alu_out_q_reg[8]/D -       -      F     DFF_X1         1    -     -     0     313    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1217: VIOLATED (-151 ps) Setup Check with Pin count_cycle_reg[20]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    -151                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1019/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g197525/ZN -       A->ZN  F     XNOR2_X1       1  1.9    12    38     286    (-,-) 
  g197524/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    27     312    (-,-) 
  count_cycle_reg[20]/D      -       -      F     DFF_X1         1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1218: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[28]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1030/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g964/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     286    (-,-) 
  g172223/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     312    (-,-) 
  count_cycle_reg[28]/D      -       -      F     DFF_X1         1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1219: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[21]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1029/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g955/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     286    (-,-) 
  g172181/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     312    (-,-) 
  count_cycle_reg[21]/D      -       -      F     DFF_X1         1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1220: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[25]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1032/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g195477/ZN -       A->ZN  F     XNOR2_X1       1  1.9    11    38     286    (-,-) 
  g195476/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     312    (-,-) 
  count_cycle_reg[25]/D      -       -      F     DFF_X1         1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1221: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[30]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1020/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g966/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     286    (-,-) 
  g172179/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     312    (-,-) 
  count_cycle_reg[30]/D      -       -      F     DFF_X1         1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1222: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[31]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1017/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g965/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     286    (-,-) 
  g172190/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     311    (-,-) 
  count_cycle_reg[31]/D      -       -      F     DFF_X1         1    -     -     0     311    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1223: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[27]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1022/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g956/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     286    (-,-) 
  g172186/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     311    (-,-) 
  count_cycle_reg[27]/D      -       -      F     DFF_X1         1    -     -     0     311    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1224: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[23]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g958/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     286    (-,-) 
  g172221/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     311    (-,-) 
  count_cycle_reg[23]/D      -       -      F     DFF_X1         1    -     -     0     311    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1225: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[17]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1018/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g923/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     286    (-,-) 
  g172185/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     311    (-,-) 
  count_cycle_reg[17]/D      -       -      F     DFF_X1         1    -     -     0     311    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1226: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[29]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  g179322/ZN                 -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  g179321/ZN                 -       A->ZN  F     XNOR2_X1       1  1.9    10    38     286    (-,-) 
  g172201/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     311    (-,-) 
  count_cycle_reg[29]/D      -       -      F     DFF_X1         1    -     -     0     311    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1227: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[26]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1031/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g963/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     286    (-,-) 
  g172212/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     311    (-,-) 
  count_cycle_reg[26]/D      -       -      F     DFF_X1         1    -     -     0     311    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1228: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[24]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1016/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g961/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     286    (-,-) 
  g172207/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     311    (-,-) 
  count_cycle_reg[24]/D      -       -      F     DFF_X1         1    -     -     0     311    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1229: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[22]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1027/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g968/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     286    (-,-) 
  g172189/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     311    (-,-) 
  count_cycle_reg[22]/D      -       -      F     DFF_X1         1    -     -     0     311    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1230: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[19]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1028/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g960/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     286    (-,-) 
  g172206/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     311    (-,-) 
  count_cycle_reg[19]/D      -       -      F     DFF_X1         1    -     -     0     311    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1231: VIOLATED (-150 ps) Setup Check with Pin count_cycle_reg[18]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=    -150                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1015/ZN   -       A1->ZN F     NAND2_X1       1  2.4    10    17     247    (-,-) 
  inc_add_1428_40_g969/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     286    (-,-) 
  g172187/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     311    (-,-) 
  count_cycle_reg[18]/D      -       -      F     DFF_X1         1    -     -     0     311    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1232: VIOLATED (-150 ps) Setup Check with Pin instr_jalr_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_jalr_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q  -       CK->Q  F     DFF_X1         3  4.4     9    84      84    (-,-) 
  g181170/ZN       -       A1->ZN F     AND2_X4        3 15.3     8    31     114    (-,-) 
  g197529/ZN       -       A->ZN  R     INV_X8        26 63.0    21    28     143    (-,-) 
  g169716/ZN       -       A->ZN  F     INV_X8        14 41.7    10    17     160    (-,-) 
  g169268/ZN       -       A1->ZN R     NAND2_X2       1  3.5     9    15     175    (-,-) 
  g198075/ZN       -       A->ZN  F     OAI21_X2       3  4.4    12    19     194    (-,-) 
  g198079/ZN       -       A2->ZN F     OR3_X2         1  1.7    12    70     264    (-,-) 
  g200171/ZN       -       A1->ZN R     NOR2_X1        1  1.9    17    25     290    (-,-) 
  g198077/ZN       -       A1->ZN F     NAND2_X1       1  1.8     8    15     305    (-,-) 
  g163046/ZN       -       A1->ZN R     NAND2_X1       1  1.4     9    13     318    (-,-) 
  instr_jalr_reg/D -       -      R     DFF_X1         1    -     -     0     318    (-,-) 
#------------------------------------------------------------------------------------------



Path 1233: VIOLATED (-148 ps) Setup Check with Pin alu_out_q_reg[5]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      43                  
     Required Time:=     157                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    -148                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/QN  -       CK->QN R     DFF_X1         4  8.4    24    80      80    (-,-) 
  g6/Z               -       A->Z   R     BUF_X2         6 13.1    18    38     118    (-,-) 
  g84464__178909/ZN  -       A2->ZN F     NAND2_X2       3  5.2     9    18     136    (-,-) 
  g84154__8780/ZN    -       A1->ZN R     NAND2_X1       1  3.4    13    19     155    (-,-) 
  g84099__5795/ZN    -       A1->ZN F     NAND2_X2       4  8.1    11    20     174    (-,-) 
  g83914__195125/ZN  -       A1->ZN R     NAND2_X2       1  6.3    13    19     194    (-,-) 
  g83848__4547/ZN    -       A1->ZN F     NAND2_X4       5 12.5    10    17     211    (-,-) 
  g169590/ZN         -       B1->ZN R     AOI21_X1       2  3.8    31    37     248    (-,-) 
  g168395/ZN         -       B1->ZN F     OAI21_X1       1  1.8    12    19     267    (-,-) 
  g179596/ZN         -       A1->ZN R     NAND2_X1       1  1.8    10    16     283    (-,-) 
  g179589/ZN         -       A1->ZN F     NAND4_X1       1  1.4    15    22     305    (-,-) 
  alu_out_q_reg[5]/D -       -      F     DFF_X1         1    -     -     0     305    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1234: VIOLATED (-147 ps) Setup Check with Pin instr_lui_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_lui_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -147                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q  -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN       -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN       -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169085/Z        -       S->Z   R     MUX2_X1        2  3.2    12    54     201    (-,-) 
  g179375/ZN       -       A1->ZN F     NAND2_X1       1  3.0     9    16     218    (-,-) 
  g199496/ZN       -       A1->ZN R     NOR2_X2        3  7.1    24    33     251    (-,-) 
  g165195/ZN       -       A1->ZN R     AND2_X2        3  5.7    11    38     288    (-,-) 
  g164375/ZN       -       A2->ZN F     NAND2_X1       1  1.8     7    14     303    (-,-) 
  g163043/ZN       -       A1->ZN R     NAND2_X1       1  1.4     9    13     315    (-,-) 
  instr_lui_reg/D  -       -      R     DFF_X1         1    -     -     0     315    (-,-) 
#------------------------------------------------------------------------------------------



Path 1235: VIOLATED (-146 ps) Setup Check with Pin instr_auipc_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_auipc_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -146                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q   -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN        -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN        -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169085/Z         -       S->Z   R     MUX2_X1        2  3.2    12    54     201    (-,-) 
  g179375/ZN        -       A1->ZN F     NAND2_X1       1  3.0     9    16     218    (-,-) 
  g199496/ZN        -       A1->ZN R     NOR2_X2        3  7.1    24    33     251    (-,-) 
  g165195/ZN        -       A1->ZN R     AND2_X2        3  5.7    11    38     288    (-,-) 
  g164371/ZN        -       A1->ZN F     NAND2_X1       1  1.8     8    13     302    (-,-) 
  g163042/ZN        -       A1->ZN R     NAND2_X1       1  1.4     9    13     315    (-,-) 
  instr_auipc_reg/D -       -      R     DFF_X1         1    -     -     0     315    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1236: VIOLATED (-146 ps) Setup Check with Pin reg_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      43                  
     Required Time:=     157                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[3]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[3]/Q   -       CK->Q  F     DFF_X1         2  5.1    10    84      84    (-,-) 
  add_1801_23_g1346/ZN   -       A->ZN  R     INV_X1         3  7.6    20    28     112    (-,-) 
  add_1801_23_g178753/ZN -       A2->ZN F     NAND2_X2       3  5.2    11    18     130    (-,-) 
  add_1801_23_g1093/ZN   -       A3->ZN R     NAND3_X1       1  3.3    15    25     155    (-,-) 
  add_1801_23_g1082/ZN   -       A1->ZN F     NAND3_X2       3  7.2    16    26     181    (-,-) 
  add_1801_23_g1071/ZN   -       A->ZN  R     INV_X2         3  5.7    10    19     200    (-,-) 
  add_1801_23_g1050/ZN   -       C1->ZN F     OAI211_X1      1  2.4    16    21     221    (-,-) 
  add_1801_23_g1011/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    11    41     262    (-,-) 
  g84401__7114/ZN        -       A1->ZN R     NAND2_X1       1  1.9    10    16     278    (-,-) 
  g83630__8757/ZN        -       A->ZN  F     OAI211_X1      1  1.4    15    26     303    (-,-) 
  reg_out_reg[7]/D       -       -      F     DFF_X1         1    -     -     0     303    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1237: VIOLATED (-145 ps) Setup Check with Pin count_instr_reg[25]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -145                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g957/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     277    (-,-) 
  g171185/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    15     292    (-,-) 
  g182339/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     304    (-,-) 
  count_instr_reg[25]/D      -       -      F     DFF_X1         1    -     -     0     304    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1238: VIOLATED (-145 ps) Setup Check with Pin count_instr_reg[20]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -145                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1019/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    15     240    (-,-) 
  inc_add_1559_34_g962/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     277    (-,-) 
  g170146/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    15     292    (-,-) 
  g182324/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     304    (-,-) 
  count_instr_reg[20]/D      -       -      F     DFF_X1         1    -     -     0     304    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1239: VIOLATED (-145 ps) Setup Check with Pin count_instr_reg[29]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -145                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1021/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g959/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     277    (-,-) 
  g170155/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182320/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     304    (-,-) 
  count_instr_reg[29]/D      -       -      F     DFF_X1         1    -     -     0     304    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1240: VIOLATED (-145 ps) Setup Check with Pin count_instr_reg[28]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -145                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1030/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g964/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     277    (-,-) 
  g170131/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182326/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     304    (-,-) 
  count_instr_reg[28]/D      -       -      F     DFF_X1         1    -     -     0     304    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1241: VIOLATED (-145 ps) Setup Check with Pin count_instr_reg[27]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -145                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1022/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g956/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     277    (-,-) 
  g170184/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182341/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     304    (-,-) 
  count_instr_reg[27]/D      -       -      F     DFF_X1         1    -     -     0     304    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1242: VIOLATED (-145 ps) Setup Check with Pin count_instr_reg[22]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -145                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1027/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g968/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     277    (-,-) 
  g170143/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182325/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     304    (-,-) 
  count_instr_reg[22]/D      -       -      F     DFF_X1         1    -     -     0     304    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1243: VIOLATED (-144 ps) Setup Check with Pin count_instr_reg[30]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -144                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1020/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g966/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     277    (-,-) 
  g170135/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182319/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     304    (-,-) 
  count_instr_reg[30]/D      -       -      F     DFF_X1         1    -     -     0     304    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1244: VIOLATED (-144 ps) Setup Check with Pin count_instr_reg[18]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -144                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1015/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g969/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     277    (-,-) 
  g170190/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182317/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     304    (-,-) 
  count_instr_reg[18]/D      -       -      F     DFF_X1         1    -     -     0     304    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1245: VIOLATED (-144 ps) Setup Check with Pin count_instr_reg[31]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=    -144                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1017/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g965/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     277    (-,-) 
  g170125/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182327/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     303    (-,-) 
  count_instr_reg[31]/D      -       -      F     DFF_X1         1    -     -     0     303    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1246: VIOLATED (-144 ps) Setup Check with Pin count_instr_reg[21]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=    -144                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1029/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g955/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     277    (-,-) 
  g170174/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182340/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     303    (-,-) 
  count_instr_reg[21]/D      -       -      F     DFF_X1         1    -     -     0     303    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1247: VIOLATED (-144 ps) Setup Check with Pin count_instr_reg[19]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=    -144                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1028/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g960/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     277    (-,-) 
  g171144/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182345/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     303    (-,-) 
  count_instr_reg[19]/D      -       -      F     DFF_X1         1    -     -     0     303    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1248: VIOLATED (-144 ps) Setup Check with Pin count_instr_reg[17]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=    -144                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1018/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g923/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     277    (-,-) 
  g171133/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182318/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     303    (-,-) 
  count_instr_reg[17]/D      -       -      F     DFF_X1         1    -     -     0     303    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1249: VIOLATED (-144 ps) Setup Check with Pin count_instr_reg[26]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=    -144                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1031/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  inc_add_1559_34_g963/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     277    (-,-) 
  g171191/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     291    (-,-) 
  g182316/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     303    (-,-) 
  count_instr_reg[26]/D      -       -      F     DFF_X1         1    -     -     0     303    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1250: VIOLATED (-142 ps) Setup Check with Pin reg_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      43                  
     Required Time:=     157                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    -142                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  F     DFF_X1         8 22.1    26   107     107    (-,-) 
  g84701__193927/ZN   -       A1->ZN R     NAND2_X1       3  7.4    22    37     144    (-,-) 
  g84540/ZN           -       A->ZN  F     INV_X2        11 18.6    13    23     167    (-,-) 
  g84076__9906/ZN     -       B1->ZN R     AOI22_X1       1  1.9    25    44     210    (-,-) 
  g83843__9906/ZN     -       A1->ZN F     NAND2_X1       1  1.8    10    17     227    (-,-) 
  g83742__7344/ZN     -       A->ZN  R     AOI21_X1       1  1.9    22    41     268    (-,-) 
  g83663__7675/ZN     -       A3->ZN F     NAND4_X1       1  1.4    16    31     299    (-,-) 
  reg_out_reg[5]/D    -       -      F     DFF_X1         1    -     -     0     299    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1251: VIOLATED (-141 ps) Setup Check with Pin alu_out_q_reg[4]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -141                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN  -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN         -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  g84692__4547/ZN    -       A2->ZN F     NAND2_X2       4  8.4    12    22     128    (-,-) 
  g174993/ZN         -       A2->ZN R     NOR2_X2        1  3.6    16    30     158    (-,-) 
  g178517/ZN         -       A2->ZN F     NOR2_X2        2  4.7     7    13     171    (-,-) 
  g178516/ZN         -       B1->ZN R     OAI21_X2       2  8.3    30    39     210    (-,-) 
  g174995/Z          -       A->Z   R     BUF_X2         3  7.6    12    32     242    (-,-) 
  g168972/ZN         -       A->ZN  R     XNOR2_X1       1  1.9    20    39     281    (-,-) 
  g191779/ZN         -       A1->ZN F     NAND2_X1       1  1.8     9    16     296    (-,-) 
  g191778/ZN         -       A1->ZN R     NAND2_X1       1  1.4     8    14     310    (-,-) 
  alu_out_q_reg[4]/D -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1252: VIOLATED (-140 ps) Setup Check with Pin reg_next_pc_reg[1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -140                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN                         -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN                            -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN                      -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt173486/ZN                      -       A->ZN  R     INV_X8         5 15.9     8    14     162    (-,-) 
  g83341__6877/ZN                    -       A1->ZN F     NAND2_X2       1  6.0    10    15     177    (-,-) 
  g83338__175615/ZN                  -       A1->ZN R     NAND2_X4       2  7.3    10    15     193    (-,-) 
  g173962/Z                          -       A->Z   R     CLKBUF_X1      2  3.8    12    35     228    (-,-) 
  add_1564_33_Y_add_1555_32_g1197/ZN -       A1->ZN F     NOR2_X1        1  1.8     8     9     237    (-,-) 
  g182349/ZN                         -       A2->ZN R     NOR3_X1        1  2.0    29    47     284    (-,-) 
  g179519/ZN                         -       A2->ZN F     NOR2_X1        1  1.8     9    14     298    (-,-) 
  g166100/ZN                         -       A->ZN  R     INV_X1         1  1.4     7    12     310    (-,-) 
  reg_next_pc_reg[1]/D               -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 1253: VIOLATED (-140 ps) Setup Check with Pin is_alu_reg_reg_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_reg_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN           -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN           -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g200167/Z            -       S->Z   R     MUX2_X1        4  6.9    20    64     211    (-,-) 
  g168824/ZN           -       A->ZN  F     INV_X1         1  1.7     6     9     220    (-,-) 
  g167745/ZN           -       A1->ZN R     NOR2_X1        2  3.7    25    32     253    (-,-) 
  g166656/ZN           -       A1->ZN F     NAND2_X1       2  3.6    13    22     274    (-,-) 
  g163045/ZN           -       B2->ZN R     OAI21_X1       1  1.4    17    31     306    (-,-) 
  is_alu_reg_reg_reg/D -       -      R     DFF_X1         1    -     -     0     306    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1254: VIOLATED (-139 ps) Setup Check with Pin instr_jal_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_jal_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q  -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN       -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN       -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g200167/Z        -       S->Z   R     MUX2_X1        4  6.9    20    64     211    (-,-) 
  g200170/ZN       -       A2->ZN F     NAND3_X1       3  5.3    20    34     245    (-,-) 
  g200172/ZN       -       A1->ZN R     NOR2_X1        1  2.0    18    30     275    (-,-) 
  g165150/ZN       -       A2->ZN F     NAND2_X1       1  1.8    10    16     291    (-,-) 
  g178327/ZN       -       A2->ZN R     NAND2_X1       1  1.4     9    16     307    (-,-) 
  instr_jal_reg/D  -       -      R     DFF_X1         1    -     -     0     307    (-,-) 
#------------------------------------------------------------------------------------------



Path 1255: VIOLATED (-137 ps) Setup Check with Pin cpu_state_reg[5]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      33                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -137                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN         -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN         -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN         -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g196266/ZN         -       A1->ZN R     AND2_X2        2  6.6    12    35     214    (-,-) 
  g196265/ZN         -       A1->ZN F     NAND3_X2       3  5.4    14    22     236    (-,-) 
  g178325/ZN         -       A1->ZN R     NAND3_X1       1  3.4    16    22     258    (-,-) 
  g163298/ZN         -       A1->ZN F     NAND2_X2       5  9.6    13    22     280    (-,-) 
  g193924/ZN         -       A1->ZN R     NOR2_X1        1  1.4    15    23     304    (-,-) 
  cpu_state_reg[5]/D -       -      R     DFF_X1         1    -     -     0     304    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1256: VIOLATED (-137 ps) Setup Check with Pin reg_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      33                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    -137                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q  -       CK->Q  R     DFF_X1         5 10.4    27   104     104    (-,-) 
  add_1801_23_g1278/ZN  -       A2->ZN R     AND2_X1        2  3.8    13    42     146    (-,-) 
  add_1801_23_g1180/ZN  -       A1->ZN F     NAND2_X1       1  3.4    10    18     164    (-,-) 
  add_1801_23_g1082/ZN  -       A2->ZN R     NAND3_X2       3  7.8    17    24     188    (-,-) 
  add_1801_23_g1071/ZN  -       A->ZN  F     INV_X2         3  5.1     7    11     199    (-,-) 
  add_1801_23_g1038/ZN  -       B1->ZN R     OAI21_X1       1  2.5    22    30     229    (-,-) 
  add_1801_23_g1012/ZN  -       A->ZN  R     XNOR2_X1       1  1.9    20    42     271    (-,-) 
  g84621__5266/ZN       -       A1->ZN F     NAND2_X1       1  1.8     9    16     287    (-,-) 
  g83664__7118/ZN       -       A1->ZN R     NAND4_X1       1  1.4    14    17     304    (-,-) 
  reg_out_reg[6]/D      -       -      R     DFF_X1         1    -     -     0     304    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1257: VIOLATED (-136 ps) Setup Check with Pin is_alu_reg_imm_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_imm_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=    -136                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  F     DFF_X1         3  4.4     9    84      84    (-,-) 
  g181170/ZN           -       A1->ZN F     AND2_X4        3 15.3     8    31     114    (-,-) 
  g197529/ZN           -       A->ZN  R     INV_X8        26 63.0    21    28     143    (-,-) 
  g200167/Z            -       S->Z   F     MUX2_X1        4  6.3    15    71     214    (-,-) 
  g168482/ZN           -       A1->ZN R     NOR2_X1        2  3.7    25    36     250    (-,-) 
  g166659/ZN           -       A1->ZN F     NAND2_X1       2  3.6    13    22     271    (-,-) 
  g163044/ZN           -       B2->ZN R     OAI21_X1       1  1.4    17    31     303    (-,-) 
  is_alu_reg_imm_reg/D -       -      R     DFF_X1         1    -     -     0     303    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1258: VIOLATED (-136 ps) Setup Check with Pin count_instr_reg[24]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    -136                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g1016/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     240    (-,-) 
  g192337/ZN                 -       A->ZN  F     XNOR2_X1       1  1.8    10    37     277    (-,-) 
  g182321/ZN                 -       B1->ZN R     OAI21_X1       1  1.4    17    26     302    (-,-) 
  count_instr_reg[24]/D      -       -      R     DFF_X1         1    -     -     0     302    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1259: VIOLATED (-135 ps) Setup Check with Pin is_sb_sh_sw_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_sb_sh_sw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=    -135                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q   -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN        -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN        -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169085/Z         -       S->Z   R     MUX2_X1        2  3.2    12    54     201    (-,-) 
  g179375/ZN        -       A1->ZN F     NAND2_X1       1  3.0     9    16     218    (-,-) 
  g199496/ZN        -       A1->ZN R     NOR2_X2        3  7.1    24    33     251    (-,-) 
  g165197/ZN        -       A1->ZN F     NAND2_X2       5  8.5    14    23     274    (-,-) 
  g162985/ZN        -       B1->ZN R     OAI21_X1       1  1.4    17    27     301    (-,-) 
  is_sb_sh_sw_reg/D -       -      R     DFF_X1         1    -     -     0     301    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1260: VIOLATED (-135 ps) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=    -135                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK          -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q           -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN                -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN                -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169085/Z                 -       S->Z   R     MUX2_X1        2  3.2    12    54     201    (-,-) 
  g179375/ZN                -       A1->ZN F     NAND2_X1       1  3.0     9    16     218    (-,-) 
  g199496/ZN                -       A1->ZN R     NOR2_X2        3  7.1    24    33     251    (-,-) 
  g165197/ZN                -       A1->ZN F     NAND2_X2       5  8.5    14    23     274    (-,-) 
  g162981/ZN                -       B1->ZN R     OAI21_X1       1  1.4    17    27     301    (-,-) 
  is_lb_lh_lw_lbu_lhu_reg/D -       -      R     DFF_X1         1    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 1261: VIOLATED (-135 ps) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q                    -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN                         -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN                         -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169085/Z                          -       S->Z   R     MUX2_X1        2  3.2    12    54     201    (-,-) 
  g179375/ZN                         -       A1->ZN F     NAND2_X1       1  3.0     9    16     218    (-,-) 
  g199496/ZN                         -       A1->ZN R     NOR2_X2        3  7.1    24    33     251    (-,-) 
  g165197/ZN                         -       A1->ZN F     NAND2_X2       5  8.5    14    23     274    (-,-) 
  g200169/ZN                         -       B1->ZN R     OAI21_X1       1  1.4    17    27     301    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/D -       -      R     DFF_X1         1    -     -     0     301    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 1262: VIOLATED (-135 ps) Setup Check with Pin decoded_rd_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     294                  
             Slack:=    -135                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN          -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN          -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN          -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g196266/ZN          -       A1->ZN R     AND2_X2        2  6.6    12    35     214    (-,-) 
  g196267/ZN          -       A1->ZN F     NAND2_X2       6 10.5    13    21     235    (-,-) 
  g176695/ZN          -       B1->ZN R     AOI22_X1       1  1.9    25    44     279    (-,-) 
  g163013/ZN          -       A1->ZN F     NAND2_X1       1  1.4    10    15     294    (-,-) 
  decoded_rd_reg[2]/D -       -      F     DFF_X1         1    -     -     0     294    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1263: VIOLATED (-135 ps) Setup Check with Pin decoded_imm_j_reg[18]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     294                  
             Slack:=    -135                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN              -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN              -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g196266/ZN              -       A1->ZN R     AND2_X2        2  6.6    12    35     214    (-,-) 
  g196267/ZN              -       A1->ZN F     NAND2_X2       6 10.5    13    21     235    (-,-) 
  g176691/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    44     279    (-,-) 
  g163008/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     294    (-,-) 
  decoded_imm_j_reg[18]/D -       -      F     DFF_X1         1    -     -     0     294    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1264: VIOLATED (-135 ps) Setup Check with Pin decoded_imm_j_reg[17]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     294                  
             Slack:=    -135                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN              -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN              -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g196266/ZN              -       A1->ZN R     AND2_X2        2  6.6    12    35     214    (-,-) 
  g196267/ZN              -       A1->ZN F     NAND2_X2       6 10.5    13    21     235    (-,-) 
  g186987/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    44     279    (-,-) 
  g186986/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     294    (-,-) 
  decoded_imm_j_reg[17]/D -       -      F     DFF_X1         1    -     -     0     294    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1265: VIOLATED (-132 ps) Setup Check with Pin mem_addr_reg[31]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -132                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  fopt192563/ZN        -       A->ZN  F     INV_X4         2  9.1     5    10     183    (-,-) 
  g184485/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     199    (-,-) 
  fopt182279/ZN        -       A->ZN  F     INV_X8        30 50.1     9    16     215    (-,-) 
  g83917__7675/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     247    (-,-) 
  g83825__2900/ZN      -       A1->ZN F     NAND2_X1       2  2.0    11    17     264    (-,-) 
  g170186/ZN           -       A->ZN  R     INV_X1         1  2.0     8    14     279    (-,-) 
  g167110/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     291    (-,-) 
  mem_addr_reg[31]/D   -       -      F     DFF_X1         1    -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1266: VIOLATED (-132 ps) Setup Check with Pin mem_addr_reg[30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -132                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  fopt192563/ZN        -       A->ZN  F     INV_X4         2  9.1     5    10     183    (-,-) 
  g184485/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     199    (-,-) 
  fopt182279/ZN        -       A->ZN  F     INV_X8        30 50.1     9    16     215    (-,-) 
  g83924__5266/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     247    (-,-) 
  g83832__5703/ZN      -       A1->ZN F     NAND2_X1       2  2.0    11    17     264    (-,-) 
  g171155/ZN           -       A->ZN  R     INV_X1         1  2.0     8    14     279    (-,-) 
  g167109/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     291    (-,-) 
  mem_addr_reg[30]/D   -       -      F     DFF_X1         1    -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1267: VIOLATED (-132 ps) Setup Check with Pin mem_addr_reg[28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -132                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  fopt192563/ZN        -       A->ZN  F     INV_X4         2  9.1     5    10     183    (-,-) 
  g184485/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     199    (-,-) 
  fopt182279/ZN        -       A->ZN  F     INV_X8        30 50.1     9    16     215    (-,-) 
  g83920__1786/ZN      -       A1->ZN R     AOI22_X1       1  2.0    26    32     248    (-,-) 
  g83827__7675/ZN      -       A2->ZN F     NAND2_X1       2  2.0     9    18     265    (-,-) 
  g170159/ZN           -       A->ZN  R     INV_X1         1  2.0     8    13     279    (-,-) 
  g167107/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     291    (-,-) 
  mem_addr_reg[28]/D   -       -      F     DFF_X1         1    -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1268: VIOLATED (-132 ps) Setup Check with Pin mem_addr_reg[23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -132                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  fopt192563/ZN        -       A->ZN  F     INV_X4         2  9.1     5    10     183    (-,-) 
  g184485/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     199    (-,-) 
  fopt182279/ZN        -       A->ZN  F     INV_X8        30 50.1     9    16     215    (-,-) 
  g83918__177757/ZN    -       A1->ZN R     AOI22_X1       1  1.9    25    32     247    (-,-) 
  g83829__8757/ZN      -       A1->ZN F     NAND2_X1       2  2.0    11    17     264    (-,-) 
  g171194/ZN           -       A->ZN  R     INV_X1         1  2.0     8    14     279    (-,-) 
  g166795/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     291    (-,-) 
  mem_addr_reg[23]/D   -       -      F     DFF_X1         1    -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1269: VIOLATED (-132 ps) Setup Check with Pin mem_addr_reg[22]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -132                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  fopt192563/ZN        -       A->ZN  F     INV_X4         2  9.1     5    10     183    (-,-) 
  g184485/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     199    (-,-) 
  fopt182279/ZN        -       A->ZN  F     INV_X8        30 50.1     9    16     215    (-,-) 
  g83921__5953/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     247    (-,-) 
  g83830__1786/ZN      -       A1->ZN F     NAND2_X1       2  2.0    11    17     264    (-,-) 
  g170144/ZN           -       A->ZN  R     INV_X1         1  2.0     8    14     279    (-,-) 
  g167131/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     291    (-,-) 
  mem_addr_reg[22]/D   -       -      F     DFF_X1         1    -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1270: VIOLATED (-132 ps) Setup Check with Pin mem_addr_reg[19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -132                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  fopt192563/ZN        -       A->ZN  F     INV_X4         2  9.1     5    10     183    (-,-) 
  g184485/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     199    (-,-) 
  fopt182279/ZN        -       A->ZN  F     INV_X8        30 50.1     9    16     215    (-,-) 
  g83923__7114/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     247    (-,-) 
  g83833__7114/ZN      -       A1->ZN F     NAND2_X1       2  2.0    11    17     264    (-,-) 
  g171166/ZN           -       A->ZN  R     INV_X1         1  2.0     8    14     279    (-,-) 
  g167128/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     291    (-,-) 
  mem_addr_reg[19]/D   -       -      F     DFF_X1         1    -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1271: VIOLATED (-132 ps) Setup Check with Pin mem_addr_reg[18]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    -132                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  fopt192563/ZN        -       A->ZN  F     INV_X4         2  9.1     5    10     183    (-,-) 
  g184485/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     199    (-,-) 
  fopt182279/ZN        -       A->ZN  F     INV_X8        30 50.1     9    16     215    (-,-) 
  g83925__2250/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     247    (-,-) 
  g83835__2250/ZN      -       A1->ZN F     NAND2_X1       2  2.0    11    17     264    (-,-) 
  g170194/ZN           -       A->ZN  R     INV_X1         1  2.0     8    14     279    (-,-) 
  g167127/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     291    (-,-) 
  mem_addr_reg[18]/D   -       -      F     DFF_X1         1    -     -     0     291    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1272: VIOLATED (-131 ps) Setup Check with Pin count_instr_reg[23]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -131                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  g179418/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     238    (-,-) 
  g179417/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    14     252    (-,-) 
  g179416/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     7    13     266    (-,-) 
  g171178/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    12     278    (-,-) 
  g182342/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     290    (-,-) 
  count_instr_reg[23]/D      -       -      F     DFF_X1         1    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1273: VIOLATED (-130 ps) Setup Check with Pin count_cycle_reg[16]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177635/ZN -       A1->ZN F     NAND2_X1       1  3.0    10    17     156    (-,-) 
  inc_add_1428_40_g1066/ZN   -       A1->ZN R     NOR2_X2        1  3.4    16    24     179    (-,-) 
  inc_add_1428_40_g1043/ZN   -       A1->ZN F     NAND2_X2       2  9.1    12    22     201    (-,-) 
  inc_add_1428_40_g1042/ZN   -       A->ZN  R     INV_X4        17 30.4    20    29     230    (-,-) 
  inc_add_1428_40_g1041/ZN   -       A->ZN  F     INV_X1         1  1.8     7    10     239    (-,-) 
  inc_add_1428_40_g995/ZN    -       A1->ZN R     OAI22_X1       1  1.2    27    24     263    (-,-) 
  g172197/ZN                 -       A1->ZN R     AND2_X1        1  1.4     8    36     298    (-,-) 
  count_cycle_reg[16]/D      -       -      R     DFF_X1         1    -     -     0     298    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1274: VIOLATED (-129 ps) Setup Check with Pin mem_addr_reg[20]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=    -129                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g189341/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     244    (-,-) 
  g83371__2900/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     262    (-,-) 
  g170175/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     276    (-,-) 
  g167129/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     288    (-,-) 
  mem_addr_reg[20]/D     -       -      F     DFF_X1         1    -     -     0     288    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1275: VIOLATED (-128 ps) Setup Check with Pin decoded_rd_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    -128                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN          -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN          -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN          -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN          -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199497/ZN          -       A1->ZN F     OR2_X4         1 11.1    10    45     244    (-,-) 
  g165297/ZN          -       A->ZN  R     INV_X8        22 40.5    14    23     267    (-,-) 
  g165061/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     281    (-,-) 
  g163014/ZN          -       A2->ZN R     NAND2_X1       1  1.4     9    16     297    (-,-) 
  decoded_rd_reg[3]/D -       -      R     DFF_X1         1    -     -     0     297    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1276: VIOLATED (-128 ps) Setup Check with Pin decoded_rd_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    -128                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN          -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN          -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN          -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN          -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199497/ZN          -       A1->ZN F     OR2_X4         1 11.1    10    45     244    (-,-) 
  g165297/ZN          -       A->ZN  R     INV_X8        22 40.5    14    23     267    (-,-) 
  g165063/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     281    (-,-) 
  g163012/ZN          -       A2->ZN R     NAND2_X1       1  1.4     9    16     297    (-,-) 
  decoded_rd_reg[1]/D -       -      R     DFF_X1         1    -     -     0     297    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1277: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_j_reg[8]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN             -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN             -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN             -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199497/ZN             -       A1->ZN F     OR2_X4         1 11.1    10    45     244    (-,-) 
  g165297/ZN             -       A->ZN  R     INV_X8        22 40.5    14    23     267    (-,-) 
  g165073/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     281    (-,-) 
  g163001/ZN             -       A2->ZN R     NAND2_X1       1  1.4     9    16     297    (-,-) 
  decoded_imm_j_reg[8]/D -       -      R     DFF_X1         1    -     -     0     297    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1278: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_j_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN             -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN             -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN             -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199497/ZN             -       A1->ZN F     OR2_X4         1 11.1    10    45     244    (-,-) 
  g165297/ZN             -       A->ZN  R     INV_X8        22 40.5    14    23     267    (-,-) 
  g165068/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     281    (-,-) 
  g183363/ZN             -       A2->ZN R     NAND2_X1       1  1.4     9    16     297    (-,-) 
  decoded_imm_j_reg[3]/D -       -      R     DFF_X1         1    -     -     0     297    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1279: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_reg[30]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g190990/ZN             -       A1->ZN R     AND2_X4        8 14.3    12    38     276    (-,-) 
  g190992/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    13     288    (-,-) 
  decoded_imm_reg[30]/D  -       -      F     DFF_X1         1    -     -     0     288    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1280: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_reg[27]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g190990/ZN             -       A1->ZN R     AND2_X4        8 14.3    12    38     276    (-,-) 
  g190997/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    13     288    (-,-) 
  decoded_imm_reg[27]/D  -       -      F     DFF_X1         1    -     -     0     288    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1281: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_reg[25]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g190990/ZN             -       A1->ZN R     AND2_X4        8 14.3    12    38     276    (-,-) 
  g190993/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    13     288    (-,-) 
  decoded_imm_reg[25]/D  -       -      F     DFF_X1         1    -     -     0     288    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1282: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_reg[24]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g190990/ZN             -       A1->ZN R     AND2_X4        8 14.3    12    38     276    (-,-) 
  g190994/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    13     288    (-,-) 
  decoded_imm_reg[24]/D  -       -      F     DFF_X1         1    -     -     0     288    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1283: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_reg[23]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g190990/ZN             -       A1->ZN R     AND2_X4        8 14.3    12    38     276    (-,-) 
  g190995/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    13     288    (-,-) 
  decoded_imm_reg[23]/D  -       -      F     DFF_X1         1    -     -     0     288    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1284: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_reg[22]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g190990/ZN             -       A1->ZN R     AND2_X4        8 14.3    12    38     276    (-,-) 
  g190991/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    13     288    (-,-) 
  decoded_imm_reg[22]/D  -       -      F     DFF_X1         1    -     -     0     288    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1285: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_reg[21]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g190990/ZN             -       A1->ZN R     AND2_X4        8 14.3    12    38     276    (-,-) 
  g190989/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    13     288    (-,-) 
  decoded_imm_reg[21]/D  -       -      F     DFF_X1         1    -     -     0     288    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1286: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_reg[20]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g190990/ZN             -       A1->ZN R     AND2_X4        8 14.3    12    38     276    (-,-) 
  g190996/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    13     288    (-,-) 
  decoded_imm_reg[20]/D  -       -      F     DFF_X1         1    -     -     0     288    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1287: VIOLATED (-128 ps) Setup Check with Pin decoded_imm_j_reg[20]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -128                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN              -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN              -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN              -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN              -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN              -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN              -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g200294/ZN              -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g163010/ZN              -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[20]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1288: VIOLATED (-128 ps) Setup Check with Pin reg_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -128                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN -       CK->QN F     DFF_X1         2  6.9    18    76      76    (-,-) 
  g185667/ZN        -       A->ZN  R     INV_X4        10 22.5    16    27     103    (-,-) 
  g85050/ZN         -       A->ZN  F     INV_X4         4  9.8     6    11     114    (-,-) 
  g84378__7344/ZN   -       A2->ZN R     NOR2_X1        1  2.0    17    28     142    (-,-) 
  g84283__8757/ZN   -       A2->ZN R     AND2_X2        3  7.3    13    38     180    (-,-) 
  g84217/ZN         -       A->ZN  F     INV_X2         2  4.8     6    10     190    (-,-) 
  g84017__7675/ZN   -       A1->ZN R     NOR2_X2        2  4.7    19    25     215    (-,-) 
  g83950/ZN         -       A->ZN  F     INV_X2         5  9.2     9    15     230    (-,-) 
  g83839__7344/ZN   -       B1->ZN R     OAI22_X2       1  1.9    26    34     264    (-,-) 
  g83712__6877/ZN   -       A->ZN  F     AOI21_X1       1  1.8    11    17     282    (-,-) 
  g83661__2900/ZN   -       A1->ZN R     NAND2_X1       1  1.4     9    14     296    (-,-) 
  reg_out_reg[3]/D  -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1289: VIOLATED (-127 ps) Setup Check with Pin decoded_rd_reg[4]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN          -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN          -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN          -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN          -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN          -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN          -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199607/ZN          -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g163015/ZN          -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_rd_reg[4]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1290: VIOLATED (-127 ps) Setup Check with Pin decoded_rd_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_rd_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN          -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN          -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN          -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN          -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN          -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN          -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN          -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199610/ZN          -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g163011/ZN          -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_rd_reg[0]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1291: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[19]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN              -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN              -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN              -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN              -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN              -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN              -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199619/ZN              -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g191048/ZN              -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[19]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1292: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[16]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN              -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN              -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN              -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN              -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN              -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN              -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199614/ZN              -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g182428/ZN              -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[16]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1293: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[15]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN              -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN              -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN              -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN              -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN              -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN              -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199616/ZN              -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g187587/ZN              -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[15]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1294: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[11]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN              -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN              -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN              -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN              -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN              -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN              -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199620/ZN              -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g195486/ZN              -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[11]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1295: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[10]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN              -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN              -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN              -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN              -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN              -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN              -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199617/ZN              -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g163003/ZN              -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[10]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1296: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[9]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN             -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN             -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN             -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN             -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN             -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN             -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199609/ZN             -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g163002/ZN             -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[9]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1297: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[7]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN             -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN             -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN             -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN             -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN             -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN             -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199611/ZN             -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g163000/ZN             -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[7]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1298: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[5]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN             -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN             -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN             -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN             -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN             -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN             -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199613/ZN             -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g162998/ZN             -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[5]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1299: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[4]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN             -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN             -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN             -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN             -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN             -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN             -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199605/ZN             -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g194547/ZN             -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[4]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1300: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN             -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN             -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN             -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN             -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN             -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN             -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199618/ZN             -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g187836/ZN             -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[2]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1301: VIOLATED (-127 ps) Setup Check with Pin decoded_imm_j_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    -127                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN             -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN             -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN             -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN             -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g194422/ZN             -       A1->ZN F     NAND2_X2       1 11.1    14    21     237    (-,-) 
  g179062/ZN             -       A->ZN  R     INV_X8        22 41.2    15    25     262    (-,-) 
  g199606/ZN             -       A1->ZN F     AOI22_X1       1  1.8    13    16     278    (-,-) 
  g162994/ZN             -       A2->ZN R     NAND2_X1       1  1.4     9    18     296    (-,-) 
  decoded_imm_j_reg[1]/D -       -      R     DFF_X1         1    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1302: VIOLATED (-126 ps) Setup Check with Pin decoded_imm_j_reg[6]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=    -126                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN             -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN             -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN             -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN             -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g199600/ZN             -       A->ZN  F     INV_X8        22 39.4     7    13     230    (-,-) 
  g199608/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    41     270    (-,-) 
  g162999/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     286    (-,-) 
  decoded_imm_j_reg[6]/D -       -      F     DFF_X1         1    -     -     0     286    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1303: VIOLATED (-126 ps) Setup Check with Pin mem_addr_reg[17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  fopt192563/ZN        -       A->ZN  F     INV_X4         2  9.1     5    10     183    (-,-) 
  g184485/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     199    (-,-) 
  fopt182279/ZN        -       A->ZN  F     INV_X8        30 50.1     9    16     215    (-,-) 
  g179067/ZN           -       B1->ZN R     AOI21_X1       1  2.0    23    28     243    (-,-) 
  g83826__2391/ZN      -       A2->ZN F     NAND2_X1       2  2.0     8    17     260    (-,-) 
  g170163/ZN           -       A->ZN  R     INV_X1         1  2.0     8    13     273    (-,-) 
  g167126/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     285    (-,-) 
  mem_addr_reg[17]/D   -       -      F     DFF_X1         1    -     -     0     285    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1304: VIOLATED (-126 ps) Setup Check with Pin count_instr_reg[15]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     287                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g200141/ZN                 -       A1->ZN R     AND2_X4        2  5.3     8    29     166    (-,-) 
  g200144/ZN                 -       A1->ZN R     AND2_X4        8 14.5    12    34     200    (-,-) 
  inc_add_1559_34_g200150/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     215    (-,-) 
  inc_add_1559_34_g994/ZN    -       A->ZN  F     XNOR2_X1       1  3.0    12    40     255    (-,-) 
  g168422/ZN                 -       B1->ZN R     AOI21_X2       1  2.0    18    24     279    (-,-) 
  g167812/ZN                 -       A->ZN  F     INV_X1         1  1.4     6     8     287    (-,-) 
  count_instr_reg[15]/D      -       -      F     DFF_X1         1    -     -     0     287    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1305: VIOLATED (-126 ps) Setup Check with Pin mem_addr_reg[21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     292                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt191274/ZN        -       A->ZN  R     INV_X4         5 18.5    13    20     175    (-,-) 
  g84288__191273/ZN    -       A1->ZN F     NAND2_X4       1 11.1     9    16     191    (-,-) 
  g189311/ZN           -       A->ZN  R     INV_X8        30 55.2    18    27     218    (-,-) 
  g83987__189329/ZN    -       A1->ZN F     NAND2_X1       1  1.8     9    16     233    (-,-) 
  g55/ZN               -       A->ZN  R     OAI221_X1      2  2.2    38    23     256    (-,-) 
  g171151/ZN           -       A->ZN  F     INV_X1         1  1.8    10    10     266    (-,-) 
  g167130/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    26     292    (-,-) 
  mem_addr_reg[21]/D   -       -      R     DFF_X1         1    -     -     0     292    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1306: VIOLATED (-126 ps) Setup Check with Pin count_instr_reg[13]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g200141/ZN                 -       A1->ZN R     AND2_X4        2  5.3     8    29     166    (-,-) 
  g200144/ZN                 -       A1->ZN R     AND2_X4        8 14.5    12    34     200    (-,-) 
  inc_add_1559_34_g200151/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     219    (-,-) 
  inc_add_1559_34_g991/ZN    -       A->ZN  F     XNOR2_X2       1  3.0    10    36     255    (-,-) 
  g168420/ZN                 -       B1->ZN R     AOI21_X2       1  2.0    18    23     278    (-,-) 
  g167810/ZN                 -       A->ZN  F     INV_X1         1  1.4     6     8     286    (-,-) 
  count_instr_reg[13]/D      -       -      F     DFF_X1         1    -     -     0     286    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1307: VIOLATED (-125 ps) Setup Check with Pin count_instr_reg[14]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=    -125                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g200141/ZN                 -       A1->ZN R     AND2_X4        2  5.3     8    29     166    (-,-) 
  g200144/ZN                 -       A1->ZN R     AND2_X4        8 14.5    12    34     200    (-,-) 
  inc_add_1559_34_g200143/ZN -       A->ZN  F     INV_X1         2  3.4     6    11     211    (-,-) 
  inc_add_1559_34_g1044/ZN   -       A1->ZN R     NOR2_X1        1  2.0    17    24     234    (-,-) 
  inc_add_1559_34_g990/ZN    -       B1->ZN F     OAI21_X1       1  3.0    12    19     254    (-,-) 
  g168421/ZN                 -       B1->ZN R     AOI21_X2       1  2.0    18    24     278    (-,-) 
  g167811/ZN                 -       A->ZN  F     INV_X1         1  1.4     6     8     286    (-,-) 
  count_instr_reg[14]/D      -       -      F     DFF_X1         1    -     -     0     286    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1308: VIOLATED (-125 ps) Setup Check with Pin mem_wordsize_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_wordsize_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      44                  
     Required Time:=     156                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -125                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_rinst_reg/QN   -       CK->QN R     DFFS_X1        2  5.4    18    74      74    (-,-) 
  g183126/ZN            -       A->ZN  F     INV_X2         5 10.5     9    16      90    (-,-) 
  g199704/ZN            -       A1->ZN R     NAND3_X2       3 10.3    20    25     115    (-,-) 
  g168726/ZN            -       A1->ZN R     AND2_X2        1  3.8     9    34     149    (-,-) 
  g166772/ZN            -       A2->ZN F     NAND2_X2       4  8.1    12    19     168    (-,-) 
  g166425/ZN            -       A1->ZN R     NAND2_X1       3  7.4    22    30     198    (-,-) 
  g165386/ZN            -       A2->ZN F     NAND3_X2       6 10.4    20    35     233    (-,-) 
  g165153/ZN            -       A1->ZN R     NAND3_X1       1  2.0    12    22     254    (-,-) 
  g192521/ZN            -       B->ZN  F     OAI211_X1      1  1.4    17    27     281    (-,-) 
  mem_wordsize_reg[1]/D -       -      F     DFF_X1         1    -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1309: VIOLATED (-124 ps) Setup Check with Pin mem_wordsize_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_do_rinst_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_wordsize_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      43                  
     Required Time:=     157                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -124                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_rinst_reg/QN   -       CK->QN R     DFFS_X1        2  5.4    18    74      74    (-,-) 
  g183126/ZN            -       A->ZN  F     INV_X2         5 10.5     9    16      90    (-,-) 
  g199704/ZN            -       A1->ZN R     NAND3_X2       3 10.3    20    25     115    (-,-) 
  g168726/ZN            -       A1->ZN R     AND2_X2        1  3.8     9    34     149    (-,-) 
  g166772/ZN            -       A2->ZN F     NAND2_X2       4  8.1    12    19     168    (-,-) 
  g166425/ZN            -       A1->ZN R     NAND2_X1       3  7.4    22    30     198    (-,-) 
  g165386/ZN            -       A2->ZN F     NAND3_X2       6 10.4    20    35     233    (-,-) 
  g165152/ZN            -       A1->ZN R     NAND3_X1       1  2.0    12    22     254    (-,-) 
  g194633/ZN            -       B->ZN  F     OAI211_X1      1  1.4    15    27     281    (-,-) 
  mem_wordsize_reg[0]/D -       -      F     DFF_X1         1    -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1310: VIOLATED (-123 ps) Setup Check with Pin reg_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      43                  
     Required Time:=     157                  
      Launch Clock:-       0                  
         Data Path:-     280                  
             Slack:=    -123                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/QN -       CK->QN R     DFF_X1         4  8.4    24    80      80    (-,-) 
  g6/Z              -       A->Z   R     BUF_X2         6 13.1    18    38     118    (-,-) 
  g84378__7344/ZN   -       A1->ZN F     NOR2_X1        1  1.9     7    11     129    (-,-) 
  g84283__8757/ZN   -       A2->ZN F     AND2_X2        3  6.6     8    32     160    (-,-) 
  g84217/ZN         -       A->ZN  R     INV_X2         2  5.4     9    15     175    (-,-) 
  g84017__7675/ZN   -       A1->ZN F     NOR2_X2        2  4.3     8     9     184    (-,-) 
  g83950/ZN         -       A->ZN  R     INV_X2         5 11.0    15    22     205    (-,-) 
  g83867__5266/ZN   -       A1->ZN F     NOR2_X1        1  1.8     6    10     215    (-,-) 
  g83784__185204/ZN -       A->ZN  R     AOI21_X1       1  1.8    22    38     254    (-,-) 
  g185203/ZN        -       A1->ZN F     NAND4_X1       1  1.4    16    26     280    (-,-) 
  reg_out_reg[2]/D  -       -      F     DFF_X1         1    -     -     0     280    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1311: VIOLATED (-122 ps) Setup Check with Pin alu_out_q_reg[3]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      43                  
     Required Time:=     157                  
      Launch Clock:-       0                  
         Data Path:-     280                  
             Slack:=    -122                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[1]/QN  -       CK->QN R     DFF_X1         5  9.6    27    83      83    (-,-) 
  g5/ZN              -       A2->ZN R     AND2_X1        2  5.4    16    46     129    (-,-) 
  g174993/ZN         -       A1->ZN F     NOR2_X2        1  3.5     7    10     140    (-,-) 
  g178517/ZN         -       A2->ZN R     NOR2_X2        2  5.3    20    32     172    (-,-) 
  g174996/ZN         -       A->ZN  F     INV_X1         2  4.0     8    14     186    (-,-) 
  g178261/ZN         -       B1->ZN R     AOI21_X1       1  2.5    25    30     216    (-,-) 
  g168333/ZN         -       A->ZN  R     XNOR2_X1       1  1.9    20    43     259    (-,-) 
  g165635/ZN         -       C1->ZN F     OAI211_X1      1  1.4    14    21     280    (-,-) 
  alu_out_q_reg[3]/D -       -      F     DFF_X1         1    -     -     0     280    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1312: VIOLATED (-122 ps) Setup Check with Pin count_cycle_reg[12]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      38                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     283                  
             Slack:=    -122                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  g184863/ZN                 -       A1->ZN R     AND4_X4        8 14.5    16    54     193    (-,-) 
  inc_add_1428_40_g184866/ZN -       A1->ZN F     NAND2_X1       1  2.5     9    17     210    (-,-) 
  inc_add_1428_40_g1276/Z    -       A->Z   F     XOR2_X1        1  1.8    11    50     260    (-,-) 
  g169811/ZN                 -       A1->ZN R     NAND2_X1       1  2.0    10    16     276    (-,-) 
  g169649/ZN                 -       A->ZN  F     INV_X1         1  1.4     4     7     283    (-,-) 
  count_cycle_reg[12]/D      -       -      F     DFF_X1         1    -     -     0     283    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1313: VIOLATED (-121 ps) Setup Check with Pin reg_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=    -121                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[5]/Q  -       CK->Q  F     DFF_X1         8 22.1    26   107     107    (-,-) 
  g84701__193927/ZN   -       A1->ZN R     NAND2_X1       3  7.4    22    37     144    (-,-) 
  g84540/ZN           -       A->ZN  F     INV_X2        11 18.6    13    23     167    (-,-) 
  g84072__7344/ZN     -       A1->ZN R     AOI22_X1       1  1.9    25    34     200    (-,-) 
  g83837__2703/ZN     -       A2->ZN F     NAND3_X1       1  1.7    13    24     225    (-,-) 
  g83773__1840/ZN     -       A1->ZN R     NOR2_X1        1  2.0    17    26     251    (-,-) 
  g83679__9906/ZN     -       B->ZN  F     OAI211_X1      1  1.4    13    28     279    (-,-) 
  reg_out_reg[1]/D    -       -      F     DFF_X1         1    -     -     0     279    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1314: VIOLATED (-120 ps) Setup Check with Pin count_instr_reg[11]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g200141/ZN                 -       A1->ZN R     AND2_X4        2  5.3     8    29     166    (-,-) 
  g200144/ZN                 -       A1->ZN R     AND2_X4        8 14.5    12    34     200    (-,-) 
  inc_add_1559_34_g200149/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     215    (-,-) 
  inc_add_1559_34_g993/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     252    (-,-) 
  g171152/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     267    (-,-) 
  g182343/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     279    (-,-) 
  count_instr_reg[11]/D      -       -      F     DFF_X1         1    -     -     0     279    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1315: VIOLATED (-120 ps) Setup Check with Pin count_instr_reg[9]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g200141/ZN                 -       A1->ZN R     AND2_X4        2  5.3     8    29     166    (-,-) 
  g200144/ZN                 -       A1->ZN R     AND2_X4        8 14.5    12    34     200    (-,-) 
  inc_add_1559_34_g200148/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     215    (-,-) 
  inc_add_1559_34_g939/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     252    (-,-) 
  g170192/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     267    (-,-) 
  g182344/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     279    (-,-) 
  count_instr_reg[9]/D       -       -      F     DFF_X1         1    -     -     0     279    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1316: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[29]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83405__189331/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83369__1309/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g170169/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167108/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[29]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1317: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[27]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83402__189330/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83370__6877/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171181/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167106/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[27]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1318: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[26]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83403__189333/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83366__4547/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171149/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167105/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[26]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1319: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[25]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83378__197614/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83367__9682/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171139/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167104/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[25]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1320: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[24]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83400__189324/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83368__2683/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171156/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167103/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[24]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1321: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[16]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83462__189338/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83386__1840/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171153/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167125/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[16]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1322: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[15]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83512__195854/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83450__3772/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171202/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167124/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[15]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1323: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[14]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83516__189336/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83451__1474/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171193/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167123/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[14]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1324: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[13]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83517__189313/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83452__4547/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g170162/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167122/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[13]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1325: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[12]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83518__189332/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83453__9682/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g170132/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167121/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[12]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1326: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[11]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83506__189340/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83454__2683/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171132/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167120/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[11]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1327: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[10]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83520__189323/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83455__1309/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g170121/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167119/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[10]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1328: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[9]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83519__189339/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83456__6877/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171140/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167118/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[9]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1329: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[8]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83513__189325/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83457__2900/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171172/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167117/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[8]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1330: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[7]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83514__199856/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83446__1857/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171147/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167116/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[7]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1331: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[6]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83565__189334/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83508__7114/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171158/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167115/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[6]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1332: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[5]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83566__189327/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83509__5266/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g170134/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167114/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[5]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1333: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[4]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83567__189328/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83510__2250/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171168/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167113/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[4]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1334: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83560__190742/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83511__6083/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g170157/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167112/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[3]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1335: VIOLATED (-119 ps) Setup Check with Pin mem_addr_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3  7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2  5.4    20    34     122    (-,-) 
  g84374/ZN              -       A->ZN  F     INV_X2         3 10.8    10    16     138    (-,-) 
  g179066/Z              -       A->Z   F     BUF_X4         4 14.9     7    29     167    (-,-) 
  g84288__191273/ZN      -       A2->ZN R     NAND2_X4       1 12.1    12    19     186    (-,-) 
  g189311/ZN             -       A->ZN  F     INV_X8        30 50.3     9    16     203    (-,-) 
  g83515__189322/ZN      -       A1->ZN R     AOI22_X1       1  1.9    25    32     235    (-,-) 
  g83459__7675/ZN        -       A1->ZN F     NAND2_X1       2  2.0    11    17     252    (-,-) 
  g171171/ZN             -       A->ZN  R     INV_X1         1  2.0     8    14     266    (-,-) 
  g167111/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    12     278    (-,-) 
  mem_addr_reg[2]/D      -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1336: VIOLATED (-119 ps) Setup Check with Pin reg_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     287                  
             Slack:=    -119                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN -       CK->QN F     DFF_X1         2  6.9    18    76      76    (-,-) 
  g185667/ZN        -       A->ZN  R     INV_X4        10 22.5    16    27     103    (-,-) 
  g85050/ZN         -       A->ZN  F     INV_X4         4  9.8     6    11     114    (-,-) 
  g84378__7344/ZN   -       A2->ZN R     NOR2_X1        1  2.0    17    28     142    (-,-) 
  g84283__8757/ZN   -       A2->ZN R     AND2_X2        3  7.3    13    38     180    (-,-) 
  g84217/ZN         -       A->ZN  F     INV_X2         2  4.8     6    10     190    (-,-) 
  g84017__7675/ZN   -       A1->ZN R     NOR2_X2        2  4.7    19    25     215    (-,-) 
  g83950/ZN         -       A->ZN  F     INV_X2         5  9.2     9    15     230    (-,-) 
  g83868__2250/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    24     254    (-,-) 
  g83841__5019/ZN   -       A->ZN  F     AOI21_X1       1  1.8    10    15     270    (-,-) 
  g83662__2391/ZN   -       A2->ZN R     NAND3_X1       1  1.4    11    18     287    (-,-) 
  reg_out_reg[4]/D  -       -      R     DFF_X1         1    -     -     0     287    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1337: VIOLATED (-117 ps) Setup Check with Pin reg_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=    -117                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84359/ZN              -       A->ZN  F     INV_X2         2  6.4     7    12     152    (-,-) 
  g84284__1786/ZN        -       A1->ZN R     NOR2_X2        3  7.2    24    32     184    (-,-) 
  g84218/ZN              -       A->ZN  F     INV_X2         2  7.6     9    14     199    (-,-) 
  g84018__188436/ZN      -       A1->ZN R     NOR2_X4        6 10.9    20    29     228    (-,-) 
  g188442/ZN             -       A1->ZN F     NAND2_X1       1  1.9     9    16     244    (-,-) 
  g192436/ZN             -       A1->ZN F     AND3_X2        1  1.9     6    28     272    (-,-) 
  g83670__188437/ZN      -       A1->ZN R     NAND3_X1       1  1.4    11    13     285    (-,-) 
  reg_out_reg[0]/D       -       -      R     DFF_X1         1    -     -     0     285    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1338: VIOLATED (-116 ps) Setup Check with Pin latched_is_lu_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) latched_is_lu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     282                  
             Slack:=    -116                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q  -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN          -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN          -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g165512/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     233    (-,-) 
  g197542/ZN          -       A1->ZN F     NAND2_X1       3  5.2    19    20     253    (-,-) 
  g164792/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    29     282    (-,-) 
  latched_is_lu_reg/D -       -      R     DFF_X1         1    -     -     0     282    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1339: VIOLATED (-116 ps) Setup Check with Pin latched_is_lh_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) latched_is_lh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     282                  
             Slack:=    -116                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q  -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN          -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN          -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g165512/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     233    (-,-) 
  g197542/ZN          -       A1->ZN F     NAND2_X1       3  5.2    19    20     253    (-,-) 
  g164791/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    29     282    (-,-) 
  latched_is_lh_reg/D -       -      R     DFF_X1         1    -     -     0     282    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1340: VIOLATED (-116 ps) Setup Check with Pin latched_is_lb_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) latched_is_lb_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     282                  
             Slack:=    -116                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q  -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197537/ZN          -       A1->ZN R     AND3_X2        1  3.8    12    56     197    (-,-) 
  g166426/ZN          -       A2->ZN F     NAND2_X2       4  8.2    12    20     216    (-,-) 
  g165512/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     233    (-,-) 
  g197542/ZN          -       A1->ZN F     NAND2_X1       3  5.2    19    20     253    (-,-) 
  g164790/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    29     282    (-,-) 
  latched_is_lb_reg/D -       -      R     DFF_X1         1    -     -     0     282    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1341: VIOLATED (-113 ps) Setup Check with Pin reg_pc_reg[31]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     280                  
             Slack:=    -113                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt191274/ZN        -       A->ZN  R     INV_X4         5 18.5    13    20     175    (-,-) 
  fopt191278/ZN        -       A->ZN  F     INV_X2         4  8.2     7    13     187    (-,-) 
  fopt197302/ZN        -       A->ZN  R     INV_X2         3  5.5     9    15     202    (-,-) 
  g83304__188703/ZN    -       A1->ZN F     NAND3_X1       1  1.8    11    18     220    (-,-) 
  g83292__183606/ZN    -       A2->ZN R     NAND3_X1       2  4.3    18    25     245    (-,-) 
  g183610/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    15     260    (-,-) 
  g169042/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     280    (-,-) 
  reg_pc_reg[31]/D     -       -      R     DFF_X1         1    -     -     0     280    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1342: VIOLATED (-113 ps) Setup Check with Pin decoded_imm_j_reg[14]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      84                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=    -113                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK         -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q          -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN               -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN               -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN               -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN               -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN               -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g199600/ZN               -       A->ZN  F     INV_X8        22 39.4     7    13     230    (-,-) 
  decoded_imm_j_reg[14]/SE -       -      F     SDFF_X1       22    -     -     0     230    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1343: VIOLATED (-113 ps) Setup Check with Pin decoded_imm_j_reg[13]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      84                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=    -113                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK         -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q          -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN               -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN               -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN               -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN               -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN               -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g199600/ZN               -       A->ZN  F     INV_X8        22 39.4     7    13     230    (-,-) 
  decoded_imm_j_reg[13]/SE -       -      F     SDFF_X1       22    -     -     0     230    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1344: VIOLATED (-113 ps) Setup Check with Pin decoded_imm_j_reg[12]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      84                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=    -113                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK         -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q          -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN               -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g184877/ZN               -       A1->ZN F     NAND3_X2       2  9.1    18    28     157    (-,-) 
  g199490/ZN               -       A1->ZN R     NAND2_X4       4 11.1    12    22     179    (-,-) 
  g199597/ZN               -       A1->ZN F     NAND2_X4       4 19.1    12    21     199    (-,-) 
  g199598/ZN               -       A->ZN  R     INV_X8         5 19.2     9    17     216    (-,-) 
  g199600/ZN               -       A->ZN  F     INV_X8        22 39.4     7    13     230    (-,-) 
  decoded_imm_j_reg[12]/SE -       -      F     SDFF_X1       22    -     -     0     230    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1345: VIOLATED (-112 ps) Setup Check with Pin count_instr_reg[16]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=    -112                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[5]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[5]/Q       -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  inc_add_1559_34_g195484/ZN -       A2->ZN R     AND2_X2        1  3.8     9    33     127    (-,-) 
  inc_add_1559_34_g1159/ZN   -       A2->ZN F     NAND2_X2       2  6.6    10    17     144    (-,-) 
  inc_add_1559_34_g1121/ZN   -       A2->ZN R     NOR2_X2        1  6.3    22    36     180    (-,-) 
  inc_add_1559_34_g1043/ZN   -       A1->ZN F     NAND2_X4       3 18.7    14    24     203    (-,-) 
  inc_add_1559_34_g1042/ZN   -       A->ZN  R     INV_X8        17 30.3    12    21     225    (-,-) 
  inc_add_1559_34_g995/ZN    -       B1->ZN F     OAI22_X1       1  1.8    11    20     244    (-,-) 
  g170176/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     259    (-,-) 
  g182310/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     271    (-,-) 
  count_instr_reg[16]/D      -       -      F     DFF_X1         1    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1346: VIOLATED (-112 ps) Setup Check with Pin count_instr_reg[12]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    -112                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g200141/ZN                 -       A1->ZN R     AND2_X4        2  5.3     8    29     166    (-,-) 
  g200144/ZN                 -       A1->ZN R     AND2_X4        8 14.5    12    34     200    (-,-) 
  inc_add_1559_34_g200147/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     215    (-,-) 
  g192324/ZN                 -       A->ZN  F     XNOR2_X1       1  1.8    10    37     252    (-,-) 
  g182337/ZN                 -       B1->ZN R     OAI21_X1       1  1.4    17    26     278    (-,-) 
  count_instr_reg[12]/D      -       -      R     DFF_X1         1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1347: VIOLATED (-112 ps) Setup Check with Pin count_cycle_reg[15]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -112                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  g184863/ZN                 -       A1->ZN R     AND4_X4        8 14.5    16    54     193    (-,-) 
  inc_add_1428_40_g184869/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     209    (-,-) 
  inc_add_1428_40_g994/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     247    (-,-) 
  g172193/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     273    (-,-) 
  count_cycle_reg[15]/D      -       -      F     DFF_X1         1    -     -     0     273    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1348: VIOLATED (-112 ps) Setup Check with Pin count_cycle_reg[13]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    -112                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  g184863/ZN                 -       A1->ZN R     AND4_X4        8 14.5    16    54     193    (-,-) 
  inc_add_1428_40_g184870/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     209    (-,-) 
  inc_add_1428_40_g991/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     247    (-,-) 
  g172176/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     273    (-,-) 
  count_cycle_reg[13]/D      -       -      F     DFF_X1         1    -     -     0     273    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1349: VIOLATED (-110 ps) Setup Check with Pin count_cycle_reg[14]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=    -110                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  g184863/ZN                 -       A1->ZN R     AND4_X4        8 14.5    16    54     193    (-,-) 
  inc_add_1428_40_g184862/ZN -       A->ZN  F     INV_X1         2  3.4     7    12     205    (-,-) 
  inc_add_1428_40_g1044/ZN   -       A1->ZN R     NOR2_X1        1  2.0    17    24     229    (-,-) 
  inc_add_1428_40_g990/ZN    -       B1->ZN F     OAI21_X1       1  1.9    10    17     246    (-,-) 
  g172222/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     271    (-,-) 
  count_cycle_reg[14]/D      -       -      F     DFF_X1         1    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1350: VIOLATED (-108 ps) Setup Check with Pin count_cycle_reg[10]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      38                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=    -108                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  g184863/ZN                 -       A1->ZN R     AND4_X4        8 14.5    16    54     193    (-,-) 
  inc_add_1428_40_g184867/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     209    (-,-) 
  inc_add_1428_40_g996/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    38     247    (-,-) 
  g169825/ZN                 -       A1->ZN R     NAND2_X1       1  2.0    10    16     263    (-,-) 
  g169659/ZN                 -       A->ZN  F     INV_X1         1  1.4     4     7     270    (-,-) 
  count_cycle_reg[10]/D      -       -      F     DFF_X1         1    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1351: VIOLATED (-108 ps) Setup Check with Pin count_cycle_reg[11]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      38                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=    -108                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  g184863/ZN                 -       A1->ZN R     AND4_X4        8 14.5    16    54     193    (-,-) 
  inc_add_1428_40_g184868/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    16     209    (-,-) 
  inc_add_1428_40_g993/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    38     247    (-,-) 
  g169817/ZN                 -       A1->ZN R     NAND2_X1       1  2.0    10    16     263    (-,-) 
  g169653/ZN                 -       A->ZN  F     INV_X1         1  1.4     4     7     270    (-,-) 
  count_cycle_reg[11]/D      -       -      F     DFF_X1         1    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1352: VIOLATED (-106 ps) Setup Check with Pin count_instr_reg[8]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      33                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=    -106                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g200141/ZN                 -       A1->ZN R     AND2_X4        2  5.3     8    29     166    (-,-) 
  g200144/ZN                 -       A1->ZN R     AND2_X4        8 14.5    12    34     200    (-,-) 
  inc_add_1559_34_g200143/ZN -       A->ZN  F     INV_X1         2  3.4     6    11     211    (-,-) 
  inc_add_1559_34_g200145/ZN -       A1->ZN R     OAI22_X1       1  2.0    31    28     238    (-,-) 
  g170122/ZN                 -       A->ZN  F     INV_X1         1  3.0    10    13     252    (-,-) 
  g184955/ZN                 -       B1->ZN R     OAI21_X2       1  1.4    14    22     274    (-,-) 
  count_instr_reg[8]/D       -       -      R     DFF_X1         1    -     -     0     274    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1353: VIOLATED (-103 ps) Setup Check with Pin mem_do_prefetch_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) mem_do_prefetch_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     263                  
             Slack:=    -103                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q    -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN            -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN            -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g186902/Z             -       A->Z   R     BUF_X4         3   8.2     8    21     140    (-,-) 
  g186904/ZN            -       A1->ZN R     AND2_X4        2  29.0    20    43     182    (-,-) 
  g186906/ZN            -       A->ZN  F     INV_X16       39 123.1    11    21     203    (-,-) 
  g182348/ZN            -       A1->ZN R     NOR2_X4        2   3.8    12    20     224    (-,-) 
  g179735/ZN            -       A->ZN  F     INV_X1         1   1.8     5     8     232    (-,-) 
  g179734/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    13     245    (-,-) 
  g179733/ZN            -       A->ZN  F     OAI21_X1       1   1.4     9    18     263    (-,-) 
  mem_do_prefetch_reg/D -       -      F     DFF_X1         1     -     -     0     263    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1354: VIOLATED (-100 ps) Setup Check with Pin mem_wstrb_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=    -100                  

#-------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3   7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2   5.4    20    34     122    (-,-) 
  g84177__195964/ZN      -       A1->ZN F     NAND2_X1       3   4.7    13    23     144    (-,-) 
  g169565/ZN             -       A1->ZN R     NAND3_X1       1   6.5    23    30     174    (-,-) 
  g194212/ZN             -       A2->ZN F     NAND2_X4       5  34.2    19    33     207    (-,-) 
  g168954/ZN             -       A->ZN  R     INV_X16       65 119.5    20    33     239    (-,-) 
  g167702/ZN             -       A1->ZN F     NAND2_X1       1   1.8     9    16     255    (-,-) 
  g166408/ZN             -       A1->ZN R     NAND2_X1       1   1.4     9    14     269    (-,-) 
  mem_wstrb_reg[3]/D     -       -      R     DFF_X1         1     -     -     0     269    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1355: VIOLATED (-100 ps) Setup Check with Pin reg_pc_reg[27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=    -100                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  g192559/Z            -       A->Z   R     BUF_X1         1  1.9     8    24     197    (-,-) 
  g83356__192558/ZN    -       A1->ZN F     NAND2_X1       2  3.5    11    16     213    (-,-) 
  g175429/ZN           -       A1->ZN R     NAND2_X1       2  3.8    14    21     233    (-,-) 
  g171175/ZN           -       A->ZN  F     INV_X1         1  1.8     5     9     242    (-,-) 
  g169044/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     266    (-,-) 
  reg_pc_reg[27]/D     -       -      R     DFF_X1         1    -     -     0     266    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1356: VIOLATED (-99 ps) Setup Check with Pin mem_wstrb_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     268                  
             Slack:=     -99                  

#-------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3   7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2   5.4    20    34     122    (-,-) 
  g84177__195964/ZN      -       A1->ZN F     NAND2_X1       3   4.7    13    23     144    (-,-) 
  g169565/ZN             -       A1->ZN R     NAND3_X1       1   6.5    23    30     174    (-,-) 
  g194212/ZN             -       A2->ZN F     NAND2_X4       5  34.2    19    33     207    (-,-) 
  g168954/ZN             -       A->ZN  R     INV_X16       65 119.5    20    33     239    (-,-) 
  g167701/ZN             -       A1->ZN F     NAND2_X2       1   1.8     8    13     252    (-,-) 
  g166406/ZN             -       A2->ZN R     NAND2_X1       1   1.4     9    15     268    (-,-) 
  mem_wstrb_reg[1]/D     -       -      R     DFF_X1         1     -     -     0     268    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1357: VIOLATED (-99 ps) Setup Check with Pin mem_wstrb_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     268                  
             Slack:=     -99                  

#-------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3   7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2   5.4    20    34     122    (-,-) 
  g84177__195964/ZN      -       A1->ZN F     NAND2_X1       3   4.7    13    23     144    (-,-) 
  g169565/ZN             -       A1->ZN R     NAND3_X1       1   6.5    23    30     174    (-,-) 
  g194212/ZN             -       A2->ZN F     NAND2_X4       5  34.2    19    33     207    (-,-) 
  g168954/ZN             -       A->ZN  R     INV_X16       65 119.5    20    33     239    (-,-) 
  g167700/ZN             -       A1->ZN F     NAND2_X2       1   1.8     8    13     252    (-,-) 
  g166405/ZN             -       A2->ZN R     NAND2_X1       1   1.4     9    15     268    (-,-) 
  mem_wstrb_reg[0]/D     -       -      R     DFF_X1         1     -     -     0     268    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1358: VIOLATED (-99 ps) Setup Check with Pin reg_pc_reg[1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -99                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  g84235__2703/ZN      -       A1->ZN R     NAND2_X1       1  6.5    20    26     174    (-,-) 
  g83338__175615/ZN    -       A2->ZN F     NAND2_X4       2  6.9     8    16     191    (-,-) 
  g173962/Z            -       A->Z   F     CLKBUF_X1      2  3.4    11    34     225    (-,-) 
  g169345/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    16     241    (-,-) 
  g169058/ZN           -       A->ZN  F     OAI21_X1       1  1.4     9    18     258    (-,-) 
  reg_pc_reg[1]/D      -       -      F     DFF_X1         1    -     -     0     258    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1359: VIOLATED (-99 ps) Setup Check with Pin decoded_imm_reg[31]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -99                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g183428/ZN             -       A1->ZN F     NAND3_X1       1  1.4    11    20     258    (-,-) 
  decoded_imm_reg[31]/D  -       -      F     DFF_X1         1    -     -     0     258    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1360: VIOLATED (-99 ps) Setup Check with Pin decoded_imm_reg[29]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -99                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g177733/ZN             -       A1->ZN F     NAND3_X1       1  1.4    11    20     258    (-,-) 
  decoded_imm_reg[29]/D  -       -      F     DFF_X1         1    -     -     0     258    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1361: VIOLATED (-99 ps) Setup Check with Pin decoded_imm_reg[28]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -99                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g190998/ZN             -       A1->ZN F     NAND3_X1       1  1.4    11    20     258    (-,-) 
  decoded_imm_reg[28]/D  -       -      F     DFF_X1         1    -     -     0     258    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1362: VIOLATED (-99 ps) Setup Check with Pin decoded_imm_reg[26]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -99                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g187631/ZN             -       A1->ZN F     NAND3_X1       1  1.4    11    20     258    (-,-) 
  decoded_imm_reg[26]/D  -       -      F     DFF_X1         1    -     -     0     258    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1363: VIOLATED (-97 ps) Setup Check with Pin mem_instr_reg/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_instr_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=     -97                  

#-------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3   7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2   5.4    20    34     122    (-,-) 
  g84177__195964/ZN      -       A1->ZN F     NAND2_X1       3   4.7    13    23     144    (-,-) 
  g169565/ZN             -       A1->ZN R     NAND3_X1       1   6.5    23    30     174    (-,-) 
  g194212/ZN             -       A2->ZN F     NAND2_X4       5  34.2    19    33     207    (-,-) 
  g168954/ZN             -       A->ZN  R     INV_X16       65 119.5    20    33     239    (-,-) 
  g167682/ZN             -       A1->ZN F     NAND2_X2       1   1.8     8    13     252    (-,-) 
  g166404/ZN             -       A1->ZN R     NAND2_X1       1   1.4     9    13     266    (-,-) 
  mem_instr_reg/D        -       -      R     DFF_X1         1     -     -     0     266    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1364: VIOLATED (-96 ps) Setup Check with Pin reg_pc_reg[30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     265                  
             Slack:=     -96                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt191274/ZN        -       A->ZN  R     INV_X4         5 18.5    13    20     175    (-,-) 
  fopt191278/ZN        -       A->ZN  F     INV_X2         4  8.2     7    13     187    (-,-) 
  fopt197302/ZN        -       A->ZN  R     INV_X2         3  5.5     9    15     202    (-,-) 
  g2/ZN                -       A1->ZN F     NAND2_X1       1  3.2     9    16     218    (-,-) 
  g197304/ZN           -       A1->ZN R     NAND3_X2       3  5.6    14    19     237    (-,-) 
  g180942/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     252    (-,-) 
  g180941/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    13     265    (-,-) 
  reg_pc_reg[30]/D     -       -      R     DFF_X1         1    -     -     0     265    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1365: VIOLATED (-96 ps) Setup Check with Pin count_cycle_reg[8]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=     -96                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  g184863/ZN                 -       A1->ZN R     AND4_X4        8 14.5    16    54     193    (-,-) 
  inc_add_1428_40_g184862/ZN -       A->ZN  F     INV_X1         2  3.4     7    12     205    (-,-) 
  inc_add_1428_40_g184864/ZN -       A1->ZN R     OAI22_X1       1  1.2    27    24     229    (-,-) 
  g169758/ZN                 -       A1->ZN R     AND2_X1        1  1.4     8    36     264    (-,-) 
  count_cycle_reg[8]/D       -       -      R     DFF_X1         1    -     -     0     264    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1366: VIOLATED (-95 ps) Setup Check with Pin count_instr_reg[7]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=     -95                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g187565/ZN                 -       A1->ZN F     NAND3_X2       2  5.5    14    22     159    (-,-) 
  inc_add_1559_34_g187564/ZN -       A->ZN  R     INV_X2         3  5.5    10    18     177    (-,-) 
  inc_add_1559_34_g191881/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    14     191    (-,-) 
  inc_add_1559_34_g1024/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     228    (-,-) 
  g171195/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     242    (-,-) 
  g195481/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     254    (-,-) 
  count_instr_reg[7]/D       -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1367: VIOLATED (-95 ps) Setup Check with Pin count_instr_reg[6]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=     -95                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g187565/ZN                 -       A1->ZN F     NAND3_X2       2  5.5    14    22     159    (-,-) 
  inc_add_1559_34_g187564/ZN -       A->ZN  R     INV_X2         3  5.5    10    18     177    (-,-) 
  inc_add_1559_34_g191883/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    14     191    (-,-) 
  inc_add_1559_34_g1026/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     228    (-,-) 
  g170142/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     242    (-,-) 
  g182331/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     254    (-,-) 
  count_instr_reg[6]/D       -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1368: VIOLATED (-95 ps) Setup Check with Pin count_instr_reg[5]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=     -95                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g187565/ZN                 -       A1->ZN F     NAND3_X2       2  5.5    14    22     159    (-,-) 
  inc_add_1559_34_g187564/ZN -       A->ZN  R     INV_X2         3  5.5    10    18     177    (-,-) 
  inc_add_1559_34_g1053/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     191    (-,-) 
  inc_add_1559_34_g970/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     228    (-,-) 
  g170185/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     242    (-,-) 
  g191139/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     254    (-,-) 
  count_instr_reg[5]/D       -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1369: VIOLATED (-95 ps) Setup Check with Pin reg_pc_reg[28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=     -95                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt191274/ZN        -       A->ZN  R     INV_X4         5 18.5    13    20     175    (-,-) 
  fopt191278/ZN        -       A->ZN  F     INV_X2         4  8.2     7    13     187    (-,-) 
  g84248__2683/ZN      -       A1->ZN R     NAND2_X1       2  5.6    18    23     210    (-,-) 
  g174500/ZN           -       A2->ZN F     NAND2_X2       2  4.9     9    18     228    (-,-) 
  g171142/ZN           -       A->ZN  R     INV_X1         1  2.0     8    13     241    (-,-) 
  g169040/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     254    (-,-) 
  reg_pc_reg[28]/D     -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1370: VIOLATED (-94 ps) Setup Check with Pin reg_pc_reg[26]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     260                  
             Slack:=     -94                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt173488/ZN        -       A->ZN  R     INV_X4         4 12.0    10    16     164    (-,-) 
  fopt173490/ZN        -       A->ZN  F     INV_X2         4 11.0     8    13     178    (-,-) 
  fopt173491/ZN        -       A->ZN  R     INV_X2         2  5.2     9    14     192    (-,-) 
  g83357__174769/ZN    -       A1->ZN F     NAND2_X1       1  3.2    10    16     208    (-,-) 
  g175425/ZN           -       A1->ZN R     NAND2_X2       3  7.4    14    20     228    (-,-) 
  g171165/ZN           -       A->ZN  F     INV_X1         1  1.8     5     9     237    (-,-) 
  g169039/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     260    (-,-) 
  reg_pc_reg[26]/D     -       -      R     DFF_X1         1    -     -     0     260    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1371: VIOLATED (-94 ps) Setup Check with Pin mem_valid_reg/CK->D
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_valid_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=     -94                  

#-------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  F     DFF_X1         3   7.0    11    87      87    (-,-) 
  g84486__183131/ZN      -       A2->ZN R     NOR2_X2        2   5.4    20    34     122    (-,-) 
  g84177__195964/ZN      -       A1->ZN F     NAND2_X1       3   4.7    13    23     144    (-,-) 
  g169565/ZN             -       A1->ZN R     NAND3_X1       1   6.5    23    30     174    (-,-) 
  g194212/ZN             -       A2->ZN F     NAND2_X4       5  34.2    19    33     207    (-,-) 
  g168954/ZN             -       A->ZN  R     INV_X16       65 119.5    20    33     239    (-,-) 
  g181167/ZN             -       A1->ZN F     NAND2_X1       1   1.4     9    15     254    (-,-) 
  mem_valid_reg/D        -       -      F     DFF_X1         1     -     -     0     254    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1372: VIOLATED (-94 ps) Setup Check with Pin count_instr_reg[10]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=     -94                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g200141/ZN                 -       A1->ZN R     AND2_X4        2  5.3     8    29     166    (-,-) 
  g200139/ZN                 -       A2->ZN F     NAND3_X1       1  2.4    12    22     187    (-,-) 
  inc_add_1559_34_g200138/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    39     227    (-,-) 
  g171134/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     240    (-,-) 
  g182338/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    10    12     253    (-,-) 
  count_instr_reg[10]/D      -       -      F     DFF_X1         1    -     -     0     253    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1373: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[18]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g165840/ZN             -       A2->ZN F     NAND2_X1       1  1.4     9    15     253    (-,-) 
  decoded_imm_reg[18]/D  -       -      F     DFF_X1         1    -     -     0     253    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1374: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[17]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g165839/ZN             -       A2->ZN F     NAND2_X1       1  1.4     9    15     253    (-,-) 
  decoded_imm_reg[17]/D  -       -      F     DFF_X1         1    -     -     0     253    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1375: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[14]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g165836/ZN             -       A2->ZN F     NAND2_X1       1  1.4     9    15     253    (-,-) 
  decoded_imm_reg[14]/D  -       -      F     DFF_X1         1    -     -     0     253    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1376: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[13]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g165835/ZN             -       A2->ZN F     NAND2_X1       1  1.4     9    15     253    (-,-) 
  decoded_imm_reg[13]/D  -       -      F     DFF_X1         1    -     -     0     253    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1377: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[12]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g165834/ZN             -       A2->ZN F     NAND2_X1       1  1.4     9    15     253    (-,-) 
  decoded_imm_reg[12]/D  -       -      F     DFF_X1         1    -     -     0     253    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1378: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[10]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     259                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169099/ZN             -       A3->ZN R     NAND3_X4       6 15.6    17    26     196    (-,-) 
  g184641/ZN             -       A->ZN  F     INV_X4         3 10.8     7    12     208    (-,-) 
  g176578_dup/ZN         -       A1->ZN R     NAND2_X2       1  3.6    10    14     221    (-,-) 
  g184645/ZN             -       A->ZN  F     INV_X2         6 10.2     8    13     234    (-,-) 
  g196753/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     259    (-,-) 
  decoded_imm_reg[10]/D  -       -      R     DFF_X1         1    -     -     0     259    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1379: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[9]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     259                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169099/ZN             -       A3->ZN R     NAND3_X4       6 15.6    17    26     196    (-,-) 
  g184641/ZN             -       A->ZN  F     INV_X4         3 10.8     7    12     208    (-,-) 
  g176578_dup/ZN         -       A1->ZN R     NAND2_X2       1  3.6    10    14     221    (-,-) 
  g184645/ZN             -       A->ZN  F     INV_X2         6 10.2     8    13     234    (-,-) 
  g195493/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     259    (-,-) 
  decoded_imm_reg[9]/D   -       -      R     DFF_X1         1    -     -     0     259    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1380: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[8]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     259                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169099/ZN             -       A3->ZN R     NAND3_X4       6 15.6    17    26     196    (-,-) 
  g184641/ZN             -       A->ZN  F     INV_X4         3 10.8     7    12     208    (-,-) 
  g176578_dup/ZN         -       A1->ZN R     NAND2_X2       1  3.6    10    14     221    (-,-) 
  g184645/ZN             -       A->ZN  F     INV_X2         6 10.2     8    13     234    (-,-) 
  g166395/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     259    (-,-) 
  decoded_imm_reg[8]/D   -       -      R     DFF_X1         1    -     -     0     259    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1381: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[7]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     259                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169099/ZN             -       A3->ZN R     NAND3_X4       6 15.6    17    26     196    (-,-) 
  g184641/ZN             -       A->ZN  F     INV_X4         3 10.8     7    12     208    (-,-) 
  g176578_dup/ZN         -       A1->ZN R     NAND2_X2       1  3.6    10    14     221    (-,-) 
  g184645/ZN             -       A->ZN  F     INV_X2         6 10.2     8    13     234    (-,-) 
  g197517/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     259    (-,-) 
  decoded_imm_reg[7]/D   -       -      R     DFF_X1         1    -     -     0     259    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1382: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[6]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     259                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169099/ZN             -       A3->ZN R     NAND3_X4       6 15.6    17    26     196    (-,-) 
  g184641/ZN             -       A->ZN  F     INV_X4         3 10.8     7    12     208    (-,-) 
  g176578_dup/ZN         -       A1->ZN R     NAND2_X2       1  3.6    10    14     221    (-,-) 
  g184645/ZN             -       A->ZN  F     INV_X2         6 10.2     8    13     234    (-,-) 
  g166393/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     259    (-,-) 
  decoded_imm_reg[6]/D   -       -      R     DFF_X1         1    -     -     0     259    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1383: VIOLATED (-93 ps) Setup Check with Pin decoded_imm_reg[5]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     259                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169099/ZN             -       A3->ZN R     NAND3_X4       6 15.6    17    26     196    (-,-) 
  g184641/ZN             -       A->ZN  F     INV_X4         3 10.8     7    12     208    (-,-) 
  g176578_dup/ZN         -       A1->ZN R     NAND2_X2       1  3.6    10    14     221    (-,-) 
  g184645/ZN             -       A->ZN  F     INV_X2         6 10.2     8    13     234    (-,-) 
  g197531/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     259    (-,-) 
  decoded_imm_reg[5]/D   -       -      R     DFF_X1         1    -     -     0     259    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1384: VIOLATED (-92 ps) Setup Check with Pin decoded_imm_reg[19]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     252                  
             Slack:=     -92                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g165841/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    14     252    (-,-) 
  decoded_imm_reg[19]/D  -       -      F     DFF_X1         1    -     -     0     252    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1385: VIOLATED (-92 ps) Setup Check with Pin decoded_imm_reg[16]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     252                  
             Slack:=     -92                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g165838/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    14     252    (-,-) 
  decoded_imm_reg[16]/D  -       -      F     DFF_X1         1    -     -     0     252    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1386: VIOLATED (-92 ps) Setup Check with Pin decoded_imm_reg[15]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     252                  
             Slack:=     -92                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g184641/ZN             -       A->ZN  R     INV_X4         3 11.5    10    19     200    (-,-) 
  g184644/ZN             -       A1->ZN F     NAND2_X4       1  6.0     7    12     213    (-,-) 
  g190987/ZN             -       A1->ZN R     NAND2_X4      13 25.2    20    25     238    (-,-) 
  g165837/ZN             -       A1->ZN F     NAND2_X1       1  1.4     8    14     252    (-,-) 
  decoded_imm_reg[15]/D  -       -      F     DFF_X1         1    -     -     0     252    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1387: VIOLATED (-91 ps) Setup Check with Pin alu_out_q_reg[2]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     249                  
             Slack:=     -91                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN  -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN         -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  g84692__4547/ZN    -       A2->ZN F     NAND2_X2       4  8.4    12    22     128    (-,-) 
  g174993/ZN         -       A2->ZN R     NOR2_X2        1  3.6    16    30     158    (-,-) 
  g178517/ZN         -       A2->ZN F     NOR2_X2        2  4.7     7    13     171    (-,-) 
  g174996/ZN         -       A->ZN  R     INV_X1         2  4.3    12    18     189    (-,-) 
  g168969/ZN         -       A->ZN  R     XNOR2_X1       1  1.9    20    39     228    (-,-) 
  g166410/ZN         -       C1->ZN F     OAI211_X1      1  1.4    13    21     249    (-,-) 
  alu_out_q_reg[2]/D -       -      F     DFF_X1         1    -     -     0     249    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1388: VIOLATED (-91 ps) Setup Check with Pin reg_pc_reg[13]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=     -91                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt185530/ZN        -       A->ZN  R     INV_X4         4 29.3    19    31     104    (-,-) 
  fopt185531/ZN        -       A->ZN  F     INV_X8        20 46.1    10    18     122    (-,-) 
  g83523__172852/ZN    -       B1->ZN R     OAI21_X2       3  7.4    28    37     160    (-,-) 
  g183445/ZN           -       A2->ZN F     NAND2_X2       2  4.9    10    19     179    (-,-) 
  g183448/ZN           -       A1->ZN R     NAND2_X1       2  4.6    16    22     201    (-,-) 
  g183449/Z            -       A->Z   R     BUF_X1         1  2.0     8    25     226    (-,-) 
  g172754/ZN           -       A->ZN  F     INV_X1         1  1.8     4     7     234    (-,-) 
  g169076/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     257    (-,-) 
  reg_pc_reg[13]/D     -       -      R     DFF_X1         1    -     -     0     257    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1389: VIOLATED (-90 ps) Setup Check with Pin mem_do_wdata_reg/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_do_wdata_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     256                  
             Slack:=     -90                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/QN -       CK->QN R     DFF_X1         3  6.5    20    75      75    (-,-) 
  g198238/ZN          -       A->ZN  F     INV_X2         2  4.9     7    11      86    (-,-) 
  g198239/ZN          -       A->ZN  R     INV_X2         1  6.3    10    16     102    (-,-) 
  g84676__184873/ZN   -       A1->ZN F     NAND2_X4       2  9.4     8    14     116    (-,-) 
  g184877/ZN          -       A3->ZN R     NAND3_X2       2  9.6    19    28     144    (-,-) 
  g199490/ZN          -       A1->ZN F     NAND2_X4       4 10.6    10    18     162    (-,-) 
  g192139_dup/ZN      -       A1->ZN F     AND2_X2        2  4.7     7    29     191    (-,-) 
  g194446/ZN          -       A1->ZN F     OR2_X4         4  6.8     9    40     231    (-,-) 
  g189104/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    25     256    (-,-) 
  mem_do_wdata_reg/D  -       -      R     DFF_X1         1    -     -     0     256    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1390: VIOLATED (-90 ps) Setup Check with Pin mem_do_rdata_reg/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_do_rdata_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     256                  
             Slack:=     -90                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/QN -       CK->QN R     DFF_X1         3  6.5    20    75      75    (-,-) 
  g198238/ZN          -       A->ZN  F     INV_X2         2  4.9     7    11      86    (-,-) 
  g198239/ZN          -       A->ZN  R     INV_X2         1  6.3    10    16     102    (-,-) 
  g84676__184873/ZN   -       A1->ZN F     NAND2_X4       2  9.4     8    14     116    (-,-) 
  g184877/ZN          -       A3->ZN R     NAND3_X2       2  9.6    19    28     144    (-,-) 
  g199490/ZN          -       A1->ZN F     NAND2_X4       4 10.6    10    18     162    (-,-) 
  g192139_dup/ZN      -       A1->ZN F     AND2_X2        2  4.7     7    29     191    (-,-) 
  g194446/ZN          -       A1->ZN F     OR2_X4         4  6.8     9    40     231    (-,-) 
  g195962/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    25     256    (-,-) 
  mem_do_rdata_reg/D  -       -      R     DFF_X1         1    -     -     0     256    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1391: VIOLATED (-90 ps) Setup Check with Pin count_cycle_reg[5]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     251                  
             Slack:=     -90                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177634/ZN -       A1->ZN F     NAND2_X2       2  8.3    11    19     158    (-,-) 
  inc_add_1428_40_g1082/ZN   -       A->ZN  R     INV_X4         5  9.2     9    16     174    (-,-) 
  inc_add_1428_40_g1053/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     188    (-,-) 
  inc_add_1428_40_g970/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    37     225    (-,-) 
  g184449/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     251    (-,-) 
  count_cycle_reg[5]/D       -       -      F     DFF_X1         1    -     -     0     251    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1392: VIOLATED (-89 ps) Setup Check with Pin instr_rdinstr_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdinstr_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -89                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193713/ZN             -       A1->ZN R     AND4_X4        1  6.6    12    48     199    (-,-) 
  g166737/ZN             -       A1->ZN F     NAND3_X4       3  6.6    13    18     218    (-,-) 
  g179801/ZN             -       A->ZN  R     INV_X2         2  3.7     8    15     233    (-,-) 
  g179798/ZN             -       A1->ZN F     NAND2_X1       1  1.8     7    12     245    (-,-) 
  g179797/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     258    (-,-) 
  instr_rdinstr_reg/D    -       -      R     DFF_X1         1    -     -     0     258    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1393: VIOLATED (-89 ps) Setup Check with Pin reg_pc_reg[25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     255                  
             Slack:=     -89                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt173488/ZN        -       A->ZN  R     INV_X4         4 12.0    10    16     164    (-,-) 
  fopt173490/ZN        -       A->ZN  F     INV_X2         4 11.0     8    13     178    (-,-) 
  fopt173491/ZN        -       A->ZN  R     INV_X2         2  5.2     9    14     192    (-,-) 
  g83354__173388/ZN    -       A1->ZN F     NAND2_X2       1  3.2     7    12     204    (-,-) 
  g83352__174802/ZN    -       A1->ZN R     NAND2_X2       3  7.3    14    19     223    (-,-) 
  fopt178853/ZN        -       A->ZN  F     INV_X1         1  1.8     5     9     232    (-,-) 
  g169026/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     255    (-,-) 
  reg_pc_reg[25]/D     -       -      R     DFF_X1         1    -     -     0     255    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1394: VIOLATED (-89 ps) Setup Check with Pin instr_rdinstrh_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdinstrh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     258                  
             Slack:=     -89                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193713/ZN             -       A1->ZN R     AND4_X4        1  6.6    12    48     199    (-,-) 
  g166737/ZN             -       A1->ZN F     NAND3_X4       3  6.6    13    18     218    (-,-) 
  g179801/ZN             -       A->ZN  R     INV_X2         2  3.7     8    15     233    (-,-) 
  g179805/ZN             -       A1->ZN F     NAND2_X1       1  1.8     7    12     245    (-,-) 
  g179804/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     258    (-,-) 
  instr_rdinstrh_reg/D   -       -      R     DFF_X1         1    -     -     0     258    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1395: VIOLATED (-88 ps) Setup Check with Pin count_cycle_reg[9]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      38                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     250                  
             Slack:=     -88                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[6]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[6]/Q       -       CK->Q  R     DFF_X1         3  5.8    16    94      94    (-,-) 
  inc_add_1428_40_g184858/ZN -       A1->ZN R     AND2_X2        2  7.1    12    37     131    (-,-) 
  inc_add_1428_40_g184857/ZN -       A1->ZN F     NAND2_X2       2  4.7     9    15     146    (-,-) 
  inc_add_1428_40_g184861/ZN -       A->ZN  R     INV_X1         1  1.8     7    13     159    (-,-) 
  g184860/ZN                 -       A1->ZN F     NAND4_X1       1  2.4    18    25     184    (-,-) 
  inc_add_1428_40_g179696/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    42     226    (-,-) 
  g169995/ZN                 -       A1->ZN R     NAND2_X1       1  2.0    10    16     242    (-,-) 
  g169884/ZN                 -       A->ZN  F     INV_X1         1  1.4     4     7     250    (-,-) 
  count_cycle_reg[9]/D       -       -      F     DFF_X1         1    -     -     0     250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1396: VIOLATED (-87 ps) Setup Check with Pin reg_pc_reg[29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=     -87                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt188309/ZN        -       A->ZN  R     INV_X2         2  5.4     9    15     163    (-,-) 
  fopt188308/ZN        -       A->ZN  F     INV_X2         5  8.5     6    11     175    (-,-) 
  g84136__188313/ZN    -       A1->ZN R     NAND2_X1       1  3.9    14    19     193    (-,-) 
  g83390__8780/ZN      -       A3->ZN F     NAND3_X2       3  5.2    13    25     218    (-,-) 
  g180970/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    17     236    (-,-) 
  g180969/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     248    (-,-) 
  reg_pc_reg[29]/D     -       -      F     DFF_X1         1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1397: VIOLATED (-86 ps) Setup Check with Pin reg_pc_reg[22]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     245                  
             Slack:=     -86                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt173488/ZN        -       A->ZN  R     INV_X4         4 12.0    10    16     164    (-,-) 
  fopt173490/ZN        -       A->ZN  F     INV_X2         4 11.0     8    13     178    (-,-) 
  g84234__173493/ZN    -       A1->ZN R     NAND2_X1       1  3.4    13    18     196    (-,-) 
  g215/ZN              -       A1->ZN F     NAND2_X2       3  6.4    10    18     213    (-,-) 
  g171177/ZN           -       A->ZN  R     INV_X1         2  3.8    12    18     232    (-,-) 
  g189448/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    14     245    (-,-) 
  reg_pc_reg[22]/D     -       -      F     DFF_X1         1    -     -     0     245    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1398: VIOLATED (-86 ps) Setup Check with Pin mem_wstrb_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     249                  
             Slack:=     -86                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/QN -       CK->QN R     DFF_X1         3  6.5    20    75      75    (-,-) 
  g198238/ZN          -       A->ZN  F     INV_X2         2  4.9     7    11      86    (-,-) 
  g198239/ZN          -       A->ZN  R     INV_X2         1  6.3    10    16     102    (-,-) 
  g84676__184873/ZN   -       A1->ZN F     NAND2_X4       2  9.4     8    14     116    (-,-) 
  g184876/ZN          -       A->ZN  R     INV_X4         4 10.2     9    15     131    (-,-) 
  g178245/ZN          -       A1->ZN F     NAND2_X4       1 11.1     9    15     146    (-,-) 
  g198334/ZN          -       A->ZN  R     INV_X8         3 30.6    12    19     165    (-,-) 
  g194210/ZN          -       A->ZN  F     INV_X4         5 14.2     6    12     176    (-,-) 
  g194212/ZN          -       A1->ZN R     NAND2_X4       5 37.1    27    32     208    (-,-) 
  g168489/ZN          -       A1->ZN F     NAND2_X4       2  4.9    10    15     223    (-,-) 
  g166407/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    26     249    (-,-) 
  mem_wstrb_reg[2]/D  -       -      R     DFF_X1         1    -     -     0     249    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1399: VIOLATED (-83 ps) Setup Check with Pin decoded_imm_j_reg[13]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      76                  
     Required Time:=     124                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -83                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN              -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN              -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g169267/ZN              -       A1->ZN F     NAND2_X2       1  3.2     8    14     186    (-,-) 
  g198074/ZN              -       A->ZN  R     OAI21_X2       3  4.6    22    21     207    (-,-) 
  decoded_imm_j_reg[13]/D -       -      R     SDFF_X1        3    -     -     0     207    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1400: VIOLATED (-83 ps) Setup Check with Pin decoded_imm_j_reg[12]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      76                  
     Required Time:=     124                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -83                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN              -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN              -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g169268/ZN              -       A1->ZN F     NAND2_X2       1  3.2     8    14     186    (-,-) 
  g198075/ZN              -       A->ZN  R     OAI21_X2       3  4.6    22    21     207    (-,-) 
  decoded_imm_j_reg[12]/D -       -      R     SDFF_X1        3    -     -     0     207    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1401: VIOLATED (-82 ps) Setup Check with Pin mem_wdata_reg[23]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      72                  
     Required Time:=     128                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -82                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84359/ZN              -       A->ZN  F     INV_X2         2  6.4     7    12     152    (-,-) 
  g84287__7114/ZN        -       A2->ZN F     AND2_X4        8 13.5     8    32     184    (-,-) 
  g83926__6083/ZN        -       A1->ZN R     OAI22_X1       2  1.6    29    26     210    (-,-) 
  mem_wdata_reg[23]/D    -       -      R     SDFFR_X2       2    -     -     0     210    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1402: VIOLATED (-82 ps) Setup Check with Pin mem_wdata_reg[22]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      72                  
     Required Time:=     128                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -82                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84359/ZN              -       A->ZN  F     INV_X2         2  6.4     7    12     152    (-,-) 
  g84287__7114/ZN        -       A2->ZN F     AND2_X4        8 13.5     8    32     184    (-,-) 
  g83927__2703/ZN        -       A1->ZN R     OAI22_X1       2  1.6    29    26     210    (-,-) 
  mem_wdata_reg[22]/D    -       -      R     SDFFR_X2       2    -     -     0     210    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1403: VIOLATED (-82 ps) Setup Check with Pin mem_wdata_reg[21]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      72                  
     Required Time:=     128                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -82                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84359/ZN              -       A->ZN  F     INV_X2         2  6.4     7    12     152    (-,-) 
  g84287__7114/ZN        -       A2->ZN F     AND2_X4        8 13.5     8    32     184    (-,-) 
  g83928__178164/ZN      -       A1->ZN R     OAI22_X1       2  1.6    29    26     210    (-,-) 
  mem_wdata_reg[21]/D    -       -      R     SDFFR_X2       2    -     -     0     210    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1404: VIOLATED (-82 ps) Setup Check with Pin mem_wdata_reg[20]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      72                  
     Required Time:=     128                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -82                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84359/ZN              -       A->ZN  F     INV_X2         2  6.4     7    12     152    (-,-) 
  g84287__7114/ZN        -       A2->ZN F     AND2_X4        8 13.5     8    32     184    (-,-) 
  g83929__183372/ZN      -       A1->ZN R     OAI22_X1       2  1.6    29    26     210    (-,-) 
  mem_wdata_reg[20]/D    -       -      R     SDFFR_X2       2    -     -     0     210    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1405: VIOLATED (-82 ps) Setup Check with Pin mem_wdata_reg[19]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      72                  
     Required Time:=     128                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -82                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84359/ZN              -       A->ZN  F     INV_X2         2  6.4     7    12     152    (-,-) 
  g84287__7114/ZN        -       A2->ZN F     AND2_X4        8 13.5     8    32     184    (-,-) 
  g83930__1840/ZN        -       A1->ZN R     OAI22_X1       2  1.6    29    26     210    (-,-) 
  mem_wdata_reg[19]/D    -       -      R     SDFFR_X2       2    -     -     0     210    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1406: VIOLATED (-82 ps) Setup Check with Pin mem_wdata_reg[18]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      72                  
     Required Time:=     128                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -82                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84359/ZN              -       A->ZN  F     INV_X2         2  6.4     7    12     152    (-,-) 
  g84287__7114/ZN        -       A2->ZN F     AND2_X4        8 13.5     8    32     184    (-,-) 
  g83931__5019/ZN        -       A1->ZN R     OAI22_X1       2  1.6    29    26     210    (-,-) 
  mem_wdata_reg[18]/D    -       -      R     SDFFR_X2       2    -     -     0     210    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1407: VIOLATED (-82 ps) Setup Check with Pin mem_wdata_reg[17]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      72                  
     Required Time:=     128                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -82                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84359/ZN              -       A->ZN  F     INV_X2         2  6.4     7    12     152    (-,-) 
  g84287__7114/ZN        -       A2->ZN F     AND2_X4        8 13.5     8    32     184    (-,-) 
  g83932__1857/ZN        -       A1->ZN R     OAI22_X1       2  1.6    29    26     210    (-,-) 
  mem_wdata_reg[17]/D    -       -      R     SDFFR_X2       2    -     -     0     210    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1408: VIOLATED (-82 ps) Setup Check with Pin mem_wdata_reg[16]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      72                  
     Required Time:=     128                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -82                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84359/ZN              -       A->ZN  F     INV_X2         2  6.4     7    12     152    (-,-) 
  g84287__7114/ZN        -       A2->ZN F     AND2_X4        8 13.5     8    32     184    (-,-) 
  g83919__8757/ZN        -       A1->ZN R     OAI22_X1       2  1.6    29    26     210    (-,-) 
  mem_wdata_reg[16]/D    -       -      R     SDFFR_X2       2    -     -     0     210    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1409: VIOLATED (-81 ps) Setup Check with Pin reg_pc_reg[24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=     -81                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  F     DFF_X1         2  6.9    11    87      87    (-,-) 
  g175532/ZN           -       A1->ZN R     NAND2_X4       3 13.6    13    20     107    (-,-) 
  g145/ZN              -       A->ZN  F     INV_X4         1 11.1     6    11     118    (-,-) 
  fopt173487/ZN        -       A->ZN  R     INV_X8        14 50.9    17    24     142    (-,-) 
  fopt173488/ZN        -       A->ZN  F     INV_X4         4 11.0     7    12     153    (-,-) 
  fopt173490/ZN        -       A->ZN  R     INV_X2         4 11.9    16    22     176    (-,-) 
  g84229__183697/ZN    -       A1->ZN F     NAND2_X2       2  4.9     9    17     192    (-,-) 
  g180398/ZN           -       A2->ZN R     NAND2_X1       2  3.8    14    22     214    (-,-) 
  g180397/ZN           -       A->ZN  F     INV_X1         1  1.8     5     9     223    (-,-) 
  g169072/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     247    (-,-) 
  reg_pc_reg[24]/D     -       -      R     DFF_X1         1    -     -     0     247    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1410: VIOLATED (-80 ps) Setup Check with Pin mem_state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     241                  
             Slack:=     -80                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN         -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g178599/ZN         -       A1->ZN R     AND2_X1        2  3.7    13    38     167    (-,-) 
  g178598/ZN         -       A1->ZN F     NAND2_X1       1  3.2    10    17     184    (-,-) 
  g186663/ZN         -       A1->ZN R     NAND2_X2       3  5.7    12    18     202    (-,-) 
  g195465/ZN         -       B1->ZN F     OAI21_X1       1  1.8     9    15     216    (-,-) 
  g195464/ZN         -       A->ZN  R     INV_X1         1  1.9     8    13     230    (-,-) 
  g198236/ZN         -       A1->ZN F     NAND2_X1       1  1.4     6    11     241    (-,-) 
  mem_state_reg[0]/D -       -      F     DFF_X1         1    -     -     0     241    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1411: VIOLATED (-80 ps) Setup Check with Pin reg_pc_reg[23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     246                  
             Slack:=     -80                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  g83306__192562/ZN    -       A1->ZN F     NAND2_X1       2  3.5    10    18     191    (-,-) 
  g211/ZN              -       A2->ZN R     NAND2_X1       2  3.8    14    22     213    (-,-) 
  fopt184106/ZN        -       A->ZN  F     INV_X1         1  1.8     5     9     222    (-,-) 
  g169038/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     246    (-,-) 
  reg_pc_reg[23]/D     -       -      R     DFF_X1         1    -     -     0     246    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1412: VIOLATED (-78 ps) Setup Check with Pin count_cycle_reg[7]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177634/ZN -       A1->ZN F     NAND2_X2       2  8.3    11    19     158    (-,-) 
  inc_add_1428_40_g1082/ZN   -       A->ZN  R     INV_X4         5  9.2     9    16     174    (-,-) 
  g179356/ZN                 -       A2->ZN F     NAND2_X1       1  1.8     8    14     188    (-,-) 
  g179355/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    14     202    (-,-) 
  g179354/ZN                 -       A1->ZN F     NAND2_X1       1  1.9     7    13     215    (-,-) 
  g172168/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    24     239    (-,-) 
  count_cycle_reg[7]/D       -       -      F     DFF_X1         1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1413: VIOLATED (-78 ps) Setup Check with Pin instr_rdcycleh_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdcycleh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=     -78                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193713/ZN             -       A1->ZN R     AND4_X4        1  6.6    12    48     199    (-,-) 
  g166737/ZN             -       A1->ZN F     NAND3_X4       3  6.6    13    18     218    (-,-) 
  g165474/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     244    (-,-) 
  instr_rdcycleh_reg/D   -       -      R     DFF_X1         1    -     -     0     244    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1414: VIOLATED (-78 ps) Setup Check with Pin instr_rdcycle_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdcycle_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=     -78                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193713/ZN             -       A1->ZN R     AND4_X4        1  6.6    12    48     199    (-,-) 
  g166737/ZN             -       A1->ZN F     NAND3_X4       3  6.6    13    18     218    (-,-) 
  g165475/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     244    (-,-) 
  instr_rdcycle_reg/D    -       -      R     DFF_X1         1    -     -     0     244    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1415: VIOLATED (-78 ps) Setup Check with Pin reg_pc_reg[20]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=     -78                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt185530/ZN        -       A->ZN  R     INV_X4         4 29.3    19    31     104    (-,-) 
  fopt185531/ZN        -       A->ZN  F     INV_X8        20 46.1    10    18     122    (-,-) 
  g83419__172836/ZN    -       B1->ZN R     OAI21_X1       3  4.8    33    43     165    (-,-) 
  g83355__185380/ZN    -       A2->ZN F     NAND2_X1       2  3.5    12    23     188    (-,-) 
  g185382/ZN           -       A2->ZN R     NAND2_X1       2  3.8    14    23     212    (-,-) 
  g185381/ZN           -       A->ZN  F     INV_X1         1  1.8     5     9     220    (-,-) 
  g169056/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     244    (-,-) 
  reg_pc_reg[20]/D     -       -      R     DFF_X1         1    -     -     0     244    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1416: VIOLATED (-76 ps) Setup Check with Pin alu_out_q_reg[1]/CK->D
          Group: clk
     Startpoint: (R) instr_sub_reg/CK
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=     -76                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  instr_sub_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_sub_reg/Q    -       CK->Q  R     DFF_X1         3  5.7    16    94      94    (-,-) 
  g83718__1786/ZN    -       A1->ZN F     NAND2_X1       1  6.0    14    25     118    (-,-) 
  g3/ZN              -       A->ZN  R     INV_X4         1 25.5    17    27     146    (-,-) 
  g179052/ZN         -       A->ZN  F     INV_X16       35 67.8     8    15     160    (-,-) 
  g83696/ZN          -       A->ZN  R     INV_X4        13 23.6    16    23     183    (-,-) 
  g83659__1309/ZN    -       A2->ZN F     NAND2_X1       1  1.8     8    16     199    (-,-) 
  g83610__2683/ZN    -       A2->ZN R     NAND3_X1       1  1.9    12    18     217    (-,-) 
  g83533__1786/ZN    -       A1->ZN F     NAND2_X1       1  1.8     8    14     231    (-,-) 
  g83473__1840/ZN    -       A1->ZN R     NAND2_X1       1  1.4     9    13     244    (-,-) 
  alu_out_q_reg[1]/D -       -      R     DFF_X1         1    -     -     0     244    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1417: VIOLATED (-75 ps) Setup Check with Pin reg_pc_reg[21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     234                  
             Slack:=     -75                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g143/ZN              -       A->ZN  R     INV_X2         1  6.6    11    18     134    (-,-) 
  fopt75/ZN            -       A->ZN  F     INV_X4         8 26.9     9    16     150    (-,-) 
  fopt172596/ZN        -       A->ZN  R     INV_X2         3  7.2    11    18     167    (-,-) 
  fopt172297/ZN        -       A->ZN  F     INV_X2         3  6.6     6    11     178    (-,-) 
  g173764/ZN           -       A1->ZN R     NAND2_X2       2  3.7    10    14     191    (-,-) 
  g174958/ZN           -       A1->ZN F     NAND2_X1       2  3.5    10    17     208    (-,-) 
  fopt179132/ZN        -       A->ZN  R     INV_X1         1  2.0     8    14     222    (-,-) 
  g169062/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     234    (-,-) 
  reg_pc_reg[21]/D     -       -      F     DFF_X1         1    -     -     0     234    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1418: VIOLATED (-75 ps) Setup Check with Pin decoder_pseudo_trigger_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) decoder_pseudo_trigger_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=     -75                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[0]/Q           -       CK->Q  R     DFF_X1        11 26.3    63   141     141    (-,-) 
  g197546/ZN                   -       A->ZN  R     XNOR2_X1       1  1.2    19    49     190    (-,-) 
  g192135/ZN                   -       A1->ZN R     AND4_X1        1  1.4    11    52     242    (-,-) 
  decoder_pseudo_trigger_reg/D -       -      R     DFF_X1         1    -     -     0     242    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 1419: VIOLATED (-74 ps) Setup Check with Pin reg_pc_reg[11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     241                  
             Slack:=     -74                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g184464/ZN           -       A->ZN  R     INV_X2         3 10.4    15    22     138    (-,-) 
  fopt192555/ZN        -       A->ZN  F     INV_X4         7 23.0     9    16     154    (-,-) 
  fopt192557/ZN        -       A->ZN  R     INV_X4         6 16.4    12    19     173    (-,-) 
  g192561/ZN           -       A1->ZN F     NAND2_X2       2  4.9     9    15     189    (-,-) 
  g174962/ZN           -       A1->ZN R     NAND2_X1       2  3.8    14    20     208    (-,-) 
  fopt178942/ZN        -       A->ZN  F     INV_X1         1  1.8     5     9     217    (-,-) 
  g169031/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     241    (-,-) 
  reg_pc_reg[11]/D     -       -      R     DFF_X1         1    -     -     0     241    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1420: VIOLATED (-74 ps) Setup Check with Pin reg_pc_reg[14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     240                  
             Slack:=     -74                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt173488/ZN        -       A->ZN  R     INV_X4         4 12.0    10    16     164    (-,-) 
  g83425__174737/ZN    -       A2->ZN F     NAND2_X1       2  3.6    12    18     182    (-,-) 
  g73/ZN               -       A1->ZN R     NAND2_X1       2  5.3    18    25     207    (-,-) 
  g170193/ZN           -       A->ZN  F     INV_X1         1  1.8     6     9     216    (-,-) 
  g169047/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     240    (-,-) 
  reg_pc_reg[14]/D     -       -      R     DFF_X1         1    -     -     0     240    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1421: VIOLATED (-73 ps) Setup Check with Pin reg_pc_reg[10]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=     -73                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  fopt185530/ZN        -       A->ZN  F     INV_X4         4 26.8    11    19      95    (-,-) 
  fopt185531/ZN        -       A->ZN  R     INV_X8        20 51.2    17    26     121    (-,-) 
  g83541__172990/ZN    -       A1->ZN F     NAND2_X1       1  1.8     9    15     136    (-,-) 
  g83521__172989/ZN    -       A->ZN  R     OAI21_X1       2  2.9    24    23     159    (-,-) 
  g174266/ZN           -       A1->ZN F     NAND2_X1       2  6.3    16    28     187    (-,-) 
  g19/ZN               -       A1->ZN R     NAND2_X2       2  5.4    12    21     208    (-,-) 
  fopt178785/ZN        -       A->ZN  F     INV_X2         2  3.5     5     8     216    (-,-) 
  g169008/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     239    (-,-) 
  reg_pc_reg[10]/D     -       -      R     DFF_X1         1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1422: VIOLATED (-72 ps) Setup Check with Pin instr_xori_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_xori_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     238                  
             Slack:=     -72                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169686/ZN             -       A->ZN  R     INV_X2         4  8.7    13    20     190    (-,-) 
  g169625/ZN             -       A1->ZN F     NAND2_X2       6 10.2    13    22     211    (-,-) 
  g168356/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     238    (-,-) 
  instr_xori_reg/D       -       -      R     DFF_X1         1    -     -     0     238    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1423: VIOLATED (-72 ps) Setup Check with Pin instr_sltiu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_sltiu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     238                  
             Slack:=     -72                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169686/ZN             -       A->ZN  R     INV_X2         4  8.7    13    20     190    (-,-) 
  g169625/ZN             -       A1->ZN F     NAND2_X2       6 10.2    13    22     211    (-,-) 
  g168465/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     238    (-,-) 
  instr_sltiu_reg/D      -       -      R     DFF_X1         1    -     -     0     238    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1424: VIOLATED (-72 ps) Setup Check with Pin instr_slti_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_slti_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     238                  
             Slack:=     -72                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169686/ZN             -       A->ZN  R     INV_X2         4  8.7    13    20     190    (-,-) 
  g169625/ZN             -       A1->ZN F     NAND2_X2       6 10.2    13    22     211    (-,-) 
  g168464/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     238    (-,-) 
  instr_slti_reg/D       -       -      R     DFF_X1         1    -     -     0     238    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1425: VIOLATED (-72 ps) Setup Check with Pin instr_ori_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_ori_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     238                  
             Slack:=     -72                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169686/ZN             -       A->ZN  R     INV_X2         4  8.7    13    20     190    (-,-) 
  g169625/ZN             -       A1->ZN F     NAND2_X2       6 10.2    13    22     211    (-,-) 
  g168335/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     238    (-,-) 
  instr_ori_reg/D        -       -      R     DFF_X1         1    -     -     0     238    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1426: VIOLATED (-72 ps) Setup Check with Pin instr_andi_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_andi_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     238                  
             Slack:=     -72                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169686/ZN             -       A->ZN  R     INV_X2         4  8.7    13    20     190    (-,-) 
  g169625/ZN             -       A1->ZN F     NAND2_X2       6 10.2    13    22     211    (-,-) 
  g168355/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     238    (-,-) 
  instr_andi_reg/D       -       -      R     DFF_X1         1    -     -     0     238    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1427: VIOLATED (-72 ps) Setup Check with Pin instr_addi_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_addi_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     238                  
             Slack:=     -72                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169686/ZN             -       A->ZN  R     INV_X2         4  8.7    13    20     190    (-,-) 
  g169625/ZN             -       A1->ZN F     NAND2_X2       6 10.2    13    22     211    (-,-) 
  g168448/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     238    (-,-) 
  instr_addi_reg/D       -       -      R     DFF_X1         1    -     -     0     238    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1428: VIOLATED (-71 ps) Setup Check with Pin mem_rdata_q_reg[31]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[31]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      84                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     -71                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN             -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g200290/ZN             -       A->ZN  F     INV_X2         4 10.7     9    15     187    (-,-) 
  mem_rdata_q_reg[31]/SE -       -      F     SDFF_X1        4    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1429: VIOLATED (-71 ps) Setup Check with Pin mem_rdata_q_reg[27]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[27]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      84                  
     Required Time:=     116                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     -71                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN             -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g200290/ZN             -       A->ZN  F     INV_X2         4 10.7     9    15     187    (-,-) 
  mem_rdata_q_reg[27]/SE -       -      F     SDFF_X1        4    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1430: VIOLATED (-71 ps) Setup Check with Pin reg_pc_reg[3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     237                  
             Slack:=     -71                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt188309/ZN        -       A->ZN  R     INV_X2         2  5.4     9    15     163    (-,-) 
  g23/ZN               -       A1->ZN F     NAND2_X1       2  4.9    13    19     183    (-,-) 
  g603/ZN              -       A1->ZN R     NAND2_X1       2  3.7    14    22     204    (-,-) 
  g173571/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     219    (-,-) 
  g178751/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     237    (-,-) 
  reg_pc_reg[3]/D      -       -      R     DFF_X1         1    -     -     0     237    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1431: VIOLATED (-71 ps) Setup Check with Pin is_slli_srli_srai_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[30]/CK
          Clock: (R) clk
       Endpoint: (R) is_slli_srli_srai_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     237                  
             Slack:=     -71                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[30]/Q   -       CK->Q  R     SDFF_X1        6 10.5    28    84      84    (-,-) 
  g196755/ZN              -       A->ZN  F     INV_X1         2  2.6     9    12      95    (-,-) 
  g200297/ZN              -       A1->ZN R     NOR2_X1        1  2.0    18    25     120    (-,-) 
  g169567/ZN              -       A2->ZN F     NAND2_X1       1  3.0     9    19     139    (-,-) 
  g196404/ZN              -       A1->ZN R     NOR2_X2        2  3.8    16    24     163    (-,-) 
  g168487/ZN              -       A1->ZN F     NAND2_X1       3  5.2    13    23     186    (-,-) 
  g167818/ZN              -       A->ZN  R     INV_X1         1  2.0     9    16     202    (-,-) 
  g198347/ZN              -       A1->ZN F     NOR2_X1        2  3.5     8    11     213    (-,-) 
  g165472/ZN              -       B1->ZN R     OAI21_X1       1  1.4    17    24     237    (-,-) 
  is_slli_srli_srai_reg/D -       -      R     DFF_X1         1    -     -     0     237    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1432: VIOLATED (-71 ps) Setup Check with Pin is_sll_srl_sra_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[30]/CK
          Clock: (R) clk
       Endpoint: (R) is_sll_srl_sra_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     237                  
             Slack:=     -71                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[30]/Q  -       CK->Q  R     SDFF_X1        6 10.5    28    84      84    (-,-) 
  g196755/ZN             -       A->ZN  F     INV_X1         2  2.6     9    12      95    (-,-) 
  g200297/ZN             -       A1->ZN R     NOR2_X1        1  2.0    18    25     120    (-,-) 
  g169567/ZN             -       A2->ZN F     NAND2_X1       1  3.0     9    19     139    (-,-) 
  g196404/ZN             -       A1->ZN R     NOR2_X2        2  3.8    16    24     163    (-,-) 
  g168487/ZN             -       A1->ZN F     NAND2_X1       3  5.2    13    23     186    (-,-) 
  g167818/ZN             -       A->ZN  R     INV_X1         1  2.0     9    16     202    (-,-) 
  g198347/ZN             -       A1->ZN F     NOR2_X1        2  3.5     8    11     213    (-,-) 
  g165473/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     237    (-,-) 
  is_sll_srl_sra_reg/D   -       -      R     DFF_X1         1    -     -     0     237    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1433: VIOLATED (-71 ps) Setup Check with Pin instr_add_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_add_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -71                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g194426/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    17     182    (-,-) 
  g194425/ZN             -       A->ZN  F     INV_X8        21 36.6     8    14     195    (-,-) 
  g185406/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    17     212    (-,-) 
  g166419/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     230    (-,-) 
  instr_add_reg/D        -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1434: VIOLATED (-71 ps) Setup Check with Pin count_instr_reg[4]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -71                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  g187565/ZN                 -       A1->ZN F     NAND3_X2       2  5.5    14    22     159    (-,-) 
  inc_add_1559_34_g187566/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    40     199    (-,-) 
  g171186/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    14     213    (-,-) 
  g182311/ZN                 -       A2->ZN F     OAI22_X1       1  1.4    10    17     230    (-,-) 
  count_instr_reg[4]/D       -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1435: VIOLATED (-70 ps) Setup Check with Pin count_cycle_reg[6]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     240                  
             Slack:=     -70                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177634/ZN -       A1->ZN F     NAND2_X2       2  8.3    11    19     158    (-,-) 
  inc_add_1428_40_g1082/ZN   -       A->ZN  R     INV_X4         5  9.2     9    16     174    (-,-) 
  g179352/ZN                 -       A2->ZN F     NAND2_X1       1  1.8     7    14     188    (-,-) 
  g179351/ZN                 -       A->ZN  R     OAI211_X1      1  2.0    22    21     209    (-,-) 
  g172175/ZN                 -       A1->ZN R     AND2_X2        1  1.4     7    31     240    (-,-) 
  count_cycle_reg[6]/D       -       -      R     DFF_X1         1    -     -     0     240    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1436: VIOLATED (-70 ps) Setup Check with Pin instr_sll_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sll_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -70                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g194426/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    17     182    (-,-) 
  g194425/ZN             -       A->ZN  F     INV_X8        21 36.6     8    14     195    (-,-) 
  g185390/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    17     212    (-,-) 
  g166414/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     230    (-,-) 
  instr_sll_reg/D        -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1437: VIOLATED (-70 ps) Setup Check with Pin instr_xor_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_xor_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=     -70                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193702/ZN             -       A1->ZN R     AND3_X4        3 10.0    12    43     194    (-,-) 
  g198345/ZN             -       A1->ZN F     NAND2_X4       8 13.5    10    17     211    (-,-) 
  g166265/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     236    (-,-) 
  instr_xor_reg/D        -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1438: VIOLATED (-70 ps) Setup Check with Pin instr_srl_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_srl_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=     -70                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193702/ZN             -       A1->ZN R     AND3_X4        3 10.0    12    43     194    (-,-) 
  g198345/ZN             -       A1->ZN F     NAND2_X4       8 13.5    10    17     211    (-,-) 
  g166269/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     236    (-,-) 
  instr_srl_reg/D        -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1439: VIOLATED (-70 ps) Setup Check with Pin instr_sltu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_sltu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=     -70                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193702/ZN             -       A1->ZN R     AND3_X4        3 10.0    12    43     194    (-,-) 
  g198345/ZN             -       A1->ZN F     NAND2_X4       8 13.5    10    17     211    (-,-) 
  g166416/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     236    (-,-) 
  instr_sltu_reg/D       -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1440: VIOLATED (-70 ps) Setup Check with Pin instr_slt_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_slt_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=     -70                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193702/ZN             -       A1->ZN R     AND3_X4        3 10.0    12    43     194    (-,-) 
  g198345/ZN             -       A1->ZN F     NAND2_X4       8 13.5    10    17     211    (-,-) 
  g166415/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     236    (-,-) 
  instr_slt_reg/D        -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1441: VIOLATED (-70 ps) Setup Check with Pin instr_or_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_or_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=     -70                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193702/ZN             -       A1->ZN R     AND3_X4        3 10.0    12    43     194    (-,-) 
  g198345/ZN             -       A1->ZN F     NAND2_X4       8 13.5    10    17     211    (-,-) 
  g166400/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     236    (-,-) 
  instr_or_reg/D         -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1442: VIOLATED (-70 ps) Setup Check with Pin instr_and_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_and_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=     -70                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193702/ZN             -       A1->ZN R     AND3_X4        3 10.0    12    43     194    (-,-) 
  g198345/ZN             -       A1->ZN F     NAND2_X4       8 13.5    10    17     211    (-,-) 
  g166401/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    26     236    (-,-) 
  instr_and_reg/D        -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1443: VIOLATED (-70 ps) Setup Check with Pin latched_rd_reg[4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=     -70                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  F     DFF_X1         1  3.2     8    82      82    (-,-) 
  g180335/ZN          -       A1->ZN R     NAND2_X2       1  6.6    13    18     100    (-,-) 
  g174443/ZN          -       A->ZN  F     INV_X4         3  6.2     5     8     108    (-,-) 
  g186902/Z           -       A->Z   F     BUF_X4         3  7.6     6    23     131    (-,-) 
  g179518/Z           -       A->Z   F     BUF_X4         9 24.5    10    30     161    (-,-) 
  g169950/ZN          -       A->ZN  R     INV_X8        31 62.0    20    29     190    (-,-) 
  g169097/ZN          -       A1->ZN F     NAND2_X4       5  8.5    10    17     207    (-,-) 
  g167100/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    26     233    (-,-) 
  latched_rd_reg[4]/D -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1444: VIOLATED (-70 ps) Setup Check with Pin latched_rd_reg[3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=     -70                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  F     DFF_X1         1  3.2     8    82      82    (-,-) 
  g180335/ZN          -       A1->ZN R     NAND2_X2       1  6.6    13    18     100    (-,-) 
  g174443/ZN          -       A->ZN  F     INV_X4         3  6.2     5     8     108    (-,-) 
  g186902/Z           -       A->Z   F     BUF_X4         3  7.6     6    23     131    (-,-) 
  g179518/Z           -       A->Z   F     BUF_X4         9 24.5    10    30     161    (-,-) 
  g169950/ZN          -       A->ZN  R     INV_X8        31 62.0    20    29     190    (-,-) 
  g169097/ZN          -       A1->ZN F     NAND2_X4       5  8.5    10    17     207    (-,-) 
  g189357/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    26     233    (-,-) 
  latched_rd_reg[3]/D -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1445: VIOLATED (-70 ps) Setup Check with Pin latched_rd_reg[2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=     -70                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  F     DFF_X1         1  3.2     8    82      82    (-,-) 
  g180335/ZN          -       A1->ZN R     NAND2_X2       1  6.6    13    18     100    (-,-) 
  g174443/ZN          -       A->ZN  F     INV_X4         3  6.2     5     8     108    (-,-) 
  g186902/Z           -       A->Z   F     BUF_X4         3  7.6     6    23     131    (-,-) 
  g179518/Z           -       A->Z   F     BUF_X4         9 24.5    10    30     161    (-,-) 
  g169950/ZN          -       A->ZN  R     INV_X8        31 62.0    20    29     190    (-,-) 
  g169097/ZN          -       A1->ZN F     NAND2_X4       5  8.5    10    17     207    (-,-) 
  g185669/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    26     233    (-,-) 
  latched_rd_reg[2]/D -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1446: VIOLATED (-70 ps) Setup Check with Pin latched_rd_reg[1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=     -70                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  F     DFF_X1         1  3.2     8    82      82    (-,-) 
  g180335/ZN          -       A1->ZN R     NAND2_X2       1  6.6    13    18     100    (-,-) 
  g174443/ZN          -       A->ZN  F     INV_X4         3  6.2     5     8     108    (-,-) 
  g186902/Z           -       A->Z   F     BUF_X4         3  7.6     6    23     131    (-,-) 
  g179518/Z           -       A->Z   F     BUF_X4         9 24.5    10    30     161    (-,-) 
  g169950/ZN          -       A->ZN  R     INV_X8        31 62.0    20    29     190    (-,-) 
  g169097/ZN          -       A1->ZN F     NAND2_X4       5  8.5    10    17     207    (-,-) 
  g167097/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    26     233    (-,-) 
  latched_rd_reg[1]/D -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1447: VIOLATED (-70 ps) Setup Check with Pin latched_rd_reg[0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) latched_rd_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=     -70                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  F     DFF_X1         1  3.2     8    82      82    (-,-) 
  g180335/ZN          -       A1->ZN R     NAND2_X2       1  6.6    13    18     100    (-,-) 
  g174443/ZN          -       A->ZN  F     INV_X4         3  6.2     5     8     108    (-,-) 
  g186902/Z           -       A->Z   F     BUF_X4         3  7.6     6    23     131    (-,-) 
  g179518/Z           -       A->Z   F     BUF_X4         9 24.5    10    30     161    (-,-) 
  g169950/ZN          -       A->ZN  R     INV_X8        31 62.0    20    29     190    (-,-) 
  g169097/ZN          -       A1->ZN F     NAND2_X4       5  8.5    10    17     207    (-,-) 
  g167096/ZN          -       A1->ZN R     OAI22_X1       1  1.4    28    26     233    (-,-) 
  latched_rd_reg[0]/D -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1448: VIOLATED (-69 ps) Setup Check with Pin decoded_imm_j_reg[14]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      74                  
     Required Time:=     126                  
      Launch Clock:-       0                  
         Data Path:-     196                  
             Slack:=     -69                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN              -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN              -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g194150/ZN              -       A->ZN  R     INV_X1         1  3.4    11    18     165    (-,-) 
  g197139/ZN              -       A1->ZN F     NAND2_X2       1  3.4     7    13     178    (-,-) 
  g198076/ZN              -       A2->ZN R     NAND2_X2       3  4.6    11    18     196    (-,-) 
  decoded_imm_j_reg[14]/D -       -      R     SDFF_X1        3    -     -     0     196    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1449: VIOLATED (-69 ps) Setup Check with Pin reg_pc_reg[19]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     235                  
             Slack:=     -69                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q  -       CK->Q  R     DFF_X1         1  6.6    18    96      96    (-,-) 
  fopt173209/ZN        -       A->ZN  F     INV_X4         9 16.6     8    14     110    (-,-) 
  fopt173208/ZN        -       A->ZN  R     INV_X2         2  3.8     8    13     123    (-,-) 
  g83325__172951/ZN    -       A1->ZN F     NAND2_X1       1  1.8     7    12     135    (-,-) 
  g173876/ZN           -       A2->ZN R     NAND2_X1       1  3.6    14    20     155    (-,-) 
  g173875/ZN           -       A->ZN  F     INV_X2         2  7.6     7    12     168    (-,-) 
  g173873/ZN           -       B1->ZN R     OAI21_X4       3 12.3    25    33     201    (-,-) 
  fopt178169/ZN        -       A->ZN  F     INV_X1         1  1.8     8    10     211    (-,-) 
  g169067/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     235    (-,-) 
  reg_pc_reg[19]/D     -       -      R     DFF_X1         1    -     -     0     235    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1450: VIOLATED (-68 ps) Setup Check with Pin reg_pc_reg[15]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     235                  
             Slack:=     -68                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt185530/ZN        -       A->ZN  R     INV_X4         4 29.3    19    31     104    (-,-) 
  fopt178997/ZN        -       A->ZN  F     INV_X2         5  8.5     9    15     119    (-,-) 
  g83526__179001/ZN    -       B1->ZN R     OAI21_X1       2  4.8    33    42     162    (-,-) 
  g175603/ZN           -       A2->ZN F     NAND2_X2       2  4.9    10    20     182    (-,-) 
  g175607/ZN           -       A1->ZN R     NAND2_X1       2  3.8    14    20     202    (-,-) 
  g175605/ZN           -       A->ZN  F     INV_X1         1  1.8     5     9     211    (-,-) 
  g175033/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     235    (-,-) 
  reg_pc_reg[15]/D     -       -      R     DFF_X1         1    -     -     0     235    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1451: VIOLATED (-68 ps) Setup Check with Pin instr_beq_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_beq_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=     -68                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g194426/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    17     182    (-,-) 
  g194425/ZN             -       A->ZN  F     INV_X8        21 36.6     8    14     195    (-,-) 
  g185396/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     210    (-,-) 
  g168452/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     228    (-,-) 
  instr_beq_reg/D        -       -      F     DFF_X1         1    -     -     0     228    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1452: VIOLATED (-68 ps) Setup Check with Pin reg_pc_reg[5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     229                  
             Slack:=     -68                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  g84167__8757/ZN      -       A1->ZN R     NAND2_X1       3  7.3    22    28     176    (-,-) 
  g192549/ZN           -       A2->ZN F     NAND2_X1       2  4.9    13    24     200    (-,-) 
  g180830/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    17     217    (-,-) 
  g193888/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     229    (-,-) 
  reg_pc_reg[5]/D      -       -      F     DFF_X1         1    -     -     0     229    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1453: VIOLATED (-68 ps) Setup Check with Pin decoded_imm_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=     -68                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193709/ZN             -       A1->ZN R     NAND2_X2       4  7.6    14    20     152    (-,-) 
  g178886/ZN             -       A->ZN  F     INV_X1         2  3.7     7    12     165    (-,-) 
  g178884/ZN             -       B1->ZN R     AOI22_X1       1  2.0    26    41     206    (-,-) 
  g166449/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    22     228    (-,-) 
  decoded_imm_reg[0]/D   -       -      F     DFF_X1         1    -     -     0     228    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1454: VIOLATED (-68 ps) Setup Check with Pin instr_bltu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_bltu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=     -68                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g194426/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    17     182    (-,-) 
  g194425/ZN             -       A->ZN  F     INV_X8        21 36.6     8    14     195    (-,-) 
  g185392/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     210    (-,-) 
  g168351/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     228    (-,-) 
  instr_bltu_reg/D       -       -      F     DFF_X1         1    -     -     0     228    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1455: VIOLATED (-68 ps) Setup Check with Pin instr_bgeu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_bgeu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=     -68                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g194426/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    17     182    (-,-) 
  g194425/ZN             -       A->ZN  F     INV_X8        21 36.6     8    14     195    (-,-) 
  g185400/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     210    (-,-) 
  g168353/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     228    (-,-) 
  instr_bgeu_reg/D       -       -      F     DFF_X1         1    -     -     0     228    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1456: VIOLATED (-68 ps) Setup Check with Pin instr_blt_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_blt_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=     -68                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g194426/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    17     182    (-,-) 
  g194425/ZN             -       A->ZN  F     INV_X8        21 36.6     8    14     195    (-,-) 
  g185407/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     210    (-,-) 
  g168352/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     228    (-,-) 
  instr_blt_reg/D        -       -      F     DFF_X1         1    -     -     0     228    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1457: VIOLATED (-68 ps) Setup Check with Pin instr_bge_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_bge_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=     -68                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g194426/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    17     182    (-,-) 
  g194425/ZN             -       A->ZN  F     INV_X8        21 36.6     8    14     195    (-,-) 
  g185399/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     210    (-,-) 
  g168354/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     228    (-,-) 
  instr_bge_reg/D        -       -      F     DFF_X1         1    -     -     0     228    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1458: VIOLATED (-68 ps) Setup Check with Pin instr_sub_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sub_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=     -68                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g194426/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    17     182    (-,-) 
  g194425/ZN             -       A->ZN  F     INV_X8        21 36.6     8    14     195    (-,-) 
  g185403/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     210    (-,-) 
  g166604/ZN             -       A->ZN  F     OAI21_X1       1  1.4     8    18     228    (-,-) 
  instr_sub_reg/D        -       -      F     DFF_X1         1    -     -     0     228    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1459: VIOLATED (-67 ps) Setup Check with Pin decoded_imm_reg[11]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     -67                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  F     DFF_X1         2  7.1    11    88      88    (-,-) 
  g84410__193689/ZN      -       A1->ZN R     NAND2_X4       1 25.5    20    27     115    (-,-) 
  g193688/ZN             -       A->ZN  F     INV_X16       30 89.7    10    18     132    (-,-) 
  g193712/ZN             -       A1->ZN R     NAND2_X4       6 16.5    15    21     153    (-,-) 
  g169099/ZN             -       A2->ZN F     NAND3_X4       6 14.4    16    28     181    (-,-) 
  g200292/ZN             -       B1->ZN R     OAI21_X1       1  2.0    20    31     212    (-,-) 
  g165833/ZN             -       A2->ZN F     NAND2_X1       1  1.4     8    15     227    (-,-) 
  decoded_imm_reg[11]/D  -       -      F     DFF_X1         1    -     -     0     227    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1460: VIOLATED (-66 ps) Setup Check with Pin reg_pc_reg[18]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     -66                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  fopt185530/ZN        -       A->ZN  F     INV_X4         4 26.8    11    19      95    (-,-) 
  fopt185531/ZN        -       A->ZN  R     INV_X8        20 51.2    17    26     121    (-,-) 
  g84392__172817/ZN    -       A1->ZN F     NAND2_X1       1  3.2    10    19     140    (-,-) 
  g83312__172870/ZN    -       A->ZN  R     OAI21_X2       2  4.6    21    22     162    (-,-) 
  g97/ZN               -       A1->ZN F     NAND2_X2       3  6.5    11    20     182    (-,-) 
  g180390/ZN           -       A2->ZN R     NAND2_X1       1  2.0    10    19     201    (-,-) 
  g171190/ZN           -       A->ZN  F     INV_X1         1  1.8     4     8     208    (-,-) 
  g169078/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     232    (-,-) 
  reg_pc_reg[18]/D     -       -      R     DFF_X1         1    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1461: VIOLATED (-65 ps) Setup Check with Pin instr_sra_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sra_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -65                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g194426/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    17     182    (-,-) 
  g194425/ZN             -       A->ZN  F     INV_X8        21 36.6     8    14     195    (-,-) 
  g185388/ZN             -       A1->ZN R     NAND2_X2       1  2.0     8    12     207    (-,-) 
  g166417/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    17     224    (-,-) 
  instr_sra_reg/D        -       -      F     DFF_X1         1    -     -     0     224    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1462: VIOLATED (-65 ps) Setup Check with Pin decoded_imm_reg[4]/CK->D
          Group: clk
     Startpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -65                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  is_beq_bne_blt_bge_bltu_bgeu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/QN -       CK->QN R     DFF_X1         4  6.8    21    76      76    (-,-) 
  g189436/ZN                          -       A->ZN  F     INV_X1         4  7.7    12    20      96    (-,-) 
  g187097/ZN                          -       A1->ZN F     OR2_X1         1  3.4    11    50     146    (-,-) 
  g193691/ZN                          -       A2->ZN R     NAND2_X2       3 13.7    21    30     177    (-,-) 
  g169425/ZN                          -       A->ZN  F     INV_X2         4  6.8     8    13     190    (-,-) 
  g168754/ZN                          -       A1->ZN R     NAND2_X1       1  1.9    10    15     204    (-,-) 
  g166603/ZN                          -       A2->ZN F     NAND3_X1       1  1.4    11    19     224    (-,-) 
  decoded_imm_reg[4]/D                -       -      F     DFF_X1         1    -     -     0     224    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 1463: VIOLATED (-65 ps) Setup Check with Pin decoded_imm_reg[3]/CK->D
          Group: clk
     Startpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -65                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  is_beq_bne_blt_bge_bltu_bgeu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/QN -       CK->QN R     DFF_X1         4  6.8    21    76      76    (-,-) 
  g189436/ZN                          -       A->ZN  F     INV_X1         4  7.7    12    20      96    (-,-) 
  g187097/ZN                          -       A1->ZN F     OR2_X1         1  3.4    11    50     146    (-,-) 
  g193691/ZN                          -       A2->ZN R     NAND2_X2       3 13.7    21    30     177    (-,-) 
  g169425/ZN                          -       A->ZN  F     INV_X2         4  6.8     8    13     190    (-,-) 
  g168753/ZN                          -       A1->ZN R     NAND2_X1       1  1.9    10    15     204    (-,-) 
  g166602/ZN                          -       A2->ZN F     NAND3_X1       1  1.4    11    19     224    (-,-) 
  decoded_imm_reg[3]/D                -       -      F     DFF_X1         1    -     -     0     224    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 1464: VIOLATED (-65 ps) Setup Check with Pin decoded_imm_reg[2]/CK->D
          Group: clk
     Startpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -65                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  is_beq_bne_blt_bge_bltu_bgeu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/QN -       CK->QN R     DFF_X1         4  6.8    21    76      76    (-,-) 
  g189436/ZN                          -       A->ZN  F     INV_X1         4  7.7    12    20      96    (-,-) 
  g187097/ZN                          -       A1->ZN F     OR2_X1         1  3.4    11    50     146    (-,-) 
  g193691/ZN                          -       A2->ZN R     NAND2_X2       3 13.7    21    30     177    (-,-) 
  g169425/ZN                          -       A->ZN  F     INV_X2         4  6.8     8    13     190    (-,-) 
  g168719/ZN                          -       A1->ZN R     NAND2_X1       1  1.9    10    15     204    (-,-) 
  g166601/ZN                          -       A2->ZN F     NAND3_X1       1  1.4    11    19     224    (-,-) 
  decoded_imm_reg[2]/D                -       -      F     DFF_X1         1    -     -     0     224    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 1465: VIOLATED (-65 ps) Setup Check with Pin decoded_imm_reg[1]/CK->D
          Group: clk
     Startpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -65                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  is_beq_bne_blt_bge_bltu_bgeu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/QN -       CK->QN R     DFF_X1         4  6.8    21    76      76    (-,-) 
  g189436/ZN                          -       A->ZN  F     INV_X1         4  7.7    12    20      96    (-,-) 
  g187097/ZN                          -       A1->ZN F     OR2_X1         1  3.4    11    50     146    (-,-) 
  g193691/ZN                          -       A2->ZN R     NAND2_X2       3 13.7    21    30     177    (-,-) 
  g169425/ZN                          -       A->ZN  F     INV_X2         4  6.8     8    13     190    (-,-) 
  g168751/ZN                          -       A1->ZN R     NAND2_X1       1  1.9    10    15     204    (-,-) 
  g166600/ZN                          -       A2->ZN F     NAND3_X1       1  1.4    11    19     224    (-,-) 
  decoded_imm_reg[1]/D                -       -      F     DFF_X1         1    -     -     0     224    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 1466: VIOLATED (-64 ps) Setup Check with Pin reg_pc_reg[12]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -64                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  fopt185530/ZN        -       A->ZN  F     INV_X4         4 26.8    11    19      95    (-,-) 
  fopt185531/ZN        -       A->ZN  R     INV_X8        20 51.2    17    26     121    (-,-) 
  g83539__172982/ZN    -       A1->ZN F     NAND2_X2       1  3.2     8    15     136    (-,-) 
  g83524__172981/ZN    -       A->ZN  R     OAI21_X2       3  6.5    26    24     159    (-,-) 
  g83427__173010/ZN    -       A1->ZN F     NAND2_X2       2  6.3    12    21     180    (-,-) 
  g174964/ZN           -       A1->ZN R     NAND2_X2       2  5.3    12    19     199    (-,-) 
  fopt179808/ZN        -       A->ZN  F     INV_X1         1  1.8     5     8     207    (-,-) 
  g169082/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     230    (-,-) 
  reg_pc_reg[12]/D     -       -      R     DFF_X1         1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1467: VIOLATED (-64 ps) Setup Check with Pin instr_bne_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_bne_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     -64                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193699/ZN             -       A1->ZN F     NAND2_X2       2  4.9     9    17     168    (-,-) 
  fopt198693/ZN          -       A->ZN  R     INV_X2         1  3.4     7    13     181    (-,-) 
  g169626/ZN             -       A1->ZN F     NAND2_X2       6 10.3    13    20     200    (-,-) 
  g191031/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    27     227    (-,-) 
  instr_bne_reg/D        -       -      R     DFF_X1         1    -     -     0     227    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1468: VIOLATED (-64 ps) Setup Check with Pin reg_pc_reg[9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -64                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g143/ZN              -       A->ZN  R     INV_X2         1  6.6    11    18     134    (-,-) 
  fopt75/ZN            -       A->ZN  F     INV_X4         8 26.9     9    16     150    (-,-) 
  fopt173312/ZN        -       A->ZN  R     INV_X4         2  7.5     8    14     163    (-,-) 
  g174079/ZN           -       A2->ZN F     NAND2_X2       1  6.0    11    16     179    (-,-) 
  g174078/ZN           -       A1->ZN R     NAND2_X4       4 12.3    13    19     198    (-,-) 
  fopt179710/ZN        -       A->ZN  F     INV_X1         1  1.8     5     8     206    (-,-) 
  g184446/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     230    (-,-) 
  reg_pc_reg[9]/D      -       -      R     DFF_X1         1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1469: VIOLATED (-64 ps) Setup Check with Pin count_instr_reg[3]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     223                  
             Slack:=     -64                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         3  8.0    21    98      98    (-,-) 
  inc_add_1559_34_g187563/ZN -       A1->ZN R     AND2_X4        5 14.1    12    38     137    (-,-) 
  inc_add_1559_34_g1080/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    15     152    (-,-) 
  inc_add_1559_34_g997/ZN    -       A->ZN  F     XNOR2_X1       1  3.2    12    40     192    (-,-) 
  g170158/ZN                 -       A->ZN  R     INV_X2         1  3.7     8    15     207    (-,-) 
  g182315/ZN                 -       A2->ZN F     OAI22_X2       1  1.4     9    16     223    (-,-) 
  count_instr_reg[3]/D       -       -      F     DFF_X1         1    -     -     0     223    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1470: VIOLATED (-63 ps) Setup Check with Pin reg_pc_reg[7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -63                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  fopt172932/ZN        -       A->ZN  R     INV_X4         2  9.8     9    14     163    (-,-) 
  g200493/ZN           -       A1->ZN F     NAND2_X2       2  5.1    10    14     177    (-,-) 
  g185412/ZN           -       A1->ZN R     NAND2_X1       2  3.8    14    20     197    (-,-) 
  fopt185411/ZN        -       A->ZN  F     INV_X1         1  1.8     5     9     206    (-,-) 
  g192173/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     230    (-,-) 
  reg_pc_reg[7]/D      -       -      R     DFF_X1         1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1471: VIOLATED (-63 ps) Setup Check with Pin reg_pc_reg[2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     222                  
             Slack:=     -63                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  g84160__172927/ZN    -       A1->ZN R     NAND2_X1       2  5.6    18    24     172    (-,-) 
  g174955/ZN           -       A2->ZN F     NAND2_X2       2  4.9     9    18     190    (-,-) 
  g169342/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    15     205    (-,-) 
  g169043/ZN           -       A->ZN  F     OAI21_X1       1  1.4    10    18     222    (-,-) 
  reg_pc_reg[2]/D      -       -      F     DFF_X1         1    -     -     0     222    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1472: VIOLATED (-63 ps) Setup Check with Pin mem_wdata_reg[15]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[15]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -63                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN           -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[15]/SE -       -      R     SDFFS_X1      15    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1473: VIOLATED (-63 ps) Setup Check with Pin count_instr_reg[1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      36                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     -63                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1   3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1   6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3   6.7     7    13     118    (-,-) 
  g186902/Z            -       A->Z   R     BUF_X4         3   8.2     8    21     140    (-,-) 
  g186904/ZN           -       A1->ZN R     AND2_X4        2  29.0    20    43     182    (-,-) 
  g186906/ZN           -       A->ZN  F     INV_X16       39 123.1    11    21     203    (-,-) 
  g182314/ZN           -       A1->ZN R     OAI22_X2       1   1.4    25    23     227    (-,-) 
  count_instr_reg[1]/D -       -      R     DFF_X1         1     -     -     0     227    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1474: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[13]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[13]/SE -       -      R     SDFFS_X1      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1475: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[12]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[12]/SE -       -      R     SDFFS_X1      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1476: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[10]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[10]/SE -       -      R     SDFFS_X1      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1477: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[9]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN          -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN          -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN   -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN          -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN          -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN          -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN          -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[9]/SE -       -      R     SDFFS_X1      14    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1478: VIOLATED (-62 ps) Setup Check with Pin mem_state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=     -62                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN         -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g178599/ZN         -       A1->ZN R     AND2_X1        2  3.7    13    38     167    (-,-) 
  g178598/ZN         -       A1->ZN F     NAND2_X1       1  3.2    10    17     184    (-,-) 
  g186663/ZN         -       A1->ZN R     NAND2_X2       3  5.7    12    18     202    (-,-) 
  g199703/ZN         -       C1->ZN F     OAI211_X1      1  1.4    13    18     220    (-,-) 
  mem_state_reg[1]/D -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1479: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      87                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN          -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN          -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN   -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN          -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN          -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN          -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN          -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[7]/SE -       -      R     SDFF_X1       15    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1480: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[6]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      87                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN          -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN          -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN   -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN          -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN          -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN          -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN          -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[6]/SE -       -      R     SDFF_X1       15    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1481: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[5]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      87                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN          -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN          -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN   -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN          -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN          -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN          -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN          -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[5]/SE -       -      R     SDFF_X1       15    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1482: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[4]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      87                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN          -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN          -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN   -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN          -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN          -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN          -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN          -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[4]/SE -       -      R     SDFF_X1       15    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1483: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[3]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      87                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN          -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN          -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN   -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN          -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN          -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN          -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN          -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[3]/SE -       -      R     SDFF_X1       15    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1484: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      87                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN          -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN          -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN   -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN          -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN          -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN          -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN          -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[2]/SE -       -      R     SDFF_X1       15    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1485: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      87                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN          -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN          -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN   -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN          -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN          -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN          -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN          -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[1]/SE -       -      R     SDFF_X1       15    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1486: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      87                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -62                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN          -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN          -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN   -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN          -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN          -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN          -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN          -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[0]/SE -       -      R     SDFF_X1       15    -     -     0     175    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1487: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[14]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     174                  
             Slack:=     -62                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g194210/ZN           -       A->ZN  R     INV_X4         5 14.9    11    17     174    (-,-) 
  mem_wdata_reg[14]/SE -       -      R     SDFFS_X1       5    -     -     0     174    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1488: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[11]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     174                  
             Slack:=     -62                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g194210/ZN           -       A->ZN  R     INV_X4         5 14.9    11    17     174    (-,-) 
  mem_wdata_reg[11]/SE -       -      R     SDFFS_X1       5    -     -     0     174    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1489: VIOLATED (-62 ps) Setup Check with Pin mem_wdata_reg[8]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     174                  
             Slack:=     -62                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN          -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN          -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN   -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN          -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN          -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN          -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g194210/ZN          -       A->ZN  R     INV_X4         5 14.9    11    17     174    (-,-) 
  mem_wdata_reg[8]/SE -       -      R     SDFFS_X1       5    -     -     0     174    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1490: VIOLATED (-62 ps) Setup Check with Pin count_cycle_reg[4]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     223                  
             Slack:=     -62                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177634/ZN -       A1->ZN F     NAND2_X2       2  8.3    11    19     158    (-,-) 
  inc_add_1428_40_g1045/ZN   -       A->ZN  F     XNOR2_X1       1  1.9    10    39     197    (-,-) 
  g169822/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     223    (-,-) 
  count_cycle_reg[4]/D       -       -      F     DFF_X1         1    -     -     0     223    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1491: VIOLATED (-61 ps) Setup Check with Pin reg_pc_reg[6]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     -61                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  fopt185530/ZN        -       A->ZN  F     INV_X4         4 26.8    11    19      95    (-,-) 
  fopt178997/ZN        -       A->ZN  R     INV_X2         5  9.1    13    21     115    (-,-) 
  g27/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     130    (-,-) 
  g25/ZN               -       A1->ZN R     NAND2_X1       2  3.1    12    17     147    (-,-) 
  g83480__175536/ZN    -       A1->ZN F     NAND2_X1       2  3.6    10    18     165    (-,-) 
  g174514/ZN           -       A1->ZN R     NAND2_X1       2  5.3    18    24     189    (-,-) 
  g170147/ZN           -       A->ZN  F     INV_X1         1  1.9     6    10     198    (-,-) 
  g189403/ZN           -       B2->ZN R     OAI21_X1       1  1.4    17    29     227    (-,-) 
  reg_pc_reg[6]/D      -       -      R     DFF_X1         1    -     -     0     227    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1492: VIOLATED (-61 ps) Setup Check with Pin reg_pc_reg[16]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=     -61                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  fopt185530/ZN        -       A->ZN  R     INV_X4         4 29.3    19    31     104    (-,-) 
  fopt200487/ZN        -       A->ZN  F     INV_X8        11 35.2     9    16     120    (-,-) 
  g83475__1857/ZN      -       A1->ZN R     NAND2_X1       1  3.5    13    19     139    (-,-) 
  g83470__172847/ZN    -       A->ZN  F     OAI21_X2       2  4.5    10    21     160    (-,-) 
  g83379__172697/ZN    -       A2->ZN R     NAND2_X2       1  3.4    10    18     177    (-,-) 
  g195077/ZN           -       A1->ZN F     NAND2_X2       3  6.5    10    16     194    (-,-) 
  fopt180388/ZN        -       A->ZN  R     INV_X1         1  2.0     8    14     208    (-,-) 
  g169077/ZN           -       B1->ZN F     OAI21_X1       1  1.4    10    12     220    (-,-) 
  reg_pc_reg[16]/D     -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1493: VIOLATED (-59 ps) Setup Check with Pin reg_pc_reg[4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=     -59                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  7.3    20    97      97    (-,-) 
  g175532/ZN           -       A1->ZN F     NAND2_X4       3 12.2    11    19     116    (-,-) 
  g145/ZN              -       A->ZN  R     INV_X4         1 12.1    10    17     133    (-,-) 
  fopt173487/ZN        -       A->ZN  F     INV_X8        14 46.8     8    15     148    (-,-) 
  g185472/ZN           -       A1->ZN R     NAND2_X1       1  6.5    20    26     174    (-,-) 
  g185470/ZN           -       A2->ZN F     NAND2_X4       3 10.6     9    19     193    (-,-) 
  g185469/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     208    (-,-) 
  g180613/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     220    (-,-) 
  reg_pc_reg[4]/D      -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1494: VIOLATED (-58 ps) Setup Check with Pin mem_wdata_reg[22]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[22]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -58                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN           -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[22]/SE -       -      R     SDFFR_X2      15    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1495: VIOLATED (-58 ps) Setup Check with Pin mem_wdata_reg[21]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[21]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -58                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN           -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[21]/SE -       -      R     SDFFR_X2      15    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1496: VIOLATED (-58 ps) Setup Check with Pin mem_wdata_reg[20]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[20]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -58                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN           -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[20]/SE -       -      R     SDFFR_X2      15    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1497: VIOLATED (-58 ps) Setup Check with Pin mem_wdata_reg[19]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[19]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -58                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN           -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[19]/SE -       -      R     SDFFR_X2      15    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1498: VIOLATED (-58 ps) Setup Check with Pin mem_wdata_reg[17]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[17]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -58                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198337/ZN           -       A->ZN  R     INV_X8        15 31.0    12    18     175    (-,-) 
  mem_wdata_reg[17]/SE -       -      R     SDFFR_X2      15    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1499: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[31]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[31]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[31]/SE -       -      R     SDFFR_X2      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1500: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[30]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[30]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[30]/SE -       -      R     SDFFR_X2      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1501: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[28]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[28]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[28]/SE -       -      R     SDFFR_X2      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1502: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[27]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[27]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[27]/SE -       -      R     SDFFR_X2      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1503: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[26]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[26]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[26]/SE -       -      R     SDFFR_X2      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1504: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[25]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[25]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[25]/SE -       -      R     SDFFR_X2      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1505: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[24]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[24]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[24]/SE -       -      R     SDFFR_X2      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1506: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[23]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[23]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[23]/SE -       -      R     SDFFR_X2      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1507: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[18]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[18]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[18]/SE -       -      R     SDFFR_X2      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1508: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[16]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[16]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g198335/ZN           -       A->ZN  R     INV_X8        14 29.5    11    18     175    (-,-) 
  mem_wdata_reg[16]/SE -       -      R     SDFFR_X2      14    -     -     0     175    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1509: VIOLATED (-57 ps) Setup Check with Pin reg_pc_reg[17]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     223                  
             Slack:=     -57                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g186902/Z           -       A->Z   R     BUF_X4         3  8.2     8    21     140    (-,-) 
  g179518/Z           -       A->Z   R     BUF_X4         9 27.1    18    33     173    (-,-) 
  g169950/ZN          -       A->ZN  F     INV_X8        31 59.4    11    20     193    (-,-) 
  g169073/ZN          -       B2->ZN R     OAI21_X1       1  1.4    17    31     223    (-,-) 
  reg_pc_reg[17]/D    -       -      R     DFF_X1         1    -     -     0     223    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1510: VIOLATED (-57 ps) Setup Check with Pin reg_pc_reg[8]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     223                  
             Slack:=     -57                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q  -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN          -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g186902/Z           -       A->Z   R     BUF_X4         3  8.2     8    21     140    (-,-) 
  g179518/Z           -       A->Z   R     BUF_X4         9 27.1    18    33     173    (-,-) 
  g169950/ZN          -       A->ZN  F     INV_X8        31 59.4    11    20     193    (-,-) 
  g179017/ZN          -       B2->ZN R     OAI21_X1       1  1.4    17    31     223    (-,-) 
  reg_pc_reg[8]/D     -       -      R     DFF_X1         1    -     -     0     223    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1511: VIOLATED (-57 ps) Setup Check with Pin mem_wdata_reg[29]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[29]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      83                  
     Required Time:=     117                  
      Launch Clock:-       0                  
         Data Path:-     174                  
             Slack:=     -57                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[1]/QN  -       CK->QN F     DFF_X1         2  2.7    13    66      66    (-,-) 
  g199706/ZN           -       A->ZN  R     INV_X1         2  5.5    15    24      90    (-,-) 
  g199705/ZN           -       A->ZN  F     INV_X2         1  5.9     7    11     101    (-,-) 
  g84676__184873/ZN    -       A2->ZN R     NAND2_X4       2 10.4    11    18     119    (-,-) 
  g184876/ZN           -       A->ZN  F     INV_X4         4  9.8     5    10     129    (-,-) 
  g178245/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    16     145    (-,-) 
  g198334/ZN           -       A->ZN  F     INV_X8         3 28.0     7    12     157    (-,-) 
  g194210/ZN           -       A->ZN  R     INV_X4         5 14.9    11    17     174    (-,-) 
  mem_wdata_reg[29]/SE -       -      R     SDFFR_X2       5    -     -     0     174    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1512: VIOLATED (-56 ps) Setup Check with Pin mem_rdata_q_reg[5]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      43                  
     Required Time:=     157                  
      Launch Clock:-       0                  
         Data Path:-     214                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  F     DFF_X1         3  4.4     9    84      84    (-,-) 
  g181170/ZN           -       A1->ZN F     AND2_X4        3 15.3     8    31     114    (-,-) 
  g197529/ZN           -       A->ZN  R     INV_X8        26 63.0    21    28     143    (-,-) 
  g200167/Z            -       S->Z   F     MUX2_X1        4  6.3    15    71     214    (-,-) 
  mem_rdata_q_reg[5]/D -       -      F     DFF_X1         4    -     -     0     214    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1513: VIOLATED (-56 ps) Setup Check with Pin count_cycle_reg[3]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      39                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177637/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     154    (-,-) 
  inc_add_1428_40_g997/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     192    (-,-) 
  g184452/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     217    (-,-) 
  count_cycle_reg[3]/D       -       -      F     DFF_X1         1    -     -     0     217    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1514: VIOLATED (-55 ps) Setup Check with Pin instr_srli_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_srli_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -55                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169686/ZN             -       A->ZN  R     INV_X2         4  8.7    13    20     190    (-,-) 
  g198341/ZN             -       A1->ZN F     NAND3_X1       1  1.8    12    19     209    (-,-) 
  g166599/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    15     224    (-,-) 
  instr_srli_reg/D       -       -      R     DFF_X1         1    -     -     0     224    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1515: VIOLATED (-55 ps) Setup Check with Pin instr_slli_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_slli_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -55                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193700/ZN             -       A1->ZN F     NAND2_X4       4 13.2    10    19     170    (-,-) 
  g169686/ZN             -       A->ZN  R     INV_X2         4  8.7    13    20     190    (-,-) 
  g198346/ZN             -       A1->ZN F     NAND3_X1       1  1.8    11    19     209    (-,-) 
  g166598/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    15     224    (-,-) 
  instr_slli_reg/D       -       -      R     DFF_X1         1    -     -     0     224    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1516: VIOLATED (-54 ps) Setup Check with Pin count_instr_reg[2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=     -54                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g186902/Z            -       A->Z   R     BUF_X4         3  8.2     8    21     140    (-,-) 
  g186904/ZN           -       A1->ZN R     AND2_X4        2 29.0    20    43     182    (-,-) 
  g186903/ZN           -       A->ZN  F     INV_X2         2  3.6     7    10     192    (-,-) 
  g188245/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    25     217    (-,-) 
  count_instr_reg[2]/D -       -      R     DFF_X1         1    -     -     0     217    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1517: VIOLATED (-51 ps) Setup Check with Pin mem_rdata_q_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      36                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-     215                  
             Slack:=     -51                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN           -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN           -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN           -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g169269/ZN           -       A1->ZN F     NAND2_X1       1  3.2    10    18     190    (-,-) 
  g169093/ZN           -       A->ZN  R     OAI21_X2       4  6.9    26    25     215    (-,-) 
  mem_rdata_q_reg[2]/D -       -      R     DFF_X1         4    -     -     0     215    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1518: VIOLATED (-48 ps) Setup Check with Pin count_cycle_reg[2]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     217                  
             Slack:=     -48                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g184854/ZN -       A1->ZN R     AND2_X4        6 14.3    12    39     139    (-,-) 
  inc_add_1428_40_g177632/Z  -       A->Z   R     XOR2_X1        1  1.2    19    45     184    (-,-) 
  g179020/ZN                 -       A1->ZN R     AND2_X1        1  1.4     8    33     217    (-,-) 
  count_cycle_reg[2]/D       -       -      R     DFF_X1         1    -     -     0     217    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1519: VIOLATED (-48 ps) Setup Check with Pin mem_rdata_q_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -48                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  F     DFF_X1         3  4.4     9    84      84    (-,-) 
  g181170/ZN           -       A1->ZN F     AND2_X4        3 15.3     8    31     114    (-,-) 
  g197529/ZN           -       A->ZN  R     INV_X8        26 63.0    21    28     143    (-,-) 
  g169085/Z            -       S->Z   F     MUX2_X1        2  3.1    12    64     207    (-,-) 
  mem_rdata_q_reg[0]/D -       -      F     DFF_X1         2    -     -     0     207    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1520: VIOLATED (-48 ps) Setup Check with Pin mem_wdata_reg[31]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     180                  
             Slack:=     -48                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84178__1840/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g83888__7675/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     180    (-,-) 
  mem_wdata_reg[31]/D    -       -      R     SDFFR_X2       2    -     -     0     180    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1521: VIOLATED (-48 ps) Setup Check with Pin mem_wdata_reg[30]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     180                  
             Slack:=     -48                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84180__1857/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g83889__7118/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     180    (-,-) 
  mem_wdata_reg[30]/D    -       -      R     SDFFR_X2       2    -     -     0     180    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1522: VIOLATED (-48 ps) Setup Check with Pin mem_wdata_reg[29]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     180                  
             Slack:=     -48                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84181__9906/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g83890__8757/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     180    (-,-) 
  mem_wdata_reg[29]/D    -       -      R     SDFFR_X2       2    -     -     0     180    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1523: VIOLATED (-48 ps) Setup Check with Pin mem_wdata_reg[27]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     180                  
             Slack:=     -48                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84175__185695/ZN      -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g83880__1474/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     180    (-,-) 
  mem_wdata_reg[27]/D    -       -      R     SDFFR_X2       2    -     -     0     180    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1524: VIOLATED (-48 ps) Setup Check with Pin mem_wdata_reg[26]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     180                  
             Slack:=     -48                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84172__5266/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g83875__1857/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     180    (-,-) 
  mem_wdata_reg[26]/D    -       -      R     SDFFR_X2       2    -     -     0     180    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1525: VIOLATED (-48 ps) Setup Check with Pin mem_wdata_reg[25]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     180                  
             Slack:=     -48                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84171__7114/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g83873__1840/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     180    (-,-) 
  mem_wdata_reg[25]/D    -       -      R     SDFFR_X2       2    -     -     0     180    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1526: VIOLATED (-48 ps) Setup Check with Pin mem_wdata_reg[24]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     180                  
             Slack:=     -48                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84173__2250/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g83872__7344/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     180    (-,-) 
  mem_wdata_reg[24]/D    -       -      R     SDFFR_X2       2    -     -     0     180    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1527: VIOLATED (-47 ps) Setup Check with Pin instr_srai_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[30]/CK
          Clock: (R) clk
       Endpoint: (R) instr_srai_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      34                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     213                  
             Slack:=     -47                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[30]/Q  -       CK->Q  R     SDFF_X1        6 10.5    28    84      84    (-,-) 
  g196755/ZN             -       A->ZN  F     INV_X1         2  2.6     9    12      95    (-,-) 
  g200297/ZN             -       A1->ZN R     NOR2_X1        1  2.0    18    25     120    (-,-) 
  g169567/ZN             -       A2->ZN F     NAND2_X1       1  3.0     9    19     139    (-,-) 
  g196404/ZN             -       A1->ZN R     NOR2_X2        2  3.8    16    24     163    (-,-) 
  g168487/ZN             -       A1->ZN F     NAND2_X1       3  5.2    13    23     186    (-,-) 
  g166418/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     213    (-,-) 
  instr_srai_reg/D       -       -      R     DFF_X1         1    -     -     0     213    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1528: VIOLATED (-46 ps) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     204                  
             Slack:=     -46                  

#---------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK                      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q                       -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN                           -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN                                  -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN                                  -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g169802/ZN                                  -       A1->ZN R     NAND2_X1       1  1.9    10    14     179    (-,-) 
  g168977/ZN                                  -       A->ZN  F     OAI211_X1      1  1.4    13    26     204    (-,-) 
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D -       -      F     DFF_X1         1    -     -     0     204    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 1529: VIOLATED (-46 ps) Setup Check with Pin mem_rdata_q_reg[6]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      36                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -46                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN           -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN           -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN           -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g169273/ZN           -       A1->ZN F     NAND2_X2       1  3.2     8    14     186    (-,-) 
  g200168/ZN           -       A->ZN  R     OAI21_X2       4  7.0    27    24     210    (-,-) 
  mem_rdata_q_reg[6]/D -       -      R     DFF_X1         4    -     -     0     210    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1530: VIOLATED (-46 ps) Setup Check with Pin mem_rdata_q_reg[4]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      36                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -46                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN           -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN           -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN           -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g169266/ZN           -       A1->ZN F     NAND2_X2       1  3.2     8    14     186    (-,-) 
  g193852/ZN           -       A->ZN  R     OAI21_X2       4  7.0    27    24     210    (-,-) 
  mem_rdata_q_reg[4]/D -       -      R     DFF_X1         4    -     -     0     210    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1531: VIOLATED (-46 ps) Setup Check with Pin mem_rdata_q_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      36                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -46                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN           -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN           -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN           -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g169272/ZN           -       A1->ZN F     NAND2_X2       1  3.2     8    14     186    (-,-) 
  g169092/ZN           -       A->ZN  R     OAI21_X2       4  7.0    27    24     210    (-,-) 
  mem_rdata_q_reg[3]/D -       -      R     DFF_X1         4    -     -     0     210    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1532: VIOLATED (-46 ps) Setup Check with Pin mem_wdata_reg[28]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     178                  
             Slack:=     -46                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84176__5795/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g83891__1786/ZN        -       A2->ZN R     NAND3_X1       2  1.6    12    19     178    (-,-) 
  mem_wdata_reg[28]/D    -       -      R     SDFFR_X2       2    -     -     0     178    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1533: VIOLATED (-45 ps) Setup Check with Pin mem_wdata_reg[10]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     177                  
             Slack:=     -45                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84172__5266/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g84045__1840/ZN        -       A2->ZN R     NAND2_X1       2  1.7    10    18     177    (-,-) 
  mem_wdata_reg[10]/D    -       -      R     SDFFS_X1       2    -     -     0     177    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1534: VIOLATED (-45 ps) Setup Check with Pin mem_wdata_reg[8]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     177                  
             Slack:=     -45                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84173__2250/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g84052__1474/ZN        -       A2->ZN R     NAND2_X1       2  1.7    10    18     177    (-,-) 
  mem_wdata_reg[8]/D     -       -      R     SDFFS_X1       2    -     -     0     177    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1535: VIOLATED (-42 ps) Setup Check with Pin mem_wdata_reg[15]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -42                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84178__1840/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g84046__5019/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     175    (-,-) 
  mem_wdata_reg[15]/D    -       -      R     SDFFS_X1       2    -     -     0     175    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1536: VIOLATED (-42 ps) Setup Check with Pin mem_wdata_reg[14]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -42                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84180__1857/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g84047__1857/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     175    (-,-) 
  mem_wdata_reg[14]/D    -       -      R     SDFFS_X1       2    -     -     0     175    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1537: VIOLATED (-42 ps) Setup Check with Pin mem_wdata_reg[13]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -42                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84181__9906/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g84048__9906/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     175    (-,-) 
  mem_wdata_reg[13]/D    -       -      R     SDFFS_X1       2    -     -     0     175    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1538: VIOLATED (-42 ps) Setup Check with Pin mem_wdata_reg[12]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -42                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84176__5795/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g84049__8780/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     175    (-,-) 
  mem_wdata_reg[12]/D    -       -      R     SDFFS_X1       2    -     -     0     175    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1539: VIOLATED (-42 ps) Setup Check with Pin mem_wdata_reg[11]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -42                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84175__185695/ZN      -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g84050__4296/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     175    (-,-) 
  mem_wdata_reg[11]/D    -       -      R     SDFFS_X1       2    -     -     0     175    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1540: VIOLATED (-42 ps) Setup Check with Pin mem_wdata_reg[9]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      68                  
     Required Time:=     132                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=     -42                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         2  7.0    19    96      96    (-,-) 
  g84484__194635/ZN      -       A1->ZN R     AND2_X4       12 23.2    17    44     140    (-,-) 
  g84171__7114/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    20     159    (-,-) 
  g84051__3772/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     175    (-,-) 
  mem_wdata_reg[9]/D     -       -      R     SDFFS_X1       2    -     -     0     175    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1541: VIOLATED (-42 ps) Setup Check with Pin mem_rdata_q_reg[13]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      35                  
     Required Time:=     165                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -42                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN            -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN            -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN            -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g169267/ZN            -       A1->ZN F     NAND2_X2       1  3.2     8    14     186    (-,-) 
  g198074/ZN            -       A->ZN  R     OAI21_X2       3  4.6    22    21     207    (-,-) 
  mem_rdata_q_reg[13]/D -       -      R     DFF_X1         3    -     -     0     207    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1542: VIOLATED (-42 ps) Setup Check with Pin mem_rdata_q_reg[12]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      35                  
     Required Time:=     165                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -42                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN            -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN            -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN            -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g169268/ZN            -       A1->ZN F     NAND2_X2       1  3.2     8    14     186    (-,-) 
  g198075/ZN            -       A->ZN  R     OAI21_X2       3  4.6    22    21     207    (-,-) 
  mem_rdata_q_reg[12]/D -       -      R     DFF_X1         3    -     -     0     207    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1543: VIOLATED (-41 ps) Setup Check with Pin count_instr_reg[0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      73                  
     Required Time:=     127                  
      Launch Clock:-       0                  
         Data Path:-     168                  
             Slack:=     -41                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/Q   -       CK->Q  R     DFF_X1         1  3.4    12    89      89    (-,-) 
  g180335/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    16     105    (-,-) 
  g174443/ZN           -       A->ZN  R     INV_X4         3  6.7     7    13     118    (-,-) 
  g186902/Z            -       A->Z   R     BUF_X4         3  8.2     8    21     140    (-,-) 
  g185591_dup/ZN       -       A1->ZN R     AND2_X1        1  1.4     8    29     168    (-,-) 
  count_instr_reg[0]/D -       -      R     SDFF_X1        1    -     -     0     168    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1544: VIOLATED (-37 ps) Setup Check with Pin instr_sh_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     196                  
             Slack:=     -37                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g169754/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     179    (-,-) 
  g168400/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     196    (-,-) 
  instr_sh_reg/D         -       -      F     DFF_X1         1    -     -     0     196    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1545: VIOLATED (-37 ps) Setup Check with Pin instr_sw_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     196                  
             Slack:=     -37                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193692/ZN             -       A->ZN  F     INV_X1         1  3.2     7    12     163    (-,-) 
  g183404/ZN             -       A->ZN  R     INV_X2         3  5.8    10    15     178    (-,-) 
  g183402/ZN             -       B1->ZN F     OAI22_X1       1  1.4    11    18     196    (-,-) 
  instr_sw_reg/D         -       -      F     DFF_X1         1    -     -     0     196    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1546: VIOLATED (-37 ps) Setup Check with Pin instr_sb_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sb_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     196                  
             Slack:=     -37                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193692/ZN             -       A->ZN  F     INV_X1         1  3.2     7    12     163    (-,-) 
  g183404/ZN             -       A->ZN  R     INV_X2         3  5.8    10    15     178    (-,-) 
  g183406/ZN             -       B1->ZN F     OAI22_X1       1  1.4    11    18     196    (-,-) 
  instr_sb_reg/D         -       -      F     DFF_X1         1    -     -     0     196    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1547: VIOLATED (-37 ps) Setup Check with Pin instr_lhu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_lhu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     196                  
             Slack:=     -37                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g194424/ZN             -       A->ZN  F     INV_X16       32 59.5     8    14     164    (-,-) 
  g169813/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     179    (-,-) 
  g168403/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     196    (-,-) 
  instr_lhu_reg/D        -       -      F     DFF_X1         1    -     -     0     196    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1548: VIOLATED (-37 ps) Setup Check with Pin instr_lb_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_lb_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      41                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-     196                  
             Slack:=     -37                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193692/ZN             -       A->ZN  F     INV_X1         1  3.2     7    12     163    (-,-) 
  g183404/ZN             -       A->ZN  R     INV_X2         3  5.8    10    15     178    (-,-) 
  g183411/ZN             -       B1->ZN F     OAI22_X1       1  1.4    11    18     196    (-,-) 
  instr_lb_reg/D         -       -      F     DFF_X1         1    -     -     0     196    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1549: VIOLATED (-34 ps) Setup Check with Pin instr_lw_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_lw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     198                  
             Slack:=     -34                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193712/ZN             -       A1->ZN F     NAND2_X4       6 15.4    11    20     171    (-,-) 
  g193720/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    26     198    (-,-) 
  instr_lw_reg/D         -       -      R     DFF_X1         1    -     -     0     198    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1550: VIOLATED (-34 ps) Setup Check with Pin instr_lh_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_lh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     198                  
             Slack:=     -34                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193712/ZN             -       A1->ZN F     NAND2_X4       6 15.4    11    20     171    (-,-) 
  g190374/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    26     198    (-,-) 
  instr_lh_reg/D         -       -      R     DFF_X1         1    -     -     0     198    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1551: VIOLATED (-34 ps) Setup Check with Pin instr_lbu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_lbu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      37                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     198                  
             Slack:=     -34                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/Q  -       CK->Q  R     DFF_X1         2  7.5    20    97      97    (-,-) 
  g84410__193689/ZN      -       A1->ZN F     NAND2_X4       1 23.3    15    26     123    (-,-) 
  g193688/ZN             -       A->ZN  R     INV_X16       30 98.6    17    28     151    (-,-) 
  g193712/ZN             -       A1->ZN F     NAND2_X4       6 15.4    11    20     171    (-,-) 
  g176609/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    26     198    (-,-) 
  instr_lbu_reg/D        -       -      R     DFF_X1         1    -     -     0     198    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1552: VIOLATED (-34 ps) Setup Check with Pin latched_stalu_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) latched_stalu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      43                  
     Required Time:=     157                  
      Launch Clock:-       0                  
         Data Path:-     191                  
             Slack:=     -34                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/QN -       CK->QN R     DFF_X1         6 12.8    34    91      91    (-,-) 
  g199672/ZN          -       A1->ZN R     AND2_X4        3 15.9    14    43     134    (-,-) 
  g199671/ZN          -       A->ZN  F     INV_X8         9 38.7     8    15     149    (-,-) 
  g199674/ZN          -       A->ZN  R     INV_X16       27 50.5    10    16     166    (-,-) 
  g199701/ZN          -       C2->ZN F     OAI221_X1      1  1.4    16    25     191    (-,-) 
  latched_stalu_reg/D -       -      F     DFF_X1         1    -     -     0     191    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1553: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[30]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[30]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[30]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1554: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[29]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[29]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[29]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1555: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[28]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[28]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[28]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1556: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[26]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[26]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[26]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1557: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[25]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[25]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[25]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1558: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[24]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[24]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[24]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1559: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[23]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[23]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[23]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1560: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[22]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[22]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[22]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1561: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[21]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[21]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[21]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1562: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[20]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[20]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[20]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1563: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[19]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[19]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[19]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1564: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[18]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[18]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[18]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1565: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[17]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[17]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[17]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1566: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[16]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[16]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[16]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1567: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[15]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[15]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[15]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1568: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[11]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[11]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1569: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[10]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN             -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN             -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[10]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1570: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[9]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN            -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN            -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[9]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1571: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[8]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN            -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN            -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[8]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1572: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      85                  
     Required Time:=     115                  
      Launch Clock:-       0                  
         Data Path:-     147                  
             Slack:=     -32                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN            -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN            -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  mem_rdata_q_reg[7]/SE -       -      F     SDFF_X1       26    -     -     0     147    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1573: VIOLATED (-32 ps) Setup Check with Pin mem_rdata_q_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     200                  
             Slack:=     -32                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN           -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN           -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g169716/ZN           -       A->ZN  R     INV_X8        14 45.0    16    24     171    (-,-) 
  g179371/ZN           -       A1->ZN F     NAND2_X2       1  3.2     8    14     186    (-,-) 
  g179370/ZN           -       A1->ZN R     NAND2_X2       2  3.3    10    14     200    (-,-) 
  mem_rdata_q_reg[1]/D -       -      R     DFF_X1         2    -     -     0     200    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1574: VIOLATED (-28 ps) Setup Check with Pin mem_rdata_q_reg[14]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      32                  
     Required Time:=     168                  
      Launch Clock:-       0                  
         Data Path:-     196                  
             Slack:=     -28                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         3  4.7    14    92      92    (-,-) 
  g181170/ZN            -       A1->ZN R     AND2_X4        3 16.4    14    38     129    (-,-) 
  g197529/ZN            -       A->ZN  F     INV_X8        26 59.4    10    18     147    (-,-) 
  g194150/ZN            -       A->ZN  R     INV_X1         1  3.4    11    18     165    (-,-) 
  g197139/ZN            -       A1->ZN F     NAND2_X2       1  3.4     7    13     178    (-,-) 
  g198076/ZN            -       A2->ZN R     NAND2_X2       3  4.6    11    18     196    (-,-) 
  mem_rdata_q_reg[14]/D -       -      R     DFF_X1         3    -     -     0     196    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1575: VIOLATED (-26 ps) Setup Check with Pin count_instr_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-     138                  
             Slack:=     -26                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/QN   -       CK->QN F     DFF_X1         6 11.9    23    85      85    (-,-) 
  g187417/ZN            -       B1->ZN R     OAI21_X1       1  2.0    21    34     119    (-,-) 
  g169458/ZN            -       A->ZN  F     INV_X1         2  7.1    11    19     138    (-,-) 
  count_instr_reg[0]/SI -       -      F     SDFF_X1        2    -     -     0     138    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1576: VIOLATED (-12 ps) Setup Check with Pin count_cycle_reg[1]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      31                  
     Required Time:=     169                  
      Launch Clock:-       0                  
         Data Path:-     180                  
             Slack:=     -12                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q      -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  inc_add_1428_40_g181096/Z -       A->Z   R     XOR2_X1        1  1.2    19    47     147    (-,-) 
  g170049/ZN                -       A1->ZN R     AND2_X1        1  1.4     8    33     180    (-,-) 
  count_cycle_reg[1]/D      -       -      R     DFF_X1         1    -     -     0     180    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 1577: VIOLATED (-10 ps) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/CK->D
          Group: clk
     Startpoint: (R) instr_lui_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_lui_auipc_jal_jalr_addi_add_sub_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     171                  
             Slack:=     -10                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  instr_lui_reg/CK                         -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_lui_reg/Q                          -       CK->Q  F     DFF_X1         2  8.3    13    89      89    (-,-) 
  g84654__184786/ZN                        -       A2->ZN R     NOR2_X4        3  7.0    16    30     119    (-,-) 
  g84007__184785/ZN                        -       A1->ZN F     NAND3_X2       2  4.6    13    22     141    (-,-) 
  g83862__8757/ZN                          -       A1->ZN R     NOR2_X2        1  2.0    13    21     162    (-,-) 
  g83807__193719/ZN                        -       A1->ZN F     NOR2_X1        1  1.4     7     9     171    (-,-) 
  is_lui_auipc_jal_jalr_addi_add_sub_reg/D -       -      F     DFF_X1         1    -     -     0     171    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 1578: MET (14 ps) Setup Check with Pin mem_wdata_reg[6]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      75                  
     Required Time:=     125                  
      Launch Clock:-       0                  
         Data Path:-     111                  
             Slack:=      14                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[6]/QN  -       CK->QN F     DFF_X1         4  9.7    20    81      81    (-,-) 
  g171835/ZN         -       A->ZN  R     INV_X2         8 12.3    18    30     111    (-,-) 
  mem_wdata_reg[6]/D -       -      R     SDFF_X1        8    -     -     0     111    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1579: MET (14 ps) Setup Check with Pin mem_rdata_q_reg[28]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[28]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      87                  
     Required Time:=     113                  
      Launch Clock:-       0                  
         Data Path:-      99                  
             Slack:=      14                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/Q  -       CK->Q F     SDFF_X1        1  3.2    14    66      66    (-,-) 
  fopt181137/ZN          -       A->ZN R     INV_X2         2  5.7    10    18      85    (-,-) 
  fopt181136/ZN          -       A->ZN F     INV_X1         4  6.0     8    14      99    (-,-) 
  mem_rdata_q_reg[28]/SI -       -     F     SDFF_X1        4    -     -     0      99    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1580: MET (15 ps) Setup Check with Pin count_cycle_reg[0]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-     143                  
             Slack:=      15                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.7    23   100     100    (-,-) 
  g181095/Z             -       A->Z   R     CLKBUF_X1      1  2.0     9    35     136    (-,-) 
  g181094/ZN            -       A1->ZN F     NOR2_X1        1  1.4    12     8     143    (-,-) 
  count_cycle_reg[0]/D  -       -      F     DFF_X1         1    -     -     0     143    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1581: MET (16 ps) Setup Check with Pin mem_wdata_reg[4]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      75                  
     Required Time:=     125                  
      Launch Clock:-       0                  
         Data Path:-     109                  
             Slack:=      16                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[4]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[4]/QN  -       CK->QN F     DFF_X1         4  9.7    20    81      81    (-,-) 
  g196935/ZN         -       A->ZN  R     INV_X2         8 10.9    16    28     109    (-,-) 
  mem_wdata_reg[4]/D -       -      R     SDFF_X1        8    -     -     0     109    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1582: MET (18 ps) Setup Check with Pin mem_wdata_reg[0]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      76                  
     Required Time:=     124                  
      Launch Clock:-       0                  
         Data Path:-     106                  
             Slack:=      18                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN  -       CK->QN F     DFF_X1         3  6.7    18    75      75    (-,-) 
  g170857/ZN         -       A->ZN  R     INV_X2         8 14.6    19    31     106    (-,-) 
  mem_wdata_reg[0]/D -       -      R     SDFF_X1        8    -     -     0     106    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1583: MET (19 ps) Setup Check with Pin mem_wdata_reg[1]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      75                  
     Required Time:=     125                  
      Launch Clock:-       0                  
         Data Path:-     106                  
             Slack:=      19                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[1]/QN  -       CK->QN F     DFF_X1         5  8.8    20    79      79    (-,-) 
  fopt180431/ZN      -       A->ZN  R     INV_X2         7 10.4    16    27     106    (-,-) 
  mem_wdata_reg[1]/D -       -      R     SDFF_X1        7    -     -     0     106    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1584: MET (19 ps) Setup Check with Pin mem_wdata_reg[3]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      75                  
     Required Time:=     125                  
      Launch Clock:-       0                  
         Data Path:-     106                  
             Slack:=      19                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[3]/QN  -       CK->QN F     DFF_X1         4  8.5    19    79      79    (-,-) 
  g54/ZN             -       A->ZN  R     INV_X1         5  5.4    16    27     106    (-,-) 
  mem_wdata_reg[3]/D -       -      R     SDFF_X1        5    -     -     0     106    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1585: MET (24 ps) Setup Check with Pin mem_rdata_q_reg[31]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[31]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[31]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      92                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      24                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[31]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[31]/Q  -       CK->Q F     SDFF_X1        8 11.4    22    84      84    (-,-) 
  mem_rdata_q_reg[31]/SI -       -     F     SDFF_X1        8    -     -     0      84    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1586: MET (26 ps) Setup Check with Pin mem_wdata_reg[31]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[31]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[31]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[31]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[31]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[31]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1587: MET (26 ps) Setup Check with Pin mem_wdata_reg[30]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[30]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[30]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[30]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[30]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[30]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1588: MET (26 ps) Setup Check with Pin mem_wdata_reg[29]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[29]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[29]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[29]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[29]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[29]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1589: MET (26 ps) Setup Check with Pin mem_wdata_reg[28]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[28]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[28]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[28]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[28]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[28]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1590: MET (26 ps) Setup Check with Pin mem_wdata_reg[27]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[27]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[27]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[27]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[27]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[27]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1591: MET (26 ps) Setup Check with Pin mem_wdata_reg[26]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[26]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[26]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[26]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[26]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1592: MET (26 ps) Setup Check with Pin mem_wdata_reg[25]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[25]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[25]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[25]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[25]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[25]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1593: MET (26 ps) Setup Check with Pin mem_wdata_reg[24]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[24]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[24]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[24]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[24]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[24]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1594: MET (26 ps) Setup Check with Pin mem_wdata_reg[23]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[23]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[23]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[23]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[23]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[23]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1595: MET (26 ps) Setup Check with Pin mem_wdata_reg[22]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[22]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[22]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[22]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[22]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[22]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1596: MET (26 ps) Setup Check with Pin mem_wdata_reg[21]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[21]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[21]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[21]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[21]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1597: MET (26 ps) Setup Check with Pin mem_wdata_reg[20]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[20]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[20]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[20]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[20]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[20]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1598: MET (26 ps) Setup Check with Pin mem_wdata_reg[19]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[19]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[19]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[19]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[19]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[19]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1599: MET (26 ps) Setup Check with Pin mem_wdata_reg[18]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[18]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[18]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[18]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[18]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1600: MET (26 ps) Setup Check with Pin mem_wdata_reg[17]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[17]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[17]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[17]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[17]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1601: MET (26 ps) Setup Check with Pin mem_wdata_reg[16]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[16]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      86                  
     Required Time:=     114                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[16]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[16]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[16]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1602: MET (28 ps) Setup Check with Pin is_lui_auipc_jal_reg/CK->D
          Group: clk
     Startpoint: (R) instr_lui_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_lui_auipc_jal_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     133                  
             Slack:=      28                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  instr_lui_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_lui_reg/Q        -       CK->Q  F     DFF_X1         2  8.3    13    89      89    (-,-) 
  g84654__184786/ZN      -       A2->ZN R     NOR2_X4        3  7.0    16    30     119    (-,-) 
  g84179__184787/ZN      -       A1->ZN F     NAND2_X1       1  1.4     8    14     133    (-,-) 
  is_lui_auipc_jal_reg/D -       -      F     DFF_X1         1    -     -     0     133    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1603: MET (28 ps) Setup Check with Pin mem_rdata_q_reg[30]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[30]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[30]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      92                  
     Required Time:=     108                  
      Launch Clock:-       0                  
         Data Path:-      81                  
             Slack:=      28                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[30]/Q  -       CK->Q F     SDFF_X1        6  9.6    20    81      81    (-,-) 
  mem_rdata_q_reg[30]/SI -       -     F     SDFF_X1        6    -     -     0      81    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1604: MET (28 ps) Setup Check with Pin count_instr_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) count_instr_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      89                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-      83                  
             Slack:=      28                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/Q  -       CK->Q R     SDFF_X1        4 10.1    27    83      83    (-,-) 
  count_instr_reg[0]/SE -       -     R     SDFF_X1        4    -     -     0      83    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1605: MET (29 ps) Setup Check with Pin mem_wdata_reg[5]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      74                  
     Required Time:=     126                  
      Launch Clock:-       0                  
         Data Path:-      97                  
             Slack:=      29                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[5]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[5]/QN  -       CK->QN F     DFF_X1         4  6.9    18    76      76    (-,-) 
  g47/ZN             -       A->ZN  R     INV_X1         4  3.5    12    22      97    (-,-) 
  mem_wdata_reg[5]/D -       -      R     SDFF_X1        4    -     -     0      97    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1606: MET (30 ps) Setup Check with Pin mem_rdata_q_reg[21]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[21]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      91                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-      79                  
             Slack:=      30                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[21]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[21]/Q  -       CK->Q F     SDFF_X1        6  8.8    20    79      79    (-,-) 
  mem_rdata_q_reg[21]/SI -       -     F     SDFF_X1        6    -     -     0      79    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1607: MET (31 ps) Setup Check with Pin is_slti_blt_slt_reg/CK->D
          Group: clk
     Startpoint: (R) instr_blt_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_slti_blt_slt_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      40                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-     129                  
             Slack:=      31                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  instr_blt_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_blt_reg/Q       -       CK->Q  F     DFF_X1         2  2.9     8    81      81    (-,-) 
  g84157__1474/ZN       -       A2->ZN F     OR2_X1         1  1.4     9    48     129    (-,-) 
  is_slti_blt_slt_reg/D -       -      F     DFF_X1         1    -     -     0     129    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1608: MET (32 ps) Setup Check with Pin mem_rdata_q_reg[22]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[22]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[22]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      91                  
     Required Time:=     109                  
      Launch Clock:-       0                  
         Data Path:-      77                  
             Slack:=      32                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[22]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[22]/Q  -       CK->Q F     SDFF_X1        5  7.7    19    77      77    (-,-) 
  mem_rdata_q_reg[22]/SI -       -     F     SDFF_X1        5    -     -     0      77    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1609: MET (33 ps) Setup Check with Pin mem_wdata_reg[2]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      75                  
     Required Time:=     125                  
      Launch Clock:-       0                  
         Data Path:-      92                  
             Slack:=      33                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/QN  -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g200161/ZN         -       A->ZN  R     INV_X2         6 11.2    16    25      92    (-,-) 
  mem_wdata_reg[2]/D -       -      R     SDFF_X1        6    -     -     0      92    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1610: MET (36 ps) Setup Check with Pin decoded_imm_j_reg[14]/CK->SI
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      74                  
             Slack:=      36                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[14]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[14]/Q  -       CK->Q F     SDFF_X1        3  6.1    17    74      74    (-,-) 
  decoded_imm_j_reg[14]/SI -       -     F     SDFF_X1        3    -     -     0      74    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1611: MET (37 ps) Setup Check with Pin mem_rdata_q_reg[24]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[24]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[24]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      73                  
             Slack:=      37                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[24]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[24]/Q  -       CK->Q F     SDFF_X1        4  6.0    17    73      73    (-,-) 
  mem_rdata_q_reg[24]/SI -       -     F     SDFF_X1        4    -     -     0      73    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1612: MET (37 ps) Setup Check with Pin mem_rdata_q_reg[23]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[23]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[23]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      73                  
             Slack:=      37                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[23]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[23]/Q  -       CK->Q F     SDFF_X1        4  6.0    17    73      73    (-,-) 
  mem_rdata_q_reg[23]/SI -       -     F     SDFF_X1        4    -     -     0      73    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1613: MET (38 ps) Setup Check with Pin mem_rdata_q_reg[27]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[27]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[27]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      72                  
             Slack:=      38                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[27]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[27]/Q  -       CK->Q F     SDFF_X1        4  5.4    16    72      72    (-,-) 
  mem_rdata_q_reg[27]/SI -       -     F     SDFF_X1        4    -     -     0      72    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1614: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[19]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[19]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[19]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[19]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[19]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[19]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1615: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[18]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[18]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[18]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[18]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[18]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1616: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[17]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[17]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[17]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[17]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[17]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1617: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[16]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[16]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[16]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[16]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[16]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1618: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[15]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[15]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[15]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[15]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[15]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1619: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[11]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[11]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[11]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[11]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[11]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1620: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[10]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[10]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[10]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[10]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[10]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1621: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[9]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[9]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[9]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[9]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[9]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1622: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[8]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[8]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[8]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[8]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[8]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1623: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[7]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[7]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[7]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1624: MET (41 ps) Setup Check with Pin decoded_imm_j_reg[13]/CK->SI
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[13]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[13]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  decoded_imm_j_reg[13]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1625: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[29]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[29]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[29]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[29]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[29]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1626: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[26]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[26]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[26]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[26]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1627: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[25]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[25]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[25]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1628: MET (41 ps) Setup Check with Pin mem_rdata_q_reg[20]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[20]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[20]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      90                  
     Required Time:=     110                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[20]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[20]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[20]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1629: MET (41 ps) Setup Check with Pin mem_wdata_reg[7]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      73                  
     Required Time:=     127                  
      Launch Clock:-       0                  
         Data Path:-      86                  
             Slack:=      41                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  reg_op2_reg[7]/CK  -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[7]/Q   -       CK->Q R     DFF_X1         3  1.8     9    86      86    (-,-) 
  mem_wdata_reg[7]/D -       -     R     SDFF_X1        3    -     -     0      86    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1630: MET (42 ps) Setup Check with Pin decoded_imm_j_reg[12]/CK->SI
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      89                  
     Required Time:=     111                  
      Launch Clock:-       0                  
         Data Path:-      68                  
             Slack:=      42                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[12]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[12]/Q  -       CK->Q F     SDFF_X1        3  3.9    14    68      68    (-,-) 
  decoded_imm_j_reg[12]/SI -       -     F     SDFF_X1        3    -     -     0      68    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1631: MET (48 ps) Setup Check with Pin mem_wdata_reg[15]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[15]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      48                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[15]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[15]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[15]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1632: MET (48 ps) Setup Check with Pin mem_wdata_reg[14]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      48                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[14]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[14]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[14]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1633: MET (48 ps) Setup Check with Pin mem_wdata_reg[13]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      48                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[13]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[13]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[13]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1634: MET (48 ps) Setup Check with Pin mem_wdata_reg[12]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      48                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[12]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[12]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[12]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1635: MET (48 ps) Setup Check with Pin mem_wdata_reg[11]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[11]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      48                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[11]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[11]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[11]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1636: MET (48 ps) Setup Check with Pin mem_wdata_reg[10]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[10]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      48                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[10]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[10]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[10]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1637: MET (48 ps) Setup Check with Pin mem_wdata_reg[9]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[9]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      48                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[9]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[9]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[9]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1638: MET (48 ps) Setup Check with Pin mem_wdata_reg[8]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[8]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      48                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[8]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[8]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[8]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1639: MET (51 ps) Setup Check with Pin mem_wdata_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=      51                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[7]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[7]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[7]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1640: MET (51 ps) Setup Check with Pin mem_wdata_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=      51                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[6]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[6]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[6]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1641: MET (51 ps) Setup Check with Pin mem_wdata_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=      51                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[5]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[5]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[5]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1642: MET (51 ps) Setup Check with Pin mem_wdata_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=      51                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[4]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[4]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[4]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1643: MET (51 ps) Setup Check with Pin mem_wdata_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=      51                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[3]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[3]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[3]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1644: MET (51 ps) Setup Check with Pin mem_wdata_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=      51                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[2]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[2]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[2]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1645: MET (51 ps) Setup Check with Pin mem_wdata_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=      51                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[1]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[1]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[1]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1646: MET (51 ps) Setup Check with Pin mem_wdata_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      88                  
     Required Time:=     112                  
      Launch Clock:-       0                  
         Data Path:-      61                  
             Slack:=      51                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[0]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[0]/Q  -       CK->Q F     SDFF_X1        2  1.4    11    61      61    (-,-) 
  mem_wdata_reg[0]/SI -       -     F     SDFF_X1        2    -     -     0      61    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1647: MET (60 ps) Setup Check with Pin is_lbu_lhu_lw_reg/CK->D
          Group: clk
     Startpoint: (R) instr_lbu_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_lbu_lhu_lw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      43                  
     Required Time:=     157                  
      Launch Clock:-       0                  
         Data Path:-      98                  
             Slack:=      60                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  instr_lbu_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_lbu_reg/QN    -       CK->QN R     DFF_X1         3  5.5    18    73      73    (-,-) 
  g84271__4296/ZN     -       A1->ZN F     NAND3_X1       2  3.1    14    25      98    (-,-) 
  is_lbu_lhu_lw_reg/D -       -      F     DFF_X1         2    -     -     0      98    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1648: MET (69 ps) Setup Check with Pin is_sltiu_bltu_sltu_reg/CK->D
          Group: clk
     Startpoint: (R) instr_bltu_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_sltiu_bltu_sltu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      42                  
     Required Time:=     158                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      69                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  instr_bltu_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_bltu_reg/QN        -       CK->QN R     DFF_X1         1  2.0    11    63      63    (-,-) 
  g169595/ZN               -       A3->ZN F     NAND3_X1       2  3.2    14    25      88    (-,-) 
  is_sltiu_bltu_sltu_reg/D -       -      F     DFF_X1         2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1649: MET (77 ps) Setup Check with Pin trap_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) trap_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     200            0     
                                              
             Setup:-      33                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-      90                  
             Slack:=      77                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[7]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[7]/QN -       CK->QN F     DFF_X1         2  2.8    13    66      66    (-,-) 
  g169788/ZN          -       A1->ZN R     NOR2_X1        1  1.4    14    24      90    (-,-) 
  trap_reg/D          -       -      R     DFF_X1         1    -     -     0      90    (-,-) 
#---------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

