// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.050000,HLS_SYN_LAT=49170,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=128,HLS_SYN_FF=3941,HLS_SYN_LUT=3411}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A
);

parameter    ap_ST_fsm_state1 = 50'b1;
parameter    ap_ST_fsm_pp0_stage0 = 50'b10;
parameter    ap_ST_fsm_pp0_stage1 = 50'b100;
parameter    ap_ST_fsm_pp0_stage2 = 50'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 50'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 50'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 50'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 50'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 50'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 50'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 50'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 50'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 50'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 50'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 50'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 50'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 50'b10000000000000000;
parameter    ap_ST_fsm_pp0_stage16 = 50'b100000000000000000;
parameter    ap_ST_fsm_pp0_stage17 = 50'b1000000000000000000;
parameter    ap_ST_fsm_pp0_stage18 = 50'b10000000000000000000;
parameter    ap_ST_fsm_pp0_stage19 = 50'b100000000000000000000;
parameter    ap_ST_fsm_pp0_stage20 = 50'b1000000000000000000000;
parameter    ap_ST_fsm_pp0_stage21 = 50'b10000000000000000000000;
parameter    ap_ST_fsm_pp0_stage22 = 50'b100000000000000000000000;
parameter    ap_ST_fsm_pp0_stage23 = 50'b1000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage24 = 50'b10000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage25 = 50'b100000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage26 = 50'b1000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage27 = 50'b10000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage28 = 50'b100000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage29 = 50'b1000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage30 = 50'b10000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage31 = 50'b100000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage32 = 50'b1000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage33 = 50'b10000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage34 = 50'b100000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage35 = 50'b1000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage36 = 50'b10000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage37 = 50'b100000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage38 = 50'b1000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage39 = 50'b10000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage40 = 50'b100000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage41 = 50'b1000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage42 = 50'b10000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage43 = 50'b100000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage44 = 50'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage45 = 50'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage46 = 50'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage47 = 50'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state67 = 50'b10000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv58_10 = 58'b10000;
parameter    ap_const_lv11_420 = 11'b10000100000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv58_11 = 58'b10001;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv11_460 = 11'b10001100000;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv58_12 = 58'b10010;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv11_4A0 = 11'b10010100000;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv58_13 = 58'b10011;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv11_4E0 = 11'b10011100000;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv58_14 = 58'b10100;
parameter    ap_const_lv58_4 = 58'b100;
parameter    ap_const_lv11_520 = 11'b10100100000;
parameter    ap_const_lv9_120 = 9'b100100000;
parameter    ap_const_lv58_15 = 58'b10101;
parameter    ap_const_lv58_5 = 58'b101;
parameter    ap_const_lv11_560 = 11'b10101100000;
parameter    ap_const_lv9_160 = 9'b101100000;
parameter    ap_const_lv58_16 = 58'b10110;
parameter    ap_const_lv58_6 = 58'b110;
parameter    ap_const_lv11_5A0 = 11'b10110100000;
parameter    ap_const_lv58_17 = 58'b10111;
parameter    ap_const_lv58_7 = 58'b111;
parameter    ap_const_lv11_5E0 = 11'b10111100000;
parameter    ap_const_lv10_1E0 = 10'b111100000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv53_0 = 53'b00000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_5 = 11'b101;
parameter    ap_const_lv11_6 = 11'b110;
parameter    ap_const_lv11_7 = 11'b111;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv11_9 = 11'b1001;
parameter    ap_const_lv11_A = 11'b1010;
parameter    ap_const_lv11_B = 11'b1011;
parameter    ap_const_lv11_C = 11'b1100;
parameter    ap_const_lv11_D = 11'b1101;
parameter    ap_const_lv11_E = 11'b1110;
parameter    ap_const_lv11_F = 11'b1111;
parameter    ap_const_lv11_10 = 11'b10000;
parameter    ap_const_lv11_11 = 11'b10001;
parameter    ap_const_lv11_12 = 11'b10010;
parameter    ap_const_lv11_13 = 11'b10011;
parameter    ap_const_lv11_14 = 11'b10100;
parameter    ap_const_lv11_15 = 11'b10101;
parameter    ap_const_lv11_16 = 11'b10110;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv11_17 = 11'b10111;
parameter    ap_const_lv11_18 = 11'b11000;
parameter    ap_const_lv11_19 = 11'b11001;
parameter    ap_const_lv11_1A = 11'b11010;
parameter    ap_const_lv11_1B = 11'b11011;
parameter    ap_const_lv11_1C = 11'b11100;
parameter    ap_const_lv11_1D = 11'b11101;
parameter    ap_const_lv11_1E = 11'b11110;
parameter    ap_const_lv11_1F = 11'b11111;
parameter    ap_const_lv32_31 = 32'b110001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg[3:0] a_1_WEN_A;

(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_1590;
reg   [5:0] i_reg_1601;
reg   [5:0] j_reg_1612;
reg   [31:0] reg_1623;
wire   [0:0] ap_CS_fsm_pp0_stage17;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_3454;
wire   [0:0] ap_CS_fsm_pp0_stage18;
wire   [0:0] ap_CS_fsm_pp0_stage19;
reg   [0:0] tmp_5_reg_3809;
wire   [0:0] ap_CS_fsm_pp0_stage20;
wire   [0:0] ap_CS_fsm_pp0_stage21;
wire   [0:0] ap_CS_fsm_pp0_stage22;
wire   [0:0] ap_CS_fsm_pp0_stage23;
wire   [0:0] ap_CS_fsm_pp0_stage24;
wire   [0:0] ap_CS_fsm_pp0_stage25;
wire   [0:0] ap_CS_fsm_pp0_stage26;
wire   [0:0] ap_CS_fsm_pp0_stage27;
wire   [0:0] ap_CS_fsm_pp0_stage28;
wire   [0:0] ap_CS_fsm_pp0_stage29;
wire   [0:0] ap_CS_fsm_pp0_stage30;
wire   [0:0] ap_CS_fsm_pp0_stage31;
wire   [0:0] ap_CS_fsm_pp0_stage32;
wire   [0:0] ap_CS_fsm_pp0_stage33;
wire   [0:0] ap_CS_fsm_pp0_stage34;
wire   [0:0] ap_CS_fsm_pp0_stage35;
wire   [0:0] ap_CS_fsm_pp0_stage36;
wire   [0:0] ap_CS_fsm_pp0_stage37;
wire   [0:0] ap_CS_fsm_pp0_stage38;
wire   [0:0] ap_CS_fsm_pp0_stage39;
wire   [0:0] ap_CS_fsm_pp0_stage40;
wire   [0:0] ap_CS_fsm_pp0_stage41;
wire   [0:0] ap_CS_fsm_pp0_stage42;
wire   [0:0] ap_CS_fsm_pp0_stage43;
wire   [0:0] ap_CS_fsm_pp0_stage44;
wire   [0:0] ap_CS_fsm_pp0_stage45;
wire   [0:0] ap_CS_fsm_pp0_stage46;
wire   [0:0] ap_CS_fsm_pp0_stage47;
wire   [0:0] exitcond_flatten_fu_1627_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454;
wire   [10:0] indvar_flatten_next_fu_1633_p2;
reg   [10:0] indvar_flatten_next_reg_3458;
wire   [5:0] j_mid2_fu_1651_p3;
reg   [5:0] j_mid2_reg_3463;
wire   [0:0] tmp_mid2_fu_1671_p3;
reg   [0:0] tmp_mid2_reg_3490;
wire   [5:0] i2_mid2_v_fu_1679_p3;
reg   [5:0] i2_mid2_v_reg_3494;
wire   [63:0] tmp_8_fu_1687_p1;
reg   [63:0] tmp_8_reg_3501;
wire   [10:0] tmp_8_cast_fu_1704_p1;
reg   [10:0] tmp_8_cast_reg_3547;
wire   [0:0] ap_CS_fsm_pp0_stage1;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [7:0] tmp_8_cast37_cast_fu_1745_p1;
reg   [7:0] tmp_8_cast37_cast_reg_3578;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [7:0] tmp_90_fu_1795_p2;
reg   [7:0] tmp_90_reg_3608;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [8:0] tmp_8_cast2_fu_1821_p1;
reg   [8:0] tmp_8_cast2_reg_3628;
wire   [0:0] ap_CS_fsm_pp0_stage7;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage13;
wire   [0:0] ap_CS_fsm_pp0_stage14;
wire   [0:0] ap_CS_fsm_pp0_stage15;
wire   [10:0] tmp_1_fu_1991_p3;
reg   [10:0] tmp_1_reg_3724;
wire   [0:0] ap_CS_fsm_pp0_stage16;
wire   [63:0] tmp_7_fu_2003_p1;
reg   [63:0] tmp_7_reg_3764;
wire   [0:0] tmp_5_fu_2021_p2;
wire   [31:0] b_copy_0_q0;
reg  signed [31:0] b_copy_0_load_reg_3845;
wire  signed [31:0] a_row_0_1_fu_2043_p3;
wire   [31:0] b_copy_1_q0;
reg  signed [31:0] b_copy_1_load_reg_3865;
wire  signed [31:0] a_row_1_1_fu_2077_p3;
wire   [31:0] b_copy_2_q0;
reg  signed [31:0] b_copy_2_load_reg_3885;
wire  signed [31:0] a_row_2_1_fu_2111_p3;
wire   [31:0] b_copy_3_q0;
reg  signed [31:0] b_copy_3_load_reg_3905;
wire  signed [31:0] a_row_3_1_fu_2145_p3;
wire   [31:0] b_copy_4_q0;
reg  signed [31:0] b_copy_4_load_reg_3925;
wire  signed [31:0] a_row_4_1_fu_2179_p3;
wire   [31:0] b_copy_5_q0;
reg  signed [31:0] b_copy_5_load_reg_3945;
wire  signed [31:0] a_row_5_1_fu_2213_p3;
wire   [31:0] grp_fu_2055_p2;
reg   [31:0] tmp_s_reg_3965;
wire   [31:0] b_copy_6_q0;
reg  signed [31:0] b_copy_6_load_reg_3970;
wire  signed [31:0] a_row_6_1_fu_2247_p3;
wire   [31:0] grp_fu_2089_p2;
reg   [31:0] tmp_11_1_reg_3990;
wire   [31:0] b_copy_7_q0;
reg  signed [31:0] b_copy_7_load_reg_3995;
wire  signed [31:0] a_row_7_1_fu_2281_p3;
wire   [31:0] grp_fu_2123_p2;
reg   [31:0] tmp_11_2_reg_4015;
wire   [31:0] b_copy_8_q0;
reg  signed [31:0] b_copy_8_load_reg_4020;
wire   [31:0] tmp4_fu_2298_p2;
reg   [31:0] tmp4_reg_4030;
wire  signed [31:0] a_row_8_1_fu_2319_p3;
wire   [31:0] grp_fu_2157_p2;
reg   [31:0] tmp_11_3_reg_4045;
wire   [31:0] b_copy_9_q0;
reg  signed [31:0] b_copy_9_load_reg_4050;
wire  signed [31:0] a_row_9_1_fu_2353_p3;
wire   [31:0] grp_fu_2191_p2;
reg   [31:0] tmp_11_4_reg_4070;
wire   [31:0] b_copy_10_q0;
reg  signed [31:0] b_copy_10_load_reg_4075;
wire   [31:0] tmp3_fu_2374_p2;
reg   [31:0] tmp3_reg_4085;
wire  signed [31:0] a_row_10_1_fu_2396_p3;
wire   [31:0] grp_fu_2225_p2;
reg   [31:0] tmp_11_5_reg_4100;
wire   [31:0] b_copy_11_q0;
reg  signed [31:0] b_copy_11_load_reg_4105;
wire  signed [31:0] a_row_11_1_fu_2430_p3;
wire   [31:0] grp_fu_2259_p2;
reg   [31:0] tmp_11_6_reg_4125;
wire   [31:0] b_copy_12_q0;
reg  signed [31:0] b_copy_12_load_reg_4130;
wire   [31:0] tmp7_fu_2447_p2;
reg   [31:0] tmp7_reg_4140;
wire  signed [31:0] a_row_12_1_fu_2468_p3;
wire   [31:0] grp_fu_2293_p2;
reg   [31:0] tmp_11_7_reg_4155;
wire   [31:0] b_copy_13_q0;
reg  signed [31:0] b_copy_13_load_reg_4160;
wire  signed [31:0] a_row_13_1_fu_2502_p3;
wire   [31:0] grp_fu_2331_p2;
reg   [31:0] tmp_11_8_reg_4180;
wire   [31:0] b_copy_14_q0;
reg  signed [31:0] b_copy_14_load_reg_4185;
wire   [31:0] tmp2_fu_2528_p2;
reg   [31:0] tmp2_reg_4195;
wire  signed [31:0] a_row_14_1_fu_2550_p3;
wire   [31:0] grp_fu_2365_p2;
reg   [31:0] tmp_11_9_reg_4210;
wire   [31:0] b_copy_15_q0;
reg  signed [31:0] b_copy_15_load_reg_4215;
wire  signed [31:0] a_row_15_1_fu_2584_p3;
wire   [31:0] grp_fu_2408_p2;
reg   [31:0] tmp_11_s_reg_4235;
wire   [31:0] b_copy_16_q0;
reg  signed [31:0] b_copy_16_load_reg_4240;
wire   [31:0] tmp11_fu_2601_p2;
reg   [31:0] tmp11_reg_4250;
wire  signed [31:0] a_row_16_1_fu_2622_p3;
wire   [31:0] grp_fu_2442_p2;
reg   [31:0] tmp_11_10_reg_4265;
wire   [31:0] b_copy_17_q0;
reg  signed [31:0] b_copy_17_load_reg_4270;
wire  signed [31:0] a_row_17_1_fu_2656_p3;
wire   [31:0] grp_fu_2480_p2;
reg   [31:0] tmp_11_11_reg_4290;
wire   [31:0] b_copy_18_q0;
reg  signed [31:0] b_copy_18_load_reg_4295;
wire   [31:0] tmp10_fu_2677_p2;
reg   [31:0] tmp10_reg_4305;
wire  signed [31:0] a_row_18_1_fu_2699_p3;
wire   [31:0] grp_fu_2514_p2;
reg   [31:0] tmp_11_12_reg_4320;
wire   [31:0] b_copy_19_q0;
reg  signed [31:0] b_copy_19_load_reg_4325;
wire  signed [31:0] a_row_19_1_fu_2733_p3;
wire   [31:0] grp_fu_2562_p2;
reg   [31:0] tmp_11_13_reg_4345;
wire   [31:0] b_copy_20_q0;
reg  signed [31:0] b_copy_20_load_reg_4350;
wire   [31:0] tmp14_fu_2750_p2;
reg   [31:0] tmp14_reg_4360;
wire  signed [31:0] a_row_20_1_fu_2784_p3;
wire   [31:0] grp_fu_2596_p2;
reg   [31:0] tmp_11_14_reg_4380;
wire   [31:0] b_copy_21_q0;
reg  signed [31:0] b_copy_21_load_reg_4385;
wire  signed [31:0] a_row_21_1_fu_2818_p3;
wire   [31:0] grp_fu_2634_p2;
reg   [31:0] tmp_11_15_reg_4405;
wire   [31:0] b_copy_22_q0;
reg  signed [31:0] b_copy_22_load_reg_4410;
wire   [31:0] tmp1_fu_2849_p2;
reg   [31:0] tmp1_reg_4420;
wire  signed [31:0] a_row_22_1_fu_2871_p3;
wire   [31:0] grp_fu_2668_p2;
reg   [31:0] tmp_11_16_reg_4435;
wire   [31:0] b_copy_23_q0;
reg  signed [31:0] b_copy_23_load_reg_4440;
wire  signed [31:0] a_row_23_1_fu_2905_p3;
wire   [31:0] grp_fu_2711_p2;
reg   [31:0] tmp_11_17_reg_4460;
wire   [31:0] b_copy_24_q0;
reg  signed [31:0] b_copy_24_load_reg_4465;
wire   [31:0] tmp19_fu_2922_p2;
reg   [31:0] tmp19_reg_4475;
wire  signed [31:0] a_row_24_1_fu_2943_p3;
wire   [31:0] grp_fu_2745_p2;
reg   [31:0] tmp_11_18_reg_4490;
wire   [31:0] b_copy_25_q0;
reg  signed [31:0] b_copy_25_load_reg_4495;
wire  signed [31:0] a_row_25_1_fu_2977_p3;
wire   [31:0] grp_fu_2796_p2;
reg   [31:0] tmp_11_19_reg_4515;
wire   [31:0] b_copy_26_q0;
reg  signed [31:0] b_copy_26_load_reg_4520;
wire   [31:0] tmp18_fu_2998_p2;
reg   [31:0] tmp18_reg_4530;
wire  signed [31:0] a_row_26_1_fu_3020_p3;
wire   [31:0] grp_fu_2830_p2;
reg   [31:0] tmp_11_20_reg_4545;
wire   [31:0] b_copy_27_q0;
reg  signed [31:0] b_copy_27_load_reg_4550;
wire  signed [31:0] a_row_27_1_fu_3054_p3;
wire   [31:0] grp_fu_2883_p2;
reg   [31:0] tmp_11_21_reg_4570;
wire   [31:0] b_copy_28_q0;
reg  signed [31:0] b_copy_28_load_reg_4575;
wire   [31:0] tmp22_fu_3071_p2;
reg   [31:0] tmp22_reg_4585;
wire  signed [31:0] a_row_28_1_fu_3092_p3;
wire   [31:0] grp_fu_2917_p2;
reg   [31:0] tmp_11_22_reg_4600;
wire   [31:0] b_copy_29_q0;
reg  signed [31:0] b_copy_29_load_reg_4605;
wire  signed [31:0] a_row_29_1_fu_3126_p3;
wire   [31:0] grp_fu_2955_p2;
reg   [31:0] tmp_11_23_reg_4630;
wire   [31:0] b_copy_30_q0;
reg  signed [31:0] b_copy_30_load_reg_4635;
wire   [31:0] b_copy_31_q0;
reg  signed [31:0] b_copy_31_load_reg_4640;
wire   [31:0] tmp17_fu_3152_p2;
reg   [31:0] tmp17_reg_4645;
wire   [5:0] j_1_fu_3157_p2;
reg   [5:0] j_1_reg_4650;
wire  signed [31:0] a_row_31_1_fu_3176_p3;
reg  signed [31:0] a_row_31_1_reg_4655;
wire  signed [31:0] a_row_30_1_fu_3183_p3;
wire   [11:0] tmp_100_fu_3203_p2;
reg   [11:0] tmp_100_reg_4665;
wire   [31:0] grp_fu_2989_p2;
reg   [31:0] tmp_11_24_reg_4670;
wire   [31:0] grp_fu_3032_p2;
reg   [31:0] tmp_11_25_reg_4675;
wire   [31:0] tmp26_fu_3218_p2;
reg   [31:0] tmp26_reg_4680;
wire   [31:0] grp_fu_3066_p2;
reg   [31:0] tmp_11_26_reg_4685;
wire   [31:0] grp_fu_3104_p2;
reg   [31:0] tmp_11_27_reg_4690;
wire   [31:0] tmp25_fu_3226_p2;
reg   [31:0] tmp25_reg_4695;
wire   [31:0] grp_fu_3138_p2;
reg   [31:0] tmp_11_28_reg_4700;
wire   [31:0] grp_fu_3209_p2;
reg   [31:0] tmp_11_29_reg_4705;
wire   [31:0] tmp29_fu_3231_p2;
reg   [31:0] tmp29_reg_4710;
wire   [31:0] grp_fu_3214_p2;
reg   [31:0] tmp_11_30_reg_4715;
wire   [31:0] tmp24_fu_3244_p2;
reg   [31:0] tmp24_reg_4720;
wire   [31:0] tmp_12_s_fu_3253_p2;
reg   [31:0] tmp_12_s_reg_4725;
reg    ap_enable_reg_pp0_iter1;
reg   [4:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [4:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [4:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [4:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [4:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [4:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [4:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [4:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [4:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [4:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [4:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [4:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [4:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [4:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [4:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [4:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [4:0] b_copy_16_address0;
reg    b_copy_16_ce0;
reg    b_copy_16_we0;
reg   [4:0] b_copy_17_address0;
reg    b_copy_17_ce0;
reg    b_copy_17_we0;
reg   [4:0] b_copy_18_address0;
reg    b_copy_18_ce0;
reg    b_copy_18_we0;
reg   [4:0] b_copy_19_address0;
reg    b_copy_19_ce0;
reg    b_copy_19_we0;
reg   [4:0] b_copy_20_address0;
reg    b_copy_20_ce0;
reg    b_copy_20_we0;
reg   [4:0] b_copy_21_address0;
reg    b_copy_21_ce0;
reg    b_copy_21_we0;
reg   [4:0] b_copy_22_address0;
reg    b_copy_22_ce0;
reg    b_copy_22_we0;
reg   [4:0] b_copy_23_address0;
reg    b_copy_23_ce0;
reg    b_copy_23_we0;
reg   [4:0] b_copy_24_address0;
reg    b_copy_24_ce0;
reg    b_copy_24_we0;
reg   [4:0] b_copy_25_address0;
reg    b_copy_25_ce0;
reg    b_copy_25_we0;
reg   [4:0] b_copy_26_address0;
reg    b_copy_26_ce0;
reg    b_copy_26_we0;
reg   [4:0] b_copy_27_address0;
reg    b_copy_27_ce0;
reg    b_copy_27_we0;
reg   [4:0] b_copy_28_address0;
reg    b_copy_28_ce0;
reg    b_copy_28_we0;
reg   [4:0] b_copy_29_address0;
reg    b_copy_29_ce0;
reg    b_copy_29_we0;
reg   [4:0] b_copy_30_address0;
reg    b_copy_30_ce0;
reg    b_copy_30_we0;
reg   [4:0] b_copy_31_address0;
reg    b_copy_31_ce0;
reg    b_copy_31_we0;
reg   [10:0] indvar_flatten_phi_fu_1594_p4;
reg   [5:0] i_phi_fu_1605_p4;
reg   [5:0] j_phi_fu_1616_p4;
wire   [63:0] tmp_70_fu_1692_p3;
wire   [63:0] tmp_72_cast_fu_1713_p1;
wire   [63:0] tmp_87_cast_fu_1724_p1;
wire   [63:0] tmp_72_fu_1729_p3;
wire   [63:0] tmp_87_fu_1737_p3;
wire   [63:0] tmp_74_cast_fu_1753_p1;
wire   [63:0] tmp_89_cast_fu_1764_p1;
wire   [63:0] tmp_74_fu_1769_p3;
wire   [63:0] tmp_89_fu_1777_p3;
wire   [63:0] tmp_76_cast_fu_1790_p1;
wire   [63:0] tmp_91_cast_fu_1800_p1;
wire   [63:0] tmp_76_fu_1805_p3;
wire   [63:0] tmp_91_fu_1813_p3;
wire   [63:0] tmp_78_cast_fu_1829_p1;
wire   [63:0] tmp_93_cast_fu_1840_p1;
wire   [63:0] tmp_78_fu_1845_p3;
wire   [63:0] tmp_93_fu_1853_p3;
wire   [63:0] tmp_80_cast_fu_1866_p1;
wire   [63:0] tmp_95_cast_fu_1876_p1;
wire   [63:0] tmp_80_fu_1881_p3;
wire   [63:0] tmp_95_fu_1889_p3;
wire   [63:0] tmp_82_cast_fu_1902_p1;
wire   [63:0] tmp_97_cast_fu_1912_p1;
wire   [63:0] tmp_82_fu_1917_p3;
wire   [63:0] tmp_97_fu_1925_p3;
wire   [63:0] tmp_84_cast_fu_1938_p1;
wire   [63:0] tmp_99_cast_fu_1946_p1;
wire   [63:0] tmp_84_fu_1951_p3;
wire   [63:0] tmp_98_fu_1959_p3;
wire   [63:0] tmp_86_cast_fu_1975_p1;
wire   [63:0] tmp_101_cast_fu_1986_p1;
wire   [63:0] tmp_3_fu_1998_p1;
wire   [63:0] tmp_6_fu_2012_p3;
wire   [63:0] tmp_10_fu_2034_p3;
wire   [63:0] tmp_12_fu_2068_p3;
wire   [63:0] tmp_14_fu_2102_p3;
wire   [63:0] tmp_16_fu_2136_p3;
wire   [63:0] tmp_18_fu_2170_p3;
wire   [63:0] tmp_20_fu_2204_p3;
wire   [63:0] tmp_22_fu_2238_p3;
wire   [63:0] tmp_24_fu_2272_p3;
wire   [63:0] tmp_26_fu_2310_p3;
wire   [63:0] tmp_28_fu_2344_p3;
wire   [63:0] tmp_30_fu_2387_p3;
wire   [63:0] tmp_32_fu_2421_p3;
wire   [63:0] tmp_34_fu_2459_p3;
wire   [63:0] tmp_36_fu_2493_p3;
wire   [63:0] tmp_38_fu_2541_p3;
wire   [63:0] tmp_40_fu_2575_p3;
wire   [63:0] tmp_42_fu_2613_p3;
wire   [63:0] tmp_44_fu_2647_p3;
wire   [63:0] tmp_46_fu_2690_p3;
wire   [63:0] tmp_48_fu_2724_p3;
wire   [63:0] tmp_50_fu_2762_p3;
wire   [63:0] tmp_52_fu_2809_p3;
wire   [63:0] tmp_54_fu_2862_p3;
wire   [63:0] tmp_56_fu_2896_p3;
wire   [63:0] tmp_58_fu_2934_p3;
wire   [63:0] tmp_60_fu_2968_p3;
wire   [63:0] tmp_62_fu_3011_p3;
wire   [63:0] tmp_64_fu_3045_p3;
wire   [63:0] tmp_66_fu_3083_p3;
wire   [63:0] tmp_68_fu_3117_p3;
wire   [63:0] tmp_102_cast_fu_3258_p1;
reg   [31:0] a_row_0_2_fu_198;
reg   [31:0] a_row_1_2_fu_202;
reg   [31:0] a_row_2_2_fu_206;
reg   [31:0] a_row_3_2_fu_210;
reg   [31:0] a_row_4_2_fu_214;
reg   [31:0] a_row_5_2_fu_218;
reg   [31:0] a_row_6_2_fu_222;
reg   [31:0] a_row_7_2_fu_226;
reg   [31:0] a_row_8_2_fu_230;
reg   [31:0] a_row_9_2_fu_234;
reg   [31:0] a_row_10_2_fu_238;
reg   [31:0] a_row_11_2_fu_242;
reg   [31:0] a_row_12_2_fu_246;
reg   [31:0] a_row_13_2_fu_250;
reg   [31:0] a_row_14_2_fu_254;
reg   [31:0] a_row_15_2_fu_258;
reg   [31:0] a_row_16_2_fu_262;
reg   [31:0] a_row_17_2_fu_266;
reg   [31:0] a_row_18_2_fu_270;
reg   [31:0] a_row_19_2_fu_274;
reg   [31:0] a_row_20_2_fu_278;
reg   [31:0] a_row_21_2_fu_282;
reg   [31:0] a_row_22_2_fu_286;
reg   [31:0] a_row_23_2_fu_290;
reg   [31:0] a_row_24_2_fu_294;
reg   [31:0] a_row_25_2_fu_298;
reg   [31:0] a_row_26_2_fu_302;
reg   [31:0] a_row_27_2_fu_306;
reg   [31:0] a_row_28_2_fu_310;
reg   [31:0] a_row_29_2_fu_314;
reg   [31:0] a_row_30_2_fu_318;
reg   [31:0] a_row_31_2_fu_322;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
wire   [0:0] exitcond_fu_1645_p2;
wire   [5:0] i_1_fu_1639_p2;
wire   [0:0] tmp_mid1_fu_1659_p2;
wire   [0:0] tmp_fu_1665_p2;
wire   [10:0] tmp_71_fu_1707_p2;
wire   [6:0] tmp_8_cast3_fu_1701_p1;
wire   [6:0] tmp_86_fu_1718_p2;
wire   [10:0] tmp_73_fu_1748_p2;
wire   [7:0] tmp_88_fu_1758_p2;
wire   [10:0] tmp_75_fu_1785_p2;
wire   [10:0] tmp_77_fu_1824_p2;
wire   [8:0] tmp_92_fu_1834_p2;
wire   [10:0] tmp_79_fu_1861_p2;
wire   [8:0] tmp_94_fu_1871_p2;
wire   [10:0] tmp_81_fu_1897_p2;
wire   [8:0] tmp_96_fu_1907_p2;
wire   [10:0] tmp_83_fu_1933_p2;
wire  signed [8:0] tmp_99_cast1_fu_1943_p1;
wire   [10:0] tmp_85_fu_1970_p2;
wire   [9:0] tmp_8_cast1_fu_1967_p1;
wire   [9:0] tmp_99_fu_1980_p2;
wire   [10:0] tmp_4_fu_2007_p2;
wire   [10:0] tmp_9_fu_2029_p2;
wire  signed [31:0] grp_fu_2055_p0;
wire   [10:0] tmp_11_fu_2063_p2;
wire  signed [31:0] grp_fu_2089_p0;
wire   [10:0] tmp_13_fu_2097_p2;
wire  signed [31:0] grp_fu_2123_p0;
wire   [10:0] tmp_15_fu_2131_p2;
wire  signed [31:0] grp_fu_2157_p0;
wire   [10:0] tmp_17_fu_2165_p2;
wire  signed [31:0] grp_fu_2191_p0;
wire   [10:0] tmp_19_fu_2199_p2;
wire  signed [31:0] grp_fu_2225_p0;
wire   [10:0] tmp_21_fu_2233_p2;
wire  signed [31:0] grp_fu_2259_p0;
wire   [10:0] tmp_23_fu_2267_p2;
wire  signed [31:0] grp_fu_2293_p0;
wire   [10:0] tmp_25_fu_2305_p2;
wire  signed [31:0] grp_fu_2331_p0;
wire   [10:0] tmp_27_fu_2339_p2;
wire  signed [31:0] grp_fu_2365_p0;
wire   [31:0] tmp5_fu_2370_p2;
wire   [10:0] tmp_29_fu_2382_p2;
wire  signed [31:0] grp_fu_2408_p0;
wire   [10:0] tmp_31_fu_2416_p2;
wire  signed [31:0] grp_fu_2442_p0;
wire   [10:0] tmp_33_fu_2454_p2;
wire  signed [31:0] grp_fu_2480_p0;
wire   [10:0] tmp_35_fu_2488_p2;
wire  signed [31:0] grp_fu_2514_p0;
wire   [31:0] tmp8_fu_2519_p2;
wire   [31:0] tmp6_fu_2523_p2;
wire   [10:0] tmp_37_fu_2536_p2;
wire  signed [31:0] grp_fu_2562_p0;
wire   [10:0] tmp_39_fu_2570_p2;
wire  signed [31:0] grp_fu_2596_p0;
wire   [10:0] tmp_41_fu_2608_p2;
wire  signed [31:0] grp_fu_2634_p0;
wire   [10:0] tmp_43_fu_2642_p2;
wire  signed [31:0] grp_fu_2668_p0;
wire   [31:0] tmp12_fu_2673_p2;
wire   [10:0] tmp_45_fu_2685_p2;
wire  signed [31:0] grp_fu_2711_p0;
wire   [10:0] tmp_47_fu_2719_p2;
wire  signed [31:0] grp_fu_2745_p0;
wire   [10:0] tmp_49_fu_2757_p2;
wire   [6:0] grp_fu_2778_p0;
wire  signed [31:0] grp_fu_2796_p0;
wire   [10:0] tmp_51_fu_2804_p2;
wire  signed [31:0] grp_fu_2830_p0;
wire   [31:0] tmp15_fu_2835_p2;
wire   [31:0] tmp13_fu_2839_p2;
wire   [31:0] tmp9_fu_2844_p2;
wire   [10:0] tmp_53_fu_2857_p2;
wire  signed [31:0] grp_fu_2883_p0;
wire   [10:0] tmp_55_fu_2891_p2;
wire  signed [31:0] grp_fu_2917_p0;
wire   [10:0] tmp_57_fu_2929_p2;
wire  signed [31:0] grp_fu_2955_p0;
wire   [10:0] tmp_59_fu_2963_p2;
wire  signed [31:0] grp_fu_2989_p0;
wire   [31:0] tmp20_fu_2994_p2;
wire   [10:0] tmp_61_fu_3006_p2;
wire  signed [31:0] grp_fu_3032_p0;
wire   [10:0] tmp_63_fu_3040_p2;
wire  signed [31:0] grp_fu_3066_p0;
wire   [10:0] tmp_65_fu_3078_p2;
wire  signed [31:0] grp_fu_3104_p0;
wire   [10:0] tmp_67_fu_3112_p2;
wire  signed [31:0] grp_fu_3138_p0;
wire   [31:0] tmp23_fu_3143_p2;
wire   [31:0] tmp21_fu_3147_p2;
wire   [6:0] grp_fu_2778_p2;
wire   [11:0] tmp_69_fu_3168_p3;
wire   [11:0] tmp_7_cast_fu_3200_p1;
wire  signed [31:0] grp_fu_3209_p0;
wire   [31:0] tmp27_fu_3222_p2;
wire   [31:0] tmp30_fu_3235_p2;
wire   [31:0] tmp28_fu_3239_p2;
wire   [31:0] tmp16_fu_3249_p2;
wire   [0:0] ap_CS_fsm_state67;
reg   [49:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 50'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(a_0_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_16_address0),
    .ce0(b_copy_16_ce0),
    .we0(b_copy_16_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_16_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_17_address0),
    .ce0(b_copy_17_ce0),
    .we0(b_copy_17_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_17_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_18_address0),
    .ce0(b_copy_18_ce0),
    .we0(b_copy_18_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_18_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_19_address0),
    .ce0(b_copy_19_ce0),
    .we0(b_copy_19_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_19_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_20_address0),
    .ce0(b_copy_20_ce0),
    .we0(b_copy_20_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_20_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_21_address0),
    .ce0(b_copy_21_ce0),
    .we0(b_copy_21_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_21_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_22_address0),
    .ce0(b_copy_22_ce0),
    .we0(b_copy_22_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_22_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_23_address0),
    .ce0(b_copy_23_ce0),
    .we0(b_copy_23_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_23_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_24_address0),
    .ce0(b_copy_24_ce0),
    .we0(b_copy_24_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_24_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_25_address0),
    .ce0(b_copy_25_ce0),
    .we0(b_copy_25_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_25_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_26_address0),
    .ce0(b_copy_26_ce0),
    .we0(b_copy_26_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_26_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_27_address0),
    .ce0(b_copy_27_ce0),
    .we0(b_copy_27_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_27_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_28_address0),
    .ce0(b_copy_28_ce0),
    .we0(b_copy_28_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_28_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_29_address0),
    .ce0(b_copy_29_ce0),
    .we0(b_copy_29_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_29_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_30_address0),
    .ce0(b_copy_30_ce0),
    .we0(b_copy_30_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_30_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_31_address0),
    .ce0(b_copy_31_ce0),
    .we0(b_copy_31_we0),
    .d0(a_1_Dout_A),
    .q0(b_copy_31_q0)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2055_p0),
    .din1(b_copy_0_load_reg_3845),
    .ce(1'b1),
    .dout(grp_fu_2055_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2089_p0),
    .din1(b_copy_1_load_reg_3865),
    .ce(1'b1),
    .dout(grp_fu_2089_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2123_p0),
    .din1(b_copy_2_load_reg_3885),
    .ce(1'b1),
    .dout(grp_fu_2123_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2157_p0),
    .din1(b_copy_3_load_reg_3905),
    .ce(1'b1),
    .dout(grp_fu_2157_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2191_p0),
    .din1(b_copy_4_load_reg_3925),
    .ce(1'b1),
    .dout(grp_fu_2191_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2225_p0),
    .din1(b_copy_5_load_reg_3945),
    .ce(1'b1),
    .dout(grp_fu_2225_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2259_p0),
    .din1(b_copy_6_load_reg_3970),
    .ce(1'b1),
    .dout(grp_fu_2259_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2293_p0),
    .din1(b_copy_7_load_reg_3995),
    .ce(1'b1),
    .dout(grp_fu_2293_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2331_p0),
    .din1(b_copy_8_load_reg_4020),
    .ce(1'b1),
    .dout(grp_fu_2331_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2365_p0),
    .din1(b_copy_9_load_reg_4050),
    .ce(1'b1),
    .dout(grp_fu_2365_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2408_p0),
    .din1(b_copy_10_load_reg_4075),
    .ce(1'b1),
    .dout(grp_fu_2408_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2442_p0),
    .din1(b_copy_11_load_reg_4105),
    .ce(1'b1),
    .dout(grp_fu_2442_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2480_p0),
    .din1(b_copy_12_load_reg_4130),
    .ce(1'b1),
    .dout(grp_fu_2480_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2514_p0),
    .din1(b_copy_13_load_reg_4160),
    .ce(1'b1),
    .dout(grp_fu_2514_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2562_p0),
    .din1(b_copy_14_load_reg_4185),
    .ce(1'b1),
    .dout(grp_fu_2562_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2596_p0),
    .din1(b_copy_15_load_reg_4215),
    .ce(1'b1),
    .dout(grp_fu_2596_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2634_p0),
    .din1(b_copy_16_load_reg_4240),
    .ce(1'b1),
    .dout(grp_fu_2634_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2668_p0),
    .din1(b_copy_17_load_reg_4270),
    .ce(1'b1),
    .dout(grp_fu_2668_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2711_p0),
    .din1(b_copy_18_load_reg_4295),
    .ce(1'b1),
    .dout(grp_fu_2711_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2745_p0),
    .din1(b_copy_19_load_reg_4325),
    .ce(1'b1),
    .dout(grp_fu_2745_p2)
);

matmul_hw_urem_7ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
matmul_hw_urem_7ndEe_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2778_p0),
    .din1(ap_const_lv7_30),
    .ce(1'b1),
    .dout(grp_fu_2778_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2796_p0),
    .din1(b_copy_20_load_reg_4350),
    .ce(1'b1),
    .dout(grp_fu_2796_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2830_p0),
    .din1(b_copy_21_load_reg_4385),
    .ce(1'b1),
    .dout(grp_fu_2830_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2883_p0),
    .din1(b_copy_22_load_reg_4410),
    .ce(1'b1),
    .dout(grp_fu_2883_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2917_p0),
    .din1(b_copy_23_load_reg_4440),
    .ce(1'b1),
    .dout(grp_fu_2917_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2955_p0),
    .din1(b_copy_24_load_reg_4465),
    .ce(1'b1),
    .dout(grp_fu_2955_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2989_p0),
    .din1(b_copy_25_load_reg_4495),
    .ce(1'b1),
    .dout(grp_fu_2989_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3032_p0),
    .din1(b_copy_26_load_reg_4520),
    .ce(1'b1),
    .dout(grp_fu_3032_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3066_p0),
    .din1(b_copy_27_load_reg_4550),
    .ce(1'b1),
    .dout(grp_fu_3066_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3104_p0),
    .din1(b_copy_28_load_reg_4575),
    .ce(1'b1),
    .dout(grp_fu_3104_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3138_p0),
    .din1(b_copy_29_load_reg_4605),
    .ce(1'b1),
    .dout(grp_fu_3138_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3209_p0),
    .din1(b_copy_30_load_reg_4635),
    .ce(1'b1),
    .dout(grp_fu_3209_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_31_1_reg_4655),
    .din1(b_copy_31_load_reg_4640),
    .ce(1'b1),
    .dout(grp_fu_3214_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_1627_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage47))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & ~(exitcond_flatten_reg_3454 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_1601 <= i2_mid2_v_reg_3494;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_1601 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_1590 <= indvar_flatten_next_reg_3458;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_1590 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_1612 <= j_1_reg_4650;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_1612 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        a_row_0_2_fu_198 <= a_row_0_1_fu_2043_p3;
        b_copy_1_load_reg_3865 <= b_copy_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        a_row_10_2_fu_238 <= a_row_10_1_fu_2396_p3;
        b_copy_11_load_reg_4105 <= b_copy_11_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        a_row_11_2_fu_242 <= a_row_11_1_fu_2430_p3;
        b_copy_12_load_reg_4130 <= b_copy_12_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        a_row_12_2_fu_246 <= a_row_12_1_fu_2468_p3;
        b_copy_13_load_reg_4160 <= b_copy_13_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        a_row_13_2_fu_250 <= a_row_13_1_fu_2502_p3;
        b_copy_14_load_reg_4185 <= b_copy_14_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        a_row_14_2_fu_254 <= a_row_14_1_fu_2550_p3;
        b_copy_15_load_reg_4215 <= b_copy_15_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        a_row_15_2_fu_258 <= a_row_15_1_fu_2584_p3;
        b_copy_16_load_reg_4240 <= b_copy_16_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        a_row_16_2_fu_262 <= a_row_16_1_fu_2622_p3;
        b_copy_17_load_reg_4270 <= b_copy_17_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        a_row_17_2_fu_266 <= a_row_17_1_fu_2656_p3;
        b_copy_18_load_reg_4295 <= b_copy_18_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        a_row_18_2_fu_270 <= a_row_18_1_fu_2699_p3;
        b_copy_19_load_reg_4325 <= b_copy_19_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        a_row_19_2_fu_274 <= a_row_19_1_fu_2733_p3;
        b_copy_20_load_reg_4350 <= b_copy_20_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        a_row_1_2_fu_202 <= a_row_1_1_fu_2077_p3;
        b_copy_2_load_reg_3885 <= b_copy_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage38))) begin
        a_row_20_2_fu_278 <= a_row_20_1_fu_2784_p3;
        b_copy_21_load_reg_4385 <= b_copy_21_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        a_row_21_2_fu_282 <= a_row_21_1_fu_2818_p3;
        b_copy_22_load_reg_4410 <= b_copy_22_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        a_row_22_2_fu_286 <= a_row_22_1_fu_2871_p3;
        b_copy_23_load_reg_4440 <= b_copy_23_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        a_row_23_2_fu_290 <= a_row_23_1_fu_2905_p3;
        b_copy_24_load_reg_4465 <= b_copy_24_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        a_row_24_2_fu_294 <= a_row_24_1_fu_2943_p3;
        b_copy_25_load_reg_4495 <= b_copy_25_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        a_row_25_2_fu_298 <= a_row_25_1_fu_2977_p3;
        b_copy_26_load_reg_4520 <= b_copy_26_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage44))) begin
        a_row_26_2_fu_302 <= a_row_26_1_fu_3020_p3;
        b_copy_27_load_reg_4550 <= b_copy_27_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        a_row_27_2_fu_306 <= a_row_27_1_fu_3054_p3;
        b_copy_28_load_reg_4575 <= b_copy_28_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        a_row_28_2_fu_310 <= a_row_28_1_fu_3092_p3;
        b_copy_29_load_reg_4605 <= b_copy_29_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage47))) begin
        a_row_29_2_fu_314 <= a_row_29_1_fu_3126_p3;
        b_copy_30_load_reg_4635 <= b_copy_30_q0;
        b_copy_31_load_reg_4640 <= b_copy_31_q0;
        j_1_reg_4650 <= j_1_fu_3157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        a_row_2_2_fu_206 <= a_row_2_1_fu_2111_p3;
        b_copy_3_load_reg_3905 <= b_copy_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_30_2_fu_318 <= a_row_30_1_fu_3183_p3;
        a_row_31_2_fu_322 <= a_row_31_1_fu_3176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_31_1_reg_4655 <= a_row_31_1_fu_3176_p3;
        tmp_100_reg_4665 <= tmp_100_fu_3203_p2;
        tmp_11_24_reg_4670 <= grp_fu_2989_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        a_row_3_2_fu_210 <= a_row_3_1_fu_2145_p3;
        b_copy_4_load_reg_3925 <= b_copy_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        a_row_4_2_fu_214 <= a_row_4_1_fu_2179_p3;
        b_copy_5_load_reg_3945 <= b_copy_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        a_row_5_2_fu_218 <= a_row_5_1_fu_2213_p3;
        b_copy_6_load_reg_3970 <= b_copy_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        a_row_6_2_fu_222 <= a_row_6_1_fu_2247_p3;
        b_copy_7_load_reg_3995 <= b_copy_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        a_row_7_2_fu_226 <= a_row_7_1_fu_2281_p3;
        b_copy_8_load_reg_4020 <= b_copy_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        a_row_8_2_fu_230 <= a_row_8_1_fu_2319_p3;
        b_copy_9_load_reg_4050 <= b_copy_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        a_row_9_2_fu_234 <= a_row_9_1_fu_2353_p3;
        b_copy_10_load_reg_4075 <= b_copy_10_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454 <= exitcond_flatten_reg_3454;
        exitcond_flatten_reg_3454 <= exitcond_flatten_fu_1627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0))) begin
        b_copy_0_load_reg_3845 <= b_copy_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1627_p2))) begin
        i2_mid2_v_reg_3494 <= i2_mid2_v_fu_1679_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_3458 <= indvar_flatten_next_fu_1633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1627_p2))) begin
        j_mid2_reg_3463 <= j_mid2_fu_1651_p3;
        tmp_mid2_reg_3490 <= tmp_mid2_fu_1671_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19) & ~(1'b0 == tmp_5_reg_3809)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_5_reg_3809) & (1'b1 == ap_CS_fsm_pp0_stage47)))) begin
        reg_1623 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        tmp10_reg_4305 <= tmp10_fu_2677_p2;
        tmp_11_11_reg_4290 <= grp_fu_2480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        tmp11_reg_4250 <= tmp11_fu_2601_p2;
        tmp_11_s_reg_4235 <= grp_fu_2408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        tmp14_reg_4360 <= tmp14_fu_2750_p2;
        tmp_11_13_reg_4345 <= grp_fu_2562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage47))) begin
        tmp17_reg_4645 <= tmp17_fu_3152_p2;
        tmp_11_23_reg_4630 <= grp_fu_2955_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        tmp18_reg_4530 <= tmp18_fu_2998_p2;
        tmp_11_19_reg_4515 <= grp_fu_2796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        tmp19_reg_4475 <= tmp19_fu_2922_p2;
        tmp_11_17_reg_4460 <= grp_fu_2711_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        tmp1_reg_4420 <= tmp1_fu_2849_p2;
        tmp_11_15_reg_4405 <= grp_fu_2634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        tmp22_reg_4585 <= tmp22_fu_3071_p2;
        tmp_11_21_reg_4570 <= grp_fu_2883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454))) begin
        tmp24_reg_4720 <= tmp24_fu_3244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454))) begin
        tmp25_reg_4695 <= tmp25_fu_3226_p2;
        tmp_11_27_reg_4690 <= grp_fu_3104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454))) begin
        tmp26_reg_4680 <= tmp26_fu_3218_p2;
        tmp_11_25_reg_4675 <= grp_fu_3032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454))) begin
        tmp29_reg_4710 <= tmp29_fu_3231_p2;
        tmp_11_29_reg_4705 <= grp_fu_3209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp2_reg_4195 <= tmp2_fu_2528_p2;
        tmp_11_8_reg_4180 <= grp_fu_2331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        tmp3_reg_4085 <= tmp3_fu_2374_p2;
        tmp_11_4_reg_4070 <= grp_fu_2191_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        tmp4_reg_4030 <= tmp4_fu_2298_p2;
        tmp_11_2_reg_4015 <= grp_fu_2123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        tmp7_reg_4140 <= tmp7_fu_2447_p2;
        tmp_11_6_reg_4125 <= grp_fu_2259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        tmp_11_10_reg_4265 <= grp_fu_2442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        tmp_11_12_reg_4320 <= grp_fu_2514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage38))) begin
        tmp_11_14_reg_4380 <= grp_fu_2596_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        tmp_11_16_reg_4435 <= grp_fu_2668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        tmp_11_18_reg_4490 <= grp_fu_2745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        tmp_11_1_reg_3990 <= grp_fu_2089_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage44))) begin
        tmp_11_20_reg_4545 <= grp_fu_2830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        tmp_11_22_reg_4600 <= grp_fu_2917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454))) begin
        tmp_11_26_reg_4685 <= grp_fu_3066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454))) begin
        tmp_11_28_reg_4700 <= grp_fu_3138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454))) begin
        tmp_11_30_reg_4715 <= grp_fu_3214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        tmp_11_3_reg_4045 <= grp_fu_2157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        tmp_11_5_reg_4100 <= grp_fu_2225_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        tmp_11_7_reg_4155 <= grp_fu_2293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        tmp_11_9_reg_4210 <= grp_fu_2365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454))) begin
        tmp_12_s_reg_4725 <= tmp_12_s_fu_3253_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_1_reg_3724[10 : 5] <= tmp_1_fu_1991_p3[10 : 5];
        tmp_7_reg_3764[5 : 0] <= tmp_7_fu_2003_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (exitcond_flatten_reg_3454 == 1'b0))) begin
        tmp_5_reg_3809 <= tmp_5_fu_2021_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_8_cast2_reg_3628[5 : 0] <= tmp_8_cast2_fu_1821_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_8_cast37_cast_reg_3578[5 : 0] <= tmp_8_cast37_cast_fu_1745_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & ~(1'b0 == tmp_mid2_reg_3490))) begin
        tmp_8_cast_reg_3547[5 : 0] <= tmp_8_cast_fu_1704_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1627_p2) & ~(1'b0 == tmp_mid2_fu_1671_p3))) begin
        tmp_8_reg_3501[5 : 0] <= tmp_8_fu_1687_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_90_reg_3608 <= tmp_90_fu_1795_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        tmp_s_reg_3965 <= grp_fu_2055_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage47)) begin
            a_0_Addr_A_orig = tmp_68_fu_3117_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage46)) begin
            a_0_Addr_A_orig = tmp_66_fu_3083_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage45)) begin
            a_0_Addr_A_orig = tmp_64_fu_3045_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage44)) begin
            a_0_Addr_A_orig = tmp_62_fu_3011_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage43)) begin
            a_0_Addr_A_orig = tmp_60_fu_2968_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage42)) begin
            a_0_Addr_A_orig = tmp_58_fu_2934_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage41)) begin
            a_0_Addr_A_orig = tmp_56_fu_2896_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage40)) begin
            a_0_Addr_A_orig = tmp_54_fu_2862_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage39)) begin
            a_0_Addr_A_orig = tmp_52_fu_2809_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage38)) begin
            a_0_Addr_A_orig = tmp_50_fu_2762_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage37)) begin
            a_0_Addr_A_orig = tmp_48_fu_2724_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage36)) begin
            a_0_Addr_A_orig = tmp_46_fu_2690_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage35)) begin
            a_0_Addr_A_orig = tmp_44_fu_2647_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage34)) begin
            a_0_Addr_A_orig = tmp_42_fu_2613_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage33)) begin
            a_0_Addr_A_orig = tmp_40_fu_2575_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage32)) begin
            a_0_Addr_A_orig = tmp_38_fu_2541_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            a_0_Addr_A_orig = tmp_36_fu_2493_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
            a_0_Addr_A_orig = tmp_34_fu_2459_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
            a_0_Addr_A_orig = tmp_32_fu_2421_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
            a_0_Addr_A_orig = tmp_30_fu_2387_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
            a_0_Addr_A_orig = tmp_28_fu_2344_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            a_0_Addr_A_orig = tmp_26_fu_2310_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            a_0_Addr_A_orig = tmp_24_fu_2272_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            a_0_Addr_A_orig = tmp_22_fu_2238_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            a_0_Addr_A_orig = tmp_20_fu_2204_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            a_0_Addr_A_orig = tmp_18_fu_2170_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            a_0_Addr_A_orig = tmp_16_fu_2136_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            a_0_Addr_A_orig = tmp_14_fu_2102_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            a_0_Addr_A_orig = tmp_12_fu_2068_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            a_0_Addr_A_orig = tmp_10_fu_2034_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            a_0_Addr_A_orig = tmp_6_fu_2012_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            a_0_Addr_A_orig = tmp_3_fu_1998_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_0_Addr_A_orig = tmp_86_cast_fu_1975_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_0_Addr_A_orig = tmp_84_fu_1951_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_0_Addr_A_orig = tmp_84_cast_fu_1938_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_0_Addr_A_orig = tmp_82_fu_1917_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_0_Addr_A_orig = tmp_82_cast_fu_1902_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_0_Addr_A_orig = tmp_80_fu_1881_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_0_Addr_A_orig = tmp_80_cast_fu_1866_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_0_Addr_A_orig = tmp_78_fu_1845_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_78_cast_fu_1829_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_76_fu_1805_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_76_cast_fu_1790_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_74_fu_1769_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_74_cast_fu_1753_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_72_fu_1729_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_72_cast_fu_1713_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_70_fu_1692_p3;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage47)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_1_Addr_A_orig = tmp_102_cast_fu_3258_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        a_1_Addr_A_orig = tmp_101_cast_fu_1986_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        a_1_Addr_A_orig = tmp_98_fu_1959_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        a_1_Addr_A_orig = tmp_99_cast_fu_1946_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        a_1_Addr_A_orig = tmp_97_fu_1925_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        a_1_Addr_A_orig = tmp_97_cast_fu_1912_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_1_Addr_A_orig = tmp_95_fu_1889_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        a_1_Addr_A_orig = tmp_95_cast_fu_1876_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_1_Addr_A_orig = tmp_93_fu_1853_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_1_Addr_A_orig = tmp_93_cast_fu_1840_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_1_Addr_A_orig = tmp_91_fu_1813_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_1_Addr_A_orig = tmp_91_cast_fu_1800_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_1_Addr_A_orig = tmp_89_fu_1777_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_1_Addr_A_orig = tmp_89_cast_fu_1764_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        a_1_Addr_A_orig = tmp_87_fu_1737_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a_1_Addr_A_orig = tmp_87_cast_fu_1724_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_1_Addr_A_orig = tmp_8_fu_1687_p1;
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3454) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_1_WEN_A = ap_const_lv4_F;
    end else begin
        a_1_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            b_copy_0_address0 = tmp_7_fu_2003_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & ~(1'b0 == tmp_mid2_reg_3490))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            b_copy_10_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_10_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_10_address0 = 'bx;
        end
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
            b_copy_11_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_11_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
            b_copy_12_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_12_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
            b_copy_13_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_13_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
            b_copy_14_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_copy_14_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_14_address0 = 'bx;
        end
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            b_copy_15_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            b_copy_15_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage32)) begin
            b_copy_16_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_16_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_16_address0 = 'bx;
        end
    end else begin
        b_copy_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        b_copy_16_ce0 = 1'b1;
    end else begin
        b_copy_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & ~(1'b0 == tmp_mid2_reg_3490))) begin
        b_copy_16_we0 = 1'b1;
    end else begin
        b_copy_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage33)) begin
            b_copy_17_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_17_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_17_address0 = 'bx;
        end
    end else begin
        b_copy_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_17_ce0 = 1'b1;
    end else begin
        b_copy_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_copy_17_we0 = 1'b1;
    end else begin
        b_copy_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage34)) begin
            b_copy_18_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_18_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_18_address0 = 'bx;
        end
    end else begin
        b_copy_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_18_ce0 = 1'b1;
    end else begin
        b_copy_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_copy_18_we0 = 1'b1;
    end else begin
        b_copy_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage35)) begin
            b_copy_19_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_19_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_19_address0 = 'bx;
        end
    end else begin
        b_copy_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_19_ce0 = 1'b1;
    end else begin
        b_copy_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        b_copy_19_we0 = 1'b1;
    end else begin
        b_copy_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            b_copy_1_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage36)) begin
            b_copy_20_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_20_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_20_address0 = 'bx;
        end
    end else begin
        b_copy_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_20_ce0 = 1'b1;
    end else begin
        b_copy_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        b_copy_20_we0 = 1'b1;
    end else begin
        b_copy_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage37)) begin
            b_copy_21_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_21_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_21_address0 = 'bx;
        end
    end else begin
        b_copy_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_21_ce0 = 1'b1;
    end else begin
        b_copy_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        b_copy_21_we0 = 1'b1;
    end else begin
        b_copy_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage38)) begin
            b_copy_22_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_22_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_22_address0 = 'bx;
        end
    end else begin
        b_copy_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        b_copy_22_ce0 = 1'b1;
    end else begin
        b_copy_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_22_we0 = 1'b1;
    end else begin
        b_copy_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage39)) begin
            b_copy_23_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_23_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_23_address0 = 'bx;
        end
    end else begin
        b_copy_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_23_ce0 = 1'b1;
    end else begin
        b_copy_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        b_copy_23_we0 = 1'b1;
    end else begin
        b_copy_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage40)) begin
            b_copy_24_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_24_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_24_address0 = 'bx;
        end
    end else begin
        b_copy_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_24_ce0 = 1'b1;
    end else begin
        b_copy_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        b_copy_24_we0 = 1'b1;
    end else begin
        b_copy_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage41)) begin
            b_copy_25_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_25_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_25_address0 = 'bx;
        end
    end else begin
        b_copy_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_25_ce0 = 1'b1;
    end else begin
        b_copy_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        b_copy_25_we0 = 1'b1;
    end else begin
        b_copy_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage42)) begin
            b_copy_26_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_26_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_26_address0 = 'bx;
        end
    end else begin
        b_copy_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        b_copy_26_ce0 = 1'b1;
    end else begin
        b_copy_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        b_copy_26_we0 = 1'b1;
    end else begin
        b_copy_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage43)) begin
            b_copy_27_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_27_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_27_address0 = 'bx;
        end
    end else begin
        b_copy_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_27_ce0 = 1'b1;
    end else begin
        b_copy_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        b_copy_27_we0 = 1'b1;
    end else begin
        b_copy_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage44)) begin
            b_copy_28_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_28_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_28_address0 = 'bx;
        end
    end else begin
        b_copy_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        b_copy_28_ce0 = 1'b1;
    end else begin
        b_copy_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        b_copy_28_we0 = 1'b1;
    end else begin
        b_copy_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage45)) begin
            b_copy_29_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_29_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_29_address0 = 'bx;
        end
    end else begin
        b_copy_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_29_ce0 = 1'b1;
    end else begin
        b_copy_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        b_copy_29_we0 = 1'b1;
    end else begin
        b_copy_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            b_copy_2_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_2_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_2_address0 = 'bx;
        end
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage46)) begin
            b_copy_30_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_copy_30_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_30_address0 = 'bx;
        end
    end else begin
        b_copy_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        b_copy_30_ce0 = 1'b1;
    end else begin
        b_copy_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        b_copy_30_we0 = 1'b1;
    end else begin
        b_copy_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage46)) begin
            b_copy_31_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            b_copy_31_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_31_address0 = 'bx;
        end
    end else begin
        b_copy_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        b_copy_31_ce0 = 1'b1;
    end else begin
        b_copy_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        b_copy_31_we0 = 1'b1;
    end else begin
        b_copy_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            b_copy_3_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_3_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            b_copy_4_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_4_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_4_address0 = 'bx;
        end
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            b_copy_5_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_5_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            b_copy_6_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_6_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_6_address0 = 'bx;
        end
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            b_copy_7_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_7_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            b_copy_8_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_8_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            b_copy_9_address0 = tmp_7_reg_3764;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_9_address0 = tmp_8_reg_3501;
        end else begin
            b_copy_9_address0 = 'bx;
        end
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3454 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3490) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_1605_p4 = i2_mid2_v_reg_3494;
    end else begin
        i_phi_fu_1605_p4 = i_reg_1601;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_1594_p4 = indvar_flatten_next_reg_3458;
    end else begin
        indvar_flatten_phi_fu_1594_p4 = indvar_flatten_reg_1590;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3454 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_1616_p4 = j_1_reg_4650;
    end else begin
        j_phi_fu_1616_p4 = j_reg_1612;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1627_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage16;
        end
        ap_ST_fsm_pp0_stage16 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b1 == ap_enable_reg_pp0_iter0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage18;
        end
        ap_ST_fsm_pp0_stage18 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage19;
        end
        ap_ST_fsm_pp0_stage19 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage20;
        end
        ap_ST_fsm_pp0_stage20 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage21;
        end
        ap_ST_fsm_pp0_stage21 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage22;
        end
        ap_ST_fsm_pp0_stage22 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage23;
        end
        ap_ST_fsm_pp0_stage23 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage24;
        end
        ap_ST_fsm_pp0_stage24 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage25;
        end
        ap_ST_fsm_pp0_stage25 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage26;
        end
        ap_ST_fsm_pp0_stage26 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage27;
        end
        ap_ST_fsm_pp0_stage27 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage28;
        end
        ap_ST_fsm_pp0_stage28 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage29;
        end
        ap_ST_fsm_pp0_stage29 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage30;
        end
        ap_ST_fsm_pp0_stage30 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage31;
        end
        ap_ST_fsm_pp0_stage31 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage32;
        end
        ap_ST_fsm_pp0_stage32 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage33;
        end
        ap_ST_fsm_pp0_stage33 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage34;
        end
        ap_ST_fsm_pp0_stage34 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage35;
        end
        ap_ST_fsm_pp0_stage35 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage36;
        end
        ap_ST_fsm_pp0_stage36 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage37;
        end
        ap_ST_fsm_pp0_stage37 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage38;
        end
        ap_ST_fsm_pp0_stage38 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage39;
        end
        ap_ST_fsm_pp0_stage39 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage40;
        end
        ap_ST_fsm_pp0_stage40 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage41;
        end
        ap_ST_fsm_pp0_stage41 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage42;
        end
        ap_ST_fsm_pp0_stage42 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage43;
        end
        ap_ST_fsm_pp0_stage43 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage44;
        end
        ap_ST_fsm_pp0_stage44 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage45;
        end
        ap_ST_fsm_pp0_stage45 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage46;
        end
        ap_ST_fsm_pp0_stage46 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage47;
        end
        ap_ST_fsm_pp0_stage47 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = tmp_12_s_reg_4725;

assign a_1_Rst_A = ap_rst;

assign a_row_0_1_fu_2043_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_0_2_fu_198);

assign a_row_10_1_fu_2396_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_10_2_fu_238);

assign a_row_11_1_fu_2430_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_11_2_fu_242);

assign a_row_12_1_fu_2468_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_12_2_fu_246);

assign a_row_13_1_fu_2502_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_13_2_fu_250);

assign a_row_14_1_fu_2550_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_14_2_fu_254);

assign a_row_15_1_fu_2584_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_15_2_fu_258);

assign a_row_16_1_fu_2622_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_16_2_fu_262);

assign a_row_17_1_fu_2656_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_17_2_fu_266);

assign a_row_18_1_fu_2699_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_18_2_fu_270);

assign a_row_19_1_fu_2733_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_19_2_fu_274);

assign a_row_1_1_fu_2077_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_1_2_fu_202);

assign a_row_20_1_fu_2784_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_20_2_fu_278);

assign a_row_21_1_fu_2818_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_21_2_fu_282);

assign a_row_22_1_fu_2871_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_22_2_fu_286);

assign a_row_23_1_fu_2905_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_23_2_fu_290);

assign a_row_24_1_fu_2943_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_24_2_fu_294);

assign a_row_25_1_fu_2977_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_25_2_fu_298);

assign a_row_26_1_fu_3020_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_26_2_fu_302);

assign a_row_27_1_fu_3054_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_27_2_fu_306);

assign a_row_28_1_fu_3092_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_28_2_fu_310);

assign a_row_29_1_fu_3126_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_29_2_fu_314);

assign a_row_2_1_fu_2111_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_2_2_fu_206);

assign a_row_30_1_fu_3183_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_30_2_fu_318);

assign a_row_31_1_fu_3176_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? a_0_Dout_A : a_row_31_2_fu_322);

assign a_row_3_1_fu_2145_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_3_2_fu_210);

assign a_row_4_1_fu_2179_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_4_2_fu_214);

assign a_row_5_1_fu_2213_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_5_2_fu_218);

assign a_row_6_1_fu_2247_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_6_2_fu_222);

assign a_row_7_1_fu_2281_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_7_2_fu_226);

assign a_row_8_1_fu_2319_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_8_2_fu_230);

assign a_row_9_1_fu_2353_p3 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_9_2_fu_234);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[ap_const_lv32_21];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[ap_const_lv32_22];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[ap_const_lv32_23];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[ap_const_lv32_24];

assign ap_CS_fsm_pp0_stage36 = ap_CS_fsm[ap_const_lv32_25];

assign ap_CS_fsm_pp0_stage37 = ap_CS_fsm[ap_const_lv32_26];

assign ap_CS_fsm_pp0_stage38 = ap_CS_fsm[ap_const_lv32_27];

assign ap_CS_fsm_pp0_stage39 = ap_CS_fsm[ap_const_lv32_28];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage40 = ap_CS_fsm[ap_const_lv32_29];

assign ap_CS_fsm_pp0_stage41 = ap_CS_fsm[ap_const_lv32_2A];

assign ap_CS_fsm_pp0_stage42 = ap_CS_fsm[ap_const_lv32_2B];

assign ap_CS_fsm_pp0_stage43 = ap_CS_fsm[ap_const_lv32_2C];

assign ap_CS_fsm_pp0_stage44 = ap_CS_fsm[ap_const_lv32_2D];

assign ap_CS_fsm_pp0_stage45 = ap_CS_fsm[ap_const_lv32_2E];

assign ap_CS_fsm_pp0_stage46 = ap_CS_fsm[ap_const_lv32_2F];

assign ap_CS_fsm_pp0_stage47 = ap_CS_fsm[ap_const_lv32_30];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state67 = ap_CS_fsm[ap_const_lv32_31];

assign exitcond_flatten_fu_1627_p2 = ((indvar_flatten_phi_fu_1594_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_1645_p2 = ((j_phi_fu_1616_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign grp_fu_2055_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_0_2_fu_198);

assign grp_fu_2089_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_1_2_fu_202);

assign grp_fu_2123_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_2_2_fu_206);

assign grp_fu_2157_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_3_2_fu_210);

assign grp_fu_2191_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_4_2_fu_214);

assign grp_fu_2225_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_5_2_fu_218);

assign grp_fu_2259_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_6_2_fu_222);

assign grp_fu_2293_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_7_2_fu_226);

assign grp_fu_2331_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_8_2_fu_230);

assign grp_fu_2365_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_9_2_fu_234);

assign grp_fu_2408_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_10_2_fu_238);

assign grp_fu_2442_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_11_2_fu_242);

assign grp_fu_2480_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_12_2_fu_246);

assign grp_fu_2514_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_13_2_fu_250);

assign grp_fu_2562_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_14_2_fu_254);

assign grp_fu_2596_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_15_2_fu_258);

assign grp_fu_2634_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_16_2_fu_262);

assign grp_fu_2668_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_17_2_fu_266);

assign grp_fu_2711_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_18_2_fu_270);

assign grp_fu_2745_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_19_2_fu_274);

assign grp_fu_2778_p0 = {{1'b1}, {i2_mid2_v_reg_3494}};

assign grp_fu_2796_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_20_2_fu_278);

assign grp_fu_2830_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_21_2_fu_282);

assign grp_fu_2883_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_22_2_fu_286);

assign grp_fu_2917_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_23_2_fu_290);

assign grp_fu_2955_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_24_2_fu_294);

assign grp_fu_2989_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_25_2_fu_298);

assign grp_fu_3032_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_26_2_fu_302);

assign grp_fu_3066_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_27_2_fu_306);

assign grp_fu_3104_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_28_2_fu_310);

assign grp_fu_3138_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_29_2_fu_314);

assign grp_fu_3209_p0 = ((tmp_5_reg_3809[0:0] === 1'b1) ? reg_1623 : a_row_30_2_fu_318);

assign i2_mid2_v_fu_1679_p3 = ((exitcond_fu_1645_p2[0:0] === 1'b1) ? i_1_fu_1639_p2 : i_phi_fu_1605_p4);

assign i_1_fu_1639_p2 = (i_phi_fu_1605_p4 + ap_const_lv6_1);

assign indvar_flatten_next_fu_1633_p2 = (indvar_flatten_phi_fu_1594_p4 + ap_const_lv11_1);

assign j_1_fu_3157_p2 = (j_mid2_reg_3463 + ap_const_lv6_1);

assign j_mid2_fu_1651_p3 = ((exitcond_fu_1645_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_1616_p4);

assign tmp10_fu_2677_p2 = (tmp11_reg_4250 + tmp12_fu_2673_p2);

assign tmp11_fu_2601_p2 = (tmp_11_9_reg_4210 + tmp_11_8_reg_4180);

assign tmp12_fu_2673_p2 = (tmp_11_10_reg_4265 + tmp_11_s_reg_4235);

assign tmp13_fu_2839_p2 = (tmp14_reg_4360 + tmp15_fu_2835_p2);

assign tmp14_fu_2750_p2 = (tmp_11_12_reg_4320 + tmp_11_11_reg_4290);

assign tmp15_fu_2835_p2 = (tmp_11_14_reg_4380 + tmp_11_13_reg_4345);

assign tmp16_fu_3249_p2 = (tmp17_reg_4645 + tmp24_reg_4720);

assign tmp17_fu_3152_p2 = (tmp18_reg_4530 + tmp21_fu_3147_p2);

assign tmp18_fu_2998_p2 = (tmp19_reg_4475 + tmp20_fu_2994_p2);

assign tmp19_fu_2922_p2 = (tmp_11_16_reg_4435 + tmp_11_15_reg_4405);

assign tmp1_fu_2849_p2 = (tmp2_reg_4195 + tmp9_fu_2844_p2);

assign tmp20_fu_2994_p2 = (tmp_11_18_reg_4490 + tmp_11_17_reg_4460);

assign tmp21_fu_3147_p2 = (tmp22_reg_4585 + tmp23_fu_3143_p2);

assign tmp22_fu_3071_p2 = (tmp_11_20_reg_4545 + tmp_11_19_reg_4515);

assign tmp23_fu_3143_p2 = (tmp_11_22_reg_4600 + tmp_11_21_reg_4570);

assign tmp24_fu_3244_p2 = (tmp25_reg_4695 + tmp28_fu_3239_p2);

assign tmp25_fu_3226_p2 = (tmp26_reg_4680 + tmp27_fu_3222_p2);

assign tmp26_fu_3218_p2 = (tmp_11_24_reg_4670 + tmp_11_23_reg_4630);

assign tmp27_fu_3222_p2 = (tmp_11_26_reg_4685 + tmp_11_25_reg_4675);

assign tmp28_fu_3239_p2 = (tmp29_reg_4710 + tmp30_fu_3235_p2);

assign tmp29_fu_3231_p2 = (tmp_11_28_reg_4700 + tmp_11_27_reg_4690);

assign tmp2_fu_2528_p2 = (tmp3_reg_4085 + tmp6_fu_2523_p2);

assign tmp30_fu_3235_p2 = (tmp_11_30_reg_4715 + tmp_11_29_reg_4705);

assign tmp3_fu_2374_p2 = (tmp4_reg_4030 + tmp5_fu_2370_p2);

assign tmp4_fu_2298_p2 = (tmp_11_1_reg_3990 + tmp_s_reg_3965);

assign tmp5_fu_2370_p2 = (tmp_11_3_reg_4045 + tmp_11_2_reg_4015);

assign tmp6_fu_2523_p2 = (tmp7_reg_4140 + tmp8_fu_2519_p2);

assign tmp7_fu_2447_p2 = (tmp_11_5_reg_4100 + tmp_11_4_reg_4070);

assign tmp8_fu_2519_p2 = (tmp_11_7_reg_4155 + tmp_11_6_reg_4125);

assign tmp9_fu_2844_p2 = (tmp10_reg_4305 + tmp13_fu_2839_p2);

assign tmp_100_fu_3203_p2 = (tmp_69_fu_3168_p3 + tmp_7_cast_fu_3200_p1);

assign tmp_101_cast_fu_1986_p1 = tmp_99_fu_1980_p2;

assign tmp_102_cast_fu_3258_p1 = tmp_100_reg_4665;

assign tmp_10_fu_2034_p3 = {{ap_const_lv53_0}, {tmp_9_fu_2029_p2}};

assign tmp_11_fu_2063_p2 = (tmp_1_reg_3724 | ap_const_lv11_3);

assign tmp_12_fu_2068_p3 = {{ap_const_lv53_0}, {tmp_11_fu_2063_p2}};

assign tmp_12_s_fu_3253_p2 = (tmp1_reg_4420 + tmp16_fu_3249_p2);

assign tmp_13_fu_2097_p2 = (tmp_1_reg_3724 | ap_const_lv11_4);

assign tmp_14_fu_2102_p3 = {{ap_const_lv53_0}, {tmp_13_fu_2097_p2}};

assign tmp_15_fu_2131_p2 = (tmp_1_reg_3724 | ap_const_lv11_5);

assign tmp_16_fu_2136_p3 = {{ap_const_lv53_0}, {tmp_15_fu_2131_p2}};

assign tmp_17_fu_2165_p2 = (tmp_1_reg_3724 | ap_const_lv11_6);

assign tmp_18_fu_2170_p3 = {{ap_const_lv53_0}, {tmp_17_fu_2165_p2}};

assign tmp_19_fu_2199_p2 = (tmp_1_reg_3724 | ap_const_lv11_7);

assign tmp_1_fu_1991_p3 = {{i2_mid2_v_reg_3494}, {ap_const_lv5_0}};

assign tmp_20_fu_2204_p3 = {{ap_const_lv53_0}, {tmp_19_fu_2199_p2}};

assign tmp_21_fu_2233_p2 = (tmp_1_reg_3724 | ap_const_lv11_8);

assign tmp_22_fu_2238_p3 = {{ap_const_lv53_0}, {tmp_21_fu_2233_p2}};

assign tmp_23_fu_2267_p2 = (tmp_1_reg_3724 | ap_const_lv11_9);

assign tmp_24_fu_2272_p3 = {{ap_const_lv53_0}, {tmp_23_fu_2267_p2}};

assign tmp_25_fu_2305_p2 = (tmp_1_reg_3724 | ap_const_lv11_A);

assign tmp_26_fu_2310_p3 = {{ap_const_lv53_0}, {tmp_25_fu_2305_p2}};

assign tmp_27_fu_2339_p2 = (tmp_1_reg_3724 | ap_const_lv11_B);

assign tmp_28_fu_2344_p3 = {{ap_const_lv53_0}, {tmp_27_fu_2339_p2}};

assign tmp_29_fu_2382_p2 = (tmp_1_reg_3724 | ap_const_lv11_C);

assign tmp_30_fu_2387_p3 = {{ap_const_lv53_0}, {tmp_29_fu_2382_p2}};

assign tmp_31_fu_2416_p2 = (tmp_1_reg_3724 | ap_const_lv11_D);

assign tmp_32_fu_2421_p3 = {{ap_const_lv53_0}, {tmp_31_fu_2416_p2}};

assign tmp_33_fu_2454_p2 = (tmp_1_reg_3724 | ap_const_lv11_E);

assign tmp_34_fu_2459_p3 = {{ap_const_lv53_0}, {tmp_33_fu_2454_p2}};

assign tmp_35_fu_2488_p2 = (tmp_1_reg_3724 | ap_const_lv11_F);

assign tmp_36_fu_2493_p3 = {{ap_const_lv53_0}, {tmp_35_fu_2488_p2}};

assign tmp_37_fu_2536_p2 = (tmp_1_reg_3724 | ap_const_lv11_10);

assign tmp_38_fu_2541_p3 = {{ap_const_lv53_0}, {tmp_37_fu_2536_p2}};

assign tmp_39_fu_2570_p2 = (tmp_1_reg_3724 | ap_const_lv11_11);

assign tmp_3_fu_1998_p1 = tmp_1_fu_1991_p3;

assign tmp_40_fu_2575_p3 = {{ap_const_lv53_0}, {tmp_39_fu_2570_p2}};

assign tmp_41_fu_2608_p2 = (tmp_1_reg_3724 | ap_const_lv11_12);

assign tmp_42_fu_2613_p3 = {{ap_const_lv53_0}, {tmp_41_fu_2608_p2}};

assign tmp_43_fu_2642_p2 = (tmp_1_reg_3724 | ap_const_lv11_13);

assign tmp_44_fu_2647_p3 = {{ap_const_lv53_0}, {tmp_43_fu_2642_p2}};

assign tmp_45_fu_2685_p2 = (tmp_1_reg_3724 | ap_const_lv11_14);

assign tmp_46_fu_2690_p3 = {{ap_const_lv53_0}, {tmp_45_fu_2685_p2}};

assign tmp_47_fu_2719_p2 = (tmp_1_reg_3724 | ap_const_lv11_15);

assign tmp_48_fu_2724_p3 = {{ap_const_lv53_0}, {tmp_47_fu_2719_p2}};

assign tmp_49_fu_2757_p2 = (tmp_1_reg_3724 | ap_const_lv11_16);

assign tmp_4_fu_2007_p2 = (tmp_1_reg_3724 | ap_const_lv11_1);

assign tmp_50_fu_2762_p3 = {{ap_const_lv53_0}, {tmp_49_fu_2757_p2}};

assign tmp_51_fu_2804_p2 = (tmp_1_reg_3724 | ap_const_lv11_17);

assign tmp_52_fu_2809_p3 = {{ap_const_lv53_0}, {tmp_51_fu_2804_p2}};

assign tmp_53_fu_2857_p2 = (tmp_1_reg_3724 | ap_const_lv11_18);

assign tmp_54_fu_2862_p3 = {{ap_const_lv53_0}, {tmp_53_fu_2857_p2}};

assign tmp_55_fu_2891_p2 = (tmp_1_reg_3724 | ap_const_lv11_19);

assign tmp_56_fu_2896_p3 = {{ap_const_lv53_0}, {tmp_55_fu_2891_p2}};

assign tmp_57_fu_2929_p2 = (tmp_1_reg_3724 | ap_const_lv11_1A);

assign tmp_58_fu_2934_p3 = {{ap_const_lv53_0}, {tmp_57_fu_2929_p2}};

assign tmp_59_fu_2963_p2 = (tmp_1_reg_3724 | ap_const_lv11_1B);

assign tmp_5_fu_2021_p2 = ((j_mid2_reg_3463 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_60_fu_2968_p3 = {{ap_const_lv53_0}, {tmp_59_fu_2963_p2}};

assign tmp_61_fu_3006_p2 = (tmp_1_reg_3724 | ap_const_lv11_1C);

assign tmp_62_fu_3011_p3 = {{ap_const_lv53_0}, {tmp_61_fu_3006_p2}};

assign tmp_63_fu_3040_p2 = (tmp_1_reg_3724 | ap_const_lv11_1D);

assign tmp_64_fu_3045_p3 = {{ap_const_lv53_0}, {tmp_63_fu_3040_p2}};

assign tmp_65_fu_3078_p2 = (tmp_1_reg_3724 | ap_const_lv11_1E);

assign tmp_66_fu_3083_p3 = {{ap_const_lv53_0}, {tmp_65_fu_3078_p2}};

assign tmp_67_fu_3112_p2 = (tmp_1_reg_3724 | ap_const_lv11_1F);

assign tmp_68_fu_3117_p3 = {{ap_const_lv53_0}, {tmp_67_fu_3112_p2}};

assign tmp_69_fu_3168_p3 = {{grp_fu_2778_p2}, {ap_const_lv5_0}};

assign tmp_6_fu_2012_p3 = {{ap_const_lv53_0}, {tmp_4_fu_2007_p2}};

assign tmp_70_fu_1692_p3 = {{ap_const_lv58_10}, {j_mid2_fu_1651_p3}};

assign tmp_71_fu_1707_p2 = ($signed(tmp_8_cast_fu_1704_p1) + $signed(ap_const_lv11_420));

assign tmp_72_cast_fu_1713_p1 = tmp_71_fu_1707_p2;

assign tmp_72_fu_1729_p3 = {{ap_const_lv58_11}, {j_mid2_reg_3463}};

assign tmp_73_fu_1748_p2 = ($signed(tmp_8_cast_reg_3547) + $signed(ap_const_lv11_460));

assign tmp_74_cast_fu_1753_p1 = tmp_73_fu_1748_p2;

assign tmp_74_fu_1769_p3 = {{ap_const_lv58_12}, {j_mid2_reg_3463}};

assign tmp_75_fu_1785_p2 = ($signed(tmp_8_cast_reg_3547) + $signed(ap_const_lv11_4A0));

assign tmp_76_cast_fu_1790_p1 = tmp_75_fu_1785_p2;

assign tmp_76_fu_1805_p3 = {{ap_const_lv58_13}, {j_mid2_reg_3463}};

assign tmp_77_fu_1824_p2 = ($signed(tmp_8_cast_reg_3547) + $signed(ap_const_lv11_4E0));

assign tmp_78_cast_fu_1829_p1 = tmp_77_fu_1824_p2;

assign tmp_78_fu_1845_p3 = {{ap_const_lv58_14}, {j_mid2_reg_3463}};

assign tmp_79_fu_1861_p2 = ($signed(tmp_8_cast_reg_3547) + $signed(ap_const_lv11_520));

assign tmp_7_cast_fu_3200_p1 = j_mid2_reg_3463;

assign tmp_7_fu_2003_p1 = j_mid2_reg_3463;

assign tmp_80_cast_fu_1866_p1 = tmp_79_fu_1861_p2;

assign tmp_80_fu_1881_p3 = {{ap_const_lv58_15}, {j_mid2_reg_3463}};

assign tmp_81_fu_1897_p2 = ($signed(tmp_8_cast_reg_3547) + $signed(ap_const_lv11_560));

assign tmp_82_cast_fu_1902_p1 = tmp_81_fu_1897_p2;

assign tmp_82_fu_1917_p3 = {{ap_const_lv58_16}, {j_mid2_reg_3463}};

assign tmp_83_fu_1933_p2 = ($signed(tmp_8_cast_reg_3547) + $signed(ap_const_lv11_5A0));

assign tmp_84_cast_fu_1938_p1 = tmp_83_fu_1933_p2;

assign tmp_84_fu_1951_p3 = {{ap_const_lv58_17}, {j_mid2_reg_3463}};

assign tmp_85_fu_1970_p2 = ($signed(tmp_8_cast_reg_3547) + $signed(ap_const_lv11_5E0));

assign tmp_86_cast_fu_1975_p1 = tmp_85_fu_1970_p2;

assign tmp_86_fu_1718_p2 = (tmp_8_cast3_fu_1701_p1 + ap_const_lv7_20);

assign tmp_87_cast_fu_1724_p1 = tmp_86_fu_1718_p2;

assign tmp_87_fu_1737_p3 = {{ap_const_lv58_1}, {j_mid2_reg_3463}};

assign tmp_88_fu_1758_p2 = (tmp_8_cast37_cast_fu_1745_p1 + ap_const_lv8_60);

assign tmp_89_cast_fu_1764_p1 = tmp_88_fu_1758_p2;

assign tmp_89_fu_1777_p3 = {{ap_const_lv58_2}, {j_mid2_reg_3463}};

assign tmp_8_cast1_fu_1967_p1 = j_mid2_reg_3463;

assign tmp_8_cast2_fu_1821_p1 = j_mid2_reg_3463;

assign tmp_8_cast37_cast_fu_1745_p1 = j_mid2_reg_3463;

assign tmp_8_cast3_fu_1701_p1 = j_mid2_reg_3463;

assign tmp_8_cast_fu_1704_p1 = j_mid2_reg_3463;

assign tmp_8_fu_1687_p1 = j_mid2_fu_1651_p3;

assign tmp_90_fu_1795_p2 = ($signed(tmp_8_cast37_cast_reg_3578) + $signed(ap_const_lv8_A0));

assign tmp_91_cast_fu_1800_p1 = tmp_90_fu_1795_p2;

assign tmp_91_fu_1813_p3 = {{ap_const_lv58_3}, {j_mid2_reg_3463}};

assign tmp_92_fu_1834_p2 = (tmp_8_cast2_fu_1821_p1 + ap_const_lv9_E0);

assign tmp_93_cast_fu_1840_p1 = tmp_92_fu_1834_p2;

assign tmp_93_fu_1853_p3 = {{ap_const_lv58_4}, {j_mid2_reg_3463}};

assign tmp_94_fu_1871_p2 = ($signed(tmp_8_cast2_reg_3628) + $signed(ap_const_lv9_120));

assign tmp_95_cast_fu_1876_p1 = tmp_94_fu_1871_p2;

assign tmp_95_fu_1889_p3 = {{ap_const_lv58_5}, {j_mid2_reg_3463}};

assign tmp_96_fu_1907_p2 = ($signed(tmp_8_cast2_reg_3628) + $signed(ap_const_lv9_160));

assign tmp_97_cast_fu_1912_p1 = tmp_96_fu_1907_p2;

assign tmp_97_fu_1925_p3 = {{ap_const_lv58_6}, {j_mid2_reg_3463}};

assign tmp_98_fu_1959_p3 = {{ap_const_lv58_7}, {j_mid2_reg_3463}};

assign tmp_99_cast1_fu_1943_p1 = $signed(tmp_90_reg_3608);

assign tmp_99_cast_fu_1946_p1 = $unsigned(tmp_99_cast1_fu_1943_p1);

assign tmp_99_fu_1980_p2 = (tmp_8_cast1_fu_1967_p1 + ap_const_lv10_1E0);

assign tmp_9_fu_2029_p2 = (tmp_1_reg_3724 | ap_const_lv11_2);

assign tmp_fu_1665_p2 = ((i_phi_fu_1605_p4 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_1659_p2 = ((i_1_fu_1639_p2 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_1671_p3 = ((exitcond_fu_1645_p2[0:0] === 1'b1) ? tmp_mid1_fu_1659_p2 : tmp_fu_1665_p2);

always @ (posedge ap_clk) begin
    tmp_8_reg_3501[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_8_cast_reg_3547[10:6] <= 5'b00000;
    tmp_8_cast37_cast_reg_3578[7:6] <= 2'b00;
    tmp_8_cast2_reg_3628[8:6] <= 3'b000;
    tmp_1_reg_3724[4:0] <= 5'b00000;
    tmp_7_reg_3764[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //matmul_hw
