
---------- Begin Simulation Statistics ----------
final_tick                                 3932768000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177826                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725100                       # Number of bytes of host memory used
host_op_rate                                   348499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.10                       # Real time elapsed on the host
host_tick_rate                               59500196                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753696                       # Number of instructions simulated
sim_ops                                      23034627                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003933                       # Number of seconds simulated
sim_ticks                                  3932768000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12218874                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9781658                       # number of cc regfile writes
system.cpu.committedInsts                    11753696                       # Number of Instructions Simulated
system.cpu.committedOps                      23034627                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.669197                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.669197                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463506                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332170                       # number of floating regfile writes
system.cpu.idleCycles                          162651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122208                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2434718                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.230834                       # Inst execution rate
system.cpu.iew.exec_refs                      4905904                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533943                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  579556                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4697398                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14111                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               716430                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27273280                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4371961                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            279928                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25412241                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2808                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                156886                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117009                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                162538                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            311                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41574                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80634                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33877913                       # num instructions consuming a value
system.cpu.iew.wb_count                      25246213                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627520                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21259066                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.209725                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25288279                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31867075                       # number of integer regfile reads
system.cpu.int_regfile_writes                19221926                       # number of integer regfile writes
system.cpu.ipc                               1.494328                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.494328                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166187      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17450307     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18924      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630597      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              197997      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324036      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11160      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55488      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98687      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49206      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2553165      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              369907      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1867054      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178896      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25692169                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4664481                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9188235                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510477                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5041096                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      298732                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011627                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  129187     43.25%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    363      0.12%     43.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     84      0.03%     43.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   128      0.04%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               160      0.05%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26239      8.78%     52.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1399      0.47%     52.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            137585     46.06%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3587      1.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21160233                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50210344                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20735736                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26471105                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27271011                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25692169                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2269                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4238647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12623                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2070                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6368359                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7702886                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.335395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.437530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1733338     22.50%     22.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              417836      5.42%     27.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              552860      7.18%     35.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1213217     15.75%     50.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1267985     16.46%     67.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              851215     11.05%     78.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              825207     10.71%     89.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              480119      6.23%     95.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              361109      4.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7702886                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.266423                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            283334                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           236304                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4697398                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              716430                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9776129                       # number of misc regfile reads
system.cpu.numCycles                          7865537                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13511                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       135687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1575                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       272399                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1575                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4222                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2913                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2669                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3707                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        21440                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        21440                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21440                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       693888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       693888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  693888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7929                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7929    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7929                       # Request fanout histogram
system.membus.reqLayer2.occupancy            26980500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42048500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            124582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        93820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4862                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12129                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5375                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       119208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15609                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       393499                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                409108                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       654976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14223616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               14878592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7031                       # Total snoops (count)
system.tol2bus.snoopTraffic                    186560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           143741                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010999                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104298                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 142160     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1581      1.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             143741                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          231968500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197005999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8070481                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 3324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               125455                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128779                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3324                       # number of overall hits
system.l2.overall_hits::.cpu.data              125455                       # number of overall hits
system.l2.overall_hits::total                  128779                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2049                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5882                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7931                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2049                       # number of overall misses
system.l2.overall_misses::.cpu.data              5882                       # number of overall misses
system.l2.overall_misses::total                  7931                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    166334000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    464534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        630868000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    166334000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    464534000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       630868000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           131337                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               136710                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          131337                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              136710                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.381351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.044786                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058013                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.381351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.044786                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058013                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81178.135676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78975.518531                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79544.571933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81178.135676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78975.518531                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79544.571933                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2913                       # number of writebacks
system.l2.writebacks::total                      2913                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7930                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7930                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    145854000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    405664500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    551518500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    145854000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    405664500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    551518500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.381351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.044778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058006                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.381351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.044778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058006                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71183.016105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68978.830131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69548.360656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71183.016105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68978.830131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69548.360656                       # average overall mshr miss latency
system.l2.replacements                           7029                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        90907                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            90907                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        90907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        90907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4858                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4858                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4858                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4858                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          127                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           127                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8422                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8422                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3707                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3707                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    286404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     286404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         12129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.305631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.305631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77260.318317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77260.318317                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    249334000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249334000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.305631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.305631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67260.318317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67260.318317                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2049                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2049                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    166334000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    166334000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.381351                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.381351                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81178.135676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81178.135676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2049                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2049                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    145854000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    145854000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.381351                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.381351                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71183.016105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71183.016105                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        117033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            117033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    178130000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    178130000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       119208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        119208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81898.850575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81898.850575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    156330500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    156330500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71909.153634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71909.153634                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1999.805060                       # Cycle average of tags in use
system.l2.tags.total_refs                      272263                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9077                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.994822                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     179.297614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       258.532818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1561.974628                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.087548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.126237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.762683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976467                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1800                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2188213                       # Number of tag accesses
system.l2.tags.data_accesses                  2188213                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004505842500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          172                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          172                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2717                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2913                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7929                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2913                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    116                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2913                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.331395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.880533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    182.243878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           167     97.09%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.58%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      1.16%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.796512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.752089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.265553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              116     67.44%     67.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.33%     69.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     18.02%     87.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      9.88%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.58%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.16%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           172                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    7424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  507456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               186432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    129.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3932693500                       # Total gap between requests
system.mem_ctrls.avgGap                     362727.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       131072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       368960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       184896                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33328180.050285197794                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 93816874.018503010273                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 47014214.924450159073                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2048                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5881                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2913                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     61533750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    165245250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  89003493000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30045.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28098.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30553893.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       131072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       376384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        507456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       131072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       131072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       186432                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       186432                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5881                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2913                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2913                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33328180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     95704603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        129032783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33328180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33328180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     47404780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        47404780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     47404780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33328180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     95704603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       176437563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7813                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2889                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           71                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          225                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                80285250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              39065000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          226779000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10275.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29025.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6093                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2425                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   313.664528                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   188.061170                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   323.274559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          779     35.70%     35.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          493     22.59%     58.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          252     11.55%     69.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          163      7.47%     77.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           98      4.49%     81.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           62      2.84%     84.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           48      2.20%     86.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           42      1.92%     88.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          245     11.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                500032                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             184896                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              127.145054                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               47.014215                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         6790140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3601455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       25054260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6415380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 310393200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    663608820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    951354720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1967217975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   500.212058                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2466882750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    131300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1334585250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         8803620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4679235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       30730560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8665200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 310393200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    630522600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    979216800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1973011215                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.685127                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2539586250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    131300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1261881750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117009                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1200294                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  819108                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            900                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4232207                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1333368                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28287372                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3344                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 502943                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 254346                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 384660                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27301                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37081549                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68961532                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36616758                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6944976                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398233                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6683310                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2828447                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       746030                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           746030                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       746030                       # number of overall hits
system.cpu.icache.overall_hits::total          746030                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6579                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6579                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6579                       # number of overall misses
system.cpu.icache.overall_misses::total          6579                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    272389999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    272389999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    272389999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    272389999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       752609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       752609                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       752609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       752609                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008742                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008742                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008742                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008742                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41402.948624                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41402.948624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41402.948624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41402.948624                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1176                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4862                       # number of writebacks
system.cpu.icache.writebacks::total              4862                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1204                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1204                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1204                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1204                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5375                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5375                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5375                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5375                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    209723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    209723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    209723500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    209723500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39018.325581                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39018.325581                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39018.325581                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39018.325581                       # average overall mshr miss latency
system.cpu.icache.replacements                   4862                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       746030                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          746030                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6579                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6579                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    272389999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    272389999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       752609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       752609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41402.948624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41402.948624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1204                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1204                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    209723500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    209723500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39018.325581                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39018.325581                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.071429                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              751404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5374                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            139.822106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.071429                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1510592                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1510592                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       77690                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  612381                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  523                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 311                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 261858                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  216                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    585                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4464422                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      534614                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           328                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           241                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      753285                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           837                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   864447                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2096793                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4003303                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                621334                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117009                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2389797                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2807                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28872815                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11394                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32020483                       # The number of ROB reads
system.cpu.rob.writes                        55041688                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3738396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3738396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3740592                       # number of overall hits
system.cpu.dcache.overall_hits::total         3740592                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1100182                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1100182                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1100766                       # number of overall misses
system.cpu.dcache.overall_misses::total       1100766                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10913100999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10913100999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10913100999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10913100999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4838578                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4838578                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4841358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4841358                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.227377                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.227377                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.227367                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.227367                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9919.359705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9919.359705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9914.097091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9914.097091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12857                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.762712                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        90907                       # number of writebacks
system.cpu.dcache.writebacks::total             90907                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       969256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       969256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       969256                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       969256                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       130926                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       130926                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       131337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       131337                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1973731499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1973731499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1984763999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1984763999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027059                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027128                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027128                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15075.168408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15075.168408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15111.994328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15111.994328                       # average overall mshr miss latency
system.cpu.dcache.replacements                 130825                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3295290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3295290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1088048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1088048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10506308000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10506308000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4383338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4383338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.248224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.248224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9656.107084                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9656.107084                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       969250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       969250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       118798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       118798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1579288000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1579288000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13293.893837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13293.893837                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       443106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         443106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    406792999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    406792999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33525.053486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33525.053486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    394443499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    394443499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026641                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026641                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32523.375577                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32523.375577                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2196                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2196                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          584                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          584                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2780                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2780                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.210072                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.210072                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          411                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          411                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11032500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11032500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.147842                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.147842                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26843.065693                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26843.065693                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.214017                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3871929                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            131337                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.480870                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.214017                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9814053                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9814053                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3932768000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3089852                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2927300                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117382                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2547002                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2543116                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.847428                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36969                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11854                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8722                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3132                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          468                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4189546                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115275                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7112582                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.238575                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.535247                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2870503     40.36%     40.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          824234     11.59%     51.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          410029      5.76%     57.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          252560      3.55%     61.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          256666      3.61%     64.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           58819      0.83%     65.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           63195      0.89%     66.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           79882      1.12%     67.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2296694     32.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7112582                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753696                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034627                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539589                       # Number of memory references committed
system.cpu.commit.loads                       4085017                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257217                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467730                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318473     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245115      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286821      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034627                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2296694                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753696                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034627                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             915803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15955702                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3089852                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2588807                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6662313                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239430                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  641                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4350                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    752611                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21612                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7702886                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.949541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.431213                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2182452     28.33%     28.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67143      0.87%     29.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1840499     23.89%     53.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128608      1.67%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   165385      2.15%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114288      1.48%     58.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   183993      2.39%     60.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212185      2.75%     63.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2808333     36.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7702886                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.392834                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.028559                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
