

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_ap_fixed_relu_config55_s'
================================================================
* Date:           Sun Sep 18 16:17:53 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.397 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      619|      619| 3.095 us | 3.095 us |  619|  619|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      617|      617|         3|          1|          1|   616|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:79]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.91ns)   --->   "%icmp_ln79 = icmp eq i10 %i_0, -408" [firmware/nnet_utils/nnet_activation_stream.h:79]   --->   Operation 16 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 616, i64 616, i64 616)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%i = add i10 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:79]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:79]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_0_V_V)" [firmware/nnet_utils/nnet_activation_stream.h:86]   --->   Operation 20 'read' 'tmp_V_8' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i16 %tmp_V_8 to i15" [firmware/nnet_utils/nnet_activation_stream.h:86]   --->   Operation 21 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_1_V_V)" [firmware/nnet_utils/nnet_activation_stream.h:86]   --->   Operation 22 'read' 'tmp_V_9' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i16 %tmp_V_9 to i15" [firmware/nnet_utils/nnet_activation_stream.h:86]   --->   Operation 23 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_V_10 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_2_V_V)" [firmware/nnet_utils/nnet_activation_stream.h:86]   --->   Operation 24 'read' 'tmp_V_10' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i16 %tmp_V_10 to i15" [firmware/nnet_utils/nnet_activation_stream.h:86]   --->   Operation 25 'trunc' 'trunc_ln203_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_V_11 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_3_V_V)" [firmware/nnet_utils/nnet_activation_stream.h:86]   --->   Operation 26 'read' 'tmp_V_11' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln203_3 = trunc i16 %tmp_V_11 to i15" [firmware/nnet_utils/nnet_activation_stream.h:86]   --->   Operation 27 'trunc' 'trunc_ln203_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.10ns)   --->   "%icmp_ln1494 = icmp sgt i16 %tmp_V_8, 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 28 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln79)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.29ns)   --->   "%tmp_V = select i1 %icmp_ln1494, i15 %trunc_ln203, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 29 'select' 'tmp_V' <Predicate = (!icmp_ln79)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.10ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %tmp_V_9, 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 30 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln79)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.29ns)   --->   "%tmp_V_2 = select i1 %icmp_ln1494_1, i15 %trunc_ln203_1, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 31 'select' 'tmp_V_2' <Predicate = (!icmp_ln79)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.10ns)   --->   "%icmp_ln1494_2 = icmp sgt i16 %tmp_V_10, 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 32 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln79)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.29ns)   --->   "%tmp_V_4 = select i1 %icmp_ln1494_2, i15 %trunc_ln203_2, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 33 'select' 'tmp_V_4' <Predicate = (!icmp_ln79)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.10ns)   --->   "%icmp_ln1494_3 = icmp sgt i16 %tmp_V_11, 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 34 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln79)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.29ns)   --->   "%tmp_V_6 = select i1 %icmp_ln1494_3, i15 %trunc_ln203_3, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 35 'select' 'tmp_V_6' <Predicate = (!icmp_ln79)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_1 = zext i15 %tmp_V to i16" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 36 'zext' 'tmp_V_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_0_V_V, i16 %tmp_V_1)" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 37 'write' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_V_3 = zext i15 %tmp_V_2 to i16" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 38 'zext' 'tmp_V_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_1_V_V, i16 %tmp_V_3)" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 39 'write' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_V_5 = zext i15 %tmp_V_4 to i16" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 40 'zext' 'tmp_V_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_2_V_V, i16 %tmp_V_5)" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 41 'write' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_V_7 = zext i15 %tmp_V_6 to i16" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 42 'zext' 'tmp_V_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_3_V_V, i16 %tmp_V_7)" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 43 'write' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:79]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [firmware/nnet_utils/nnet_activation_stream.h:79]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 46 'specpipeline' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_0_V_V, i16 %tmp_V_1)" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 47 'write' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 48 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_1_V_V, i16 %tmp_V_3)" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 48 'write' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 49 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_2_V_V, i16 %tmp_V_5)" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 49 'write' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 50 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_3_V_V, i16 %tmp_V_7)" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 50 'write' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 51 'specregionend' 'empty_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:79]   --->   Operation 52 'br' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:97]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln79           (br               ) [ 011110]
i_0               (phi              ) [ 001000]
icmp_ln79         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln79           (br               ) [ 000000]
tmp_V_8           (read             ) [ 000000]
trunc_ln203       (trunc            ) [ 000000]
tmp_V_9           (read             ) [ 000000]
trunc_ln203_1     (trunc            ) [ 000000]
tmp_V_10          (read             ) [ 000000]
trunc_ln203_2     (trunc            ) [ 000000]
tmp_V_11          (read             ) [ 000000]
trunc_ln203_3     (trunc            ) [ 000000]
icmp_ln1494       (icmp             ) [ 000000]
tmp_V             (select           ) [ 001100]
icmp_ln1494_1     (icmp             ) [ 000000]
tmp_V_2           (select           ) [ 001100]
icmp_ln1494_2     (icmp             ) [ 000000]
tmp_V_4           (select           ) [ 001100]
icmp_ln1494_3     (icmp             ) [ 000000]
tmp_V_6           (select           ) [ 001100]
tmp_V_1           (zext             ) [ 001010]
tmp_V_3           (zext             ) [ 001010]
tmp_V_5           (zext             ) [ 001010]
tmp_V_7           (zext             ) [ 001010]
specloopname_ln79 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln80 (specpipeline     ) [ 000000]
write_ln94        (write            ) [ 000000]
write_ln94        (write            ) [ 000000]
write_ln94        (write            ) [ 000000]
write_ln94        (write            ) [ 000000]
empty_2           (specregionend    ) [ 000000]
br_ln79           (br               ) [ 011110]
ret_ln97          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_0_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_1_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_2_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_3_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_V_8_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_8/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_V_9_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_9/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_V_10_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_10/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_V_11_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_11/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="15" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="0" index="2" bw="15" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="15" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="0" index="2" bw="15" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="1"/>
<pin id="112" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln79_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln203_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln203_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln203_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_2/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln203_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_3/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln1494_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="15" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln1494_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_V_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="15" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln1494_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_V_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="15" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln1494_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_V_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="15" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_6/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_V_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="15" slack="1"/>
<pin id="207" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_V_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="1"/>
<pin id="211" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_V_5_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="1"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_5/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_V_7_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="15" slack="1"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_7/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="icmp_ln79_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="1"/>
<pin id="232" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_V_2_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="1"/>
<pin id="237" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_V_4_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="15" slack="1"/>
<pin id="242" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_V_6_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="15" slack="1"/>
<pin id="247" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_V_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_V_3_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="1"/>
<pin id="257" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_V_5_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_V_7_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="1"/>
<pin id="267" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="38" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="114" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="114" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="58" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="64" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="70" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="76" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="58" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="133" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="64" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="137" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="70" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="141" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="76" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="145" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="224"><net_src comp="121" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="127" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="233"><net_src comp="155" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="238"><net_src comp="169" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="243"><net_src comp="183" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="248"><net_src comp="197" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="253"><net_src comp="205" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="258"><net_src comp="209" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="263"><net_src comp="213" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="268"><net_src comp="217" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="103" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0_V_V | {4 }
	Port: res_1_V_V | {4 }
	Port: res_2_V_V | {4 }
	Port: res_3_V_V | {4 }
 - Input state : 
	Port: relu_array<ap_fixed,ap_fixed,relu_config55> : data_0_V_V | {2 }
	Port: relu_array<ap_fixed,ap_fixed,relu_config55> : data_1_V_V | {2 }
	Port: relu_array<ap_fixed,ap_fixed,relu_config55> : data_2_V_V | {2 }
	Port: relu_array<ap_fixed,ap_fixed,relu_config55> : data_3_V_V | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln79 : 1
		i : 1
		br_ln79 : 2
		tmp_V : 1
		tmp_V_2 : 1
		tmp_V_4 : 1
		tmp_V_6 : 1
	State 3
		write_ln94 : 1
		write_ln94 : 1
		write_ln94 : 1
		write_ln94 : 1
	State 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln79_fu_121   |    0    |    13   |
|          |  icmp_ln1494_fu_149  |    0    |    13   |
|   icmp   | icmp_ln1494_1_fu_163 |    0    |    13   |
|          | icmp_ln1494_2_fu_177 |    0    |    13   |
|          | icmp_ln1494_3_fu_191 |    0    |    13   |
|----------|----------------------|---------|---------|
|          |     tmp_V_fu_155     |    0    |    15   |
|  select  |    tmp_V_2_fu_169    |    0    |    15   |
|          |    tmp_V_4_fu_183    |    0    |    15   |
|          |    tmp_V_6_fu_197    |    0    |    15   |
|----------|----------------------|---------|---------|
|    add   |       i_fu_127       |    0    |    17   |
|----------|----------------------|---------|---------|
|          |  tmp_V_8_read_fu_58  |    0    |    0    |
|   read   |  tmp_V_9_read_fu_64  |    0    |    0    |
|          |  tmp_V_10_read_fu_70 |    0    |    0    |
|          |  tmp_V_11_read_fu_76 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    grp_write_fu_82   |    0    |    0    |
|   write  |    grp_write_fu_89   |    0    |    0    |
|          |    grp_write_fu_96   |    0    |    0    |
|          |   grp_write_fu_103   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln203_fu_133  |    0    |    0    |
|   trunc  | trunc_ln203_1_fu_137 |    0    |    0    |
|          | trunc_ln203_2_fu_141 |    0    |    0    |
|          | trunc_ln203_3_fu_145 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    tmp_V_1_fu_205    |    0    |    0    |
|   zext   |    tmp_V_3_fu_209    |    0    |    0    |
|          |    tmp_V_5_fu_213    |    0    |    0    |
|          |    tmp_V_7_fu_217    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   142   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_0_reg_110   |   10   |
|    i_reg_225    |   10   |
|icmp_ln79_reg_221|    1   |
| tmp_V_1_reg_250 |   16   |
| tmp_V_2_reg_235 |   15   |
| tmp_V_3_reg_255 |   16   |
| tmp_V_4_reg_240 |   15   |
| tmp_V_5_reg_260 |   16   |
| tmp_V_6_reg_245 |   15   |
| tmp_V_7_reg_265 |   16   |
|  tmp_V_reg_230  |   15   |
+-----------------+--------+
|      Total      |   145  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_82 |  p2  |   2  |  15  |   30   ||    9    |
|  grp_write_fu_89 |  p2  |   2  |  15  |   30   ||    9    |
|  grp_write_fu_96 |  p2  |   2  |  15  |   30   ||    9    |
| grp_write_fu_103 |  p2  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   120  ||  2.624  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   36   |
|  Register |    -   |   145  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   145  |   178  |
+-----------+--------+--------+--------+
