LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY smallALU IS
    PORT(
        Exp_A, Exp_B            : IN    STD_LOGIC_VECTOR(7 downto 0); 
       
		 Exp_diff      : OUT   STD_LOGIC);
		 
END smallALU;

ARCHITECTURE structural OF smallALU IS
    SIGNAL int_LT : STD_LOGIC_VECTOR(7 downto 0);
    SIGNAL gnd : STD_LOGIC;

    -- Component for the 1-bit comparator required by lab specs 
    COMPONENT eightBitComparator
    PORT(
        i_Ai, i_Bi            : IN    STD_LOGIC_VECTOR(7 downto 0); -- 8-bit inputs
       
		 o_GT, o_LT, o_EQ      : OUT   STD_LOGIC);
END eightBitComparator;

	COMPONENT eightBitMux2to1 IS
		 PORT(
			  i_A, i_B : IN  STD_LOGIC_VECTOR(7 downto 0);
			  i_Sel    : IN  STD_LOGIC; -- Driven by Comparator GT or LT signal 
			  o_Out    : OUT STD_LOGIC_VECTOR(7 downto 0)
		 );
END eightBitMux2to1;



BEGIN

END structural;