{"type_of": "user", "id": 1264009, "username": "agnisys", "name": "Agni", "twitter_username": null, "github_username": null, "email": null, "summary": "Empower your semiconductor design with Agnisys: Pioneering UVM, IP-XACT, and SystemRDL solutions for efficient, secure, and automated development", "location": null, "website_url": null, "joined_at": "Jan 23, 2024", "profile_image": "https://media.dev.to/cdn-cgi/image/width=320,height=320,fit=cover,gravity=auto,format=auto/https%3A%2F%2Fdev-to-uploads.s3.amazonaws.com%2Fuploads%2Fuser%2Fprofile_image%2F1264009%2F4f96d6ef-da07-4768-87db-e6a4b4c6f520.png", "badge_ids": [], "article_count": 1}