$date
	Thu Dec 01 09:53:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! status_rtl [3:0] $end
$var wire 4 " status [3:0] $end
$var wire 4 # result_rtl [3:0] $end
$var wire 4 $ result [3:0] $end
$var parameter 32 % BITS_1 $end
$var parameter 32 & BITS_2 $end
$var reg 4 ' a [3:0] $end
$var reg 4 ( b [3:0] $end
$var reg 1 ) clk $end
$var reg 2 * oper [1:0] $end
$var reg 1 + rsn $end
$scope module m_exe_unit_w1 $end
$var wire 4 , i_argA [3:0] $end
$var wire 4 - i_argB [3:0] $end
$var wire 1 ) i_clk $end
$var wire 2 . i_oper [1:0] $end
$var wire 1 + i_rsn $end
$var wire 4 / o_status4 [3:0] $end
$var wire 4 0 o_status3 [3:0] $end
$var wire 4 1 o_status2 [3:0] $end
$var wire 4 2 o_status1 [3:0] $end
$var wire 4 3 o_result4 [3:0] $end
$var wire 4 4 o_result3 [3:0] $end
$var wire 4 5 o_result2 [3:0] $end
$var wire 4 6 o_result1 [3:0] $end
$var parameter 32 7 m $end
$var parameter 32 8 n $end
$var reg 4 9 new_result [3:0] $end
$var reg 4 : new_status [3:0] $end
$var reg 4 ; o_result [3:0] $end
$var reg 4 < o_status [3:0] $end
$scope module m_mod1 $end
$var wire 4 = i_argA [3:0] $end
$var wire 4 > i_argB [3:0] $end
$var parameter 32 ? m $end
$var parameter 32 @ n $end
$var reg 1 A checkFlag $end
$var reg 4 B maxValue [3:0] $end
$var reg 4 C o_result [3:0] $end
$var reg 4 D o_status [3:0] $end
$var reg 1 E sign1 $end
$var reg 1 F sign2 $end
$var reg 4 G status [3:0] $end
$var reg 4 H temp [3:0] $end
$var reg 4 I temp1 [3:0] $end
$var reg 4 J temp2 [3:0] $end
$var integer 32 K x [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 L i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 M i [31:0] $end
$upscope $end
$upscope $end
$scope module m_mod2 $end
$var wire 4 N i_argA [3:0] $end
$var wire 4 O i_argB [3:0] $end
$var parameter 32 P m $end
$var parameter 32 Q n $end
$var reg 4 R o_result [3:0] $end
$var reg 4 S o_status [3:0] $end
$var reg 1 T sign1 $end
$var reg 1 U sign2 $end
$var reg 4 V status [3:0] $end
$var reg 4 W temp [3:0] $end
$var reg 4 X temp1 [3:0] $end
$var reg 4 Y temp2 [3:0] $end
$var integer 32 Z x [31:0] $end
$scope begin $ivl_for_loop2 $end
$var integer 32 [ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 \ i [31:0] $end
$upscope $end
$upscope $end
$scope module m_mod3 $end
$var wire 4 ] i_argA [3:0] $end
$var wire 4 ^ i_argB [3:0] $end
$var parameter 32 _ m $end
$var parameter 32 ` n $end
$var reg 4 a o_result [3:0] $end
$var reg 4 b o_status [3:0] $end
$var reg 1 c sign1 $end
$var reg 4 d status [3:0] $end
$var reg 4 e temp [3:0] $end
$var integer 32 f x [31:0] $end
$scope begin $ivl_for_loop4 $end
$var integer 32 g i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop5 $end
$var integer 32 h i [31:0] $end
$upscope $end
$upscope $end
$scope module m_mod4 $end
$var wire 4 i i_argA [3:0] $end
$var parameter 32 j m $end
$var parameter 32 k n $end
$var reg 4 l o_result [3:0] $end
$var reg 4 m o_status [3:0] $end
$var reg 1 n sign1 $end
$var reg 4 o status [3:0] $end
$var reg 4 p temp [3:0] $end
$var integer 32 q x [31:0] $end
$scope begin $ivl_for_loop6 $end
$var integer 32 r i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop7 $end
$var integer 32 s i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_exe_unit_w1_rtl $end
$var wire 1 t _000_ $end
$var wire 1 u _001_ $end
$var wire 1 v _002_ $end
$var wire 1 w _003_ $end
$var wire 1 x _004_ $end
$var wire 1 y _005_ $end
$var wire 1 z _006_ $end
$var wire 1 { _007_ $end
$var wire 1 | _008_ $end
$var wire 1 } _009_ $end
$var wire 1 ~ _010_ $end
$var wire 1 !" _011_ $end
$var wire 1 "" _012_ $end
$var wire 1 #" _013_ $end
$var wire 1 $" _014_ $end
$var wire 1 %" _015_ $end
$var wire 1 &" _016_ $end
$var wire 1 '" _017_ $end
$var wire 1 (" _018_ $end
$var wire 1 )" _019_ $end
$var wire 1 *" _020_ $end
$var wire 1 +" _021_ $end
$var wire 1 ," _022_ $end
$var wire 1 -" _023_ $end
$var wire 1 ." _024_ $end
$var wire 1 /" _025_ $end
$var wire 1 0" _026_ $end
$var wire 1 1" _027_ $end
$var wire 1 2" _028_ $end
$var wire 1 3" _029_ $end
$var wire 1 4" _030_ $end
$var wire 1 5" _031_ $end
$var wire 1 6" _032_ $end
$var wire 1 7" _033_ $end
$var wire 1 8" _034_ $end
$var wire 1 9" _035_ $end
$var wire 1 :" _036_ $end
$var wire 1 ;" _037_ $end
$var wire 1 <" _038_ $end
$var wire 1 =" _039_ $end
$var wire 1 >" _040_ $end
$var wire 1 ?" _041_ $end
$var wire 1 @" _042_ $end
$var wire 1 A" _043_ $end
$var wire 1 B" _044_ $end
$var wire 1 C" _045_ $end
$var wire 1 D" _046_ $end
$var wire 1 E" _047_ $end
$var wire 1 F" _048_ $end
$var wire 1 G" _049_ $end
$var wire 1 H" _050_ $end
$var wire 1 I" _051_ $end
$var wire 1 J" _052_ $end
$var wire 1 K" _053_ $end
$var wire 4 L" i_argA [3:0] $end
$var wire 4 M" i_argB [3:0] $end
$var wire 1 ) i_clk $end
$var wire 2 N" i_oper [1:0] $end
$var wire 1 + i_rsn $end
$var wire 4 O" o_status4 [3:0] $end
$var wire 4 P" o_status3 [3:0] $end
$var wire 4 Q" o_status2 [3:0] $end
$var wire 4 R" o_status1 [3:0] $end
$var wire 4 S" o_result4 [3:0] $end
$var wire 4 T" o_result3 [3:0] $end
$var wire 4 U" o_result2 [3:0] $end
$var wire 4 V" o_result1 [3:0] $end
$var wire 4 W" new_status [3:0] $end
$var wire 4 X" new_result [3:0] $end
$var reg 4 Y" o_result [3:0] $end
$var reg 4 Z" o_status [3:0] $end
$scope module m_mod1 $end
$var wire 1 [" _000_ $end
$var wire 1 \" _001_ $end
$var wire 1 ]" _002_ $end
$var wire 1 ^" _003_ $end
$var wire 1 _" _004_ $end
$var wire 1 `" _005_ $end
$var wire 1 a" _006_ $end
$var wire 1 b" _007_ $end
$var wire 1 c" _008_ $end
$var wire 1 d" _009_ $end
$var wire 1 e" _010_ $end
$var wire 1 f" _011_ $end
$var wire 1 g" _012_ $end
$var wire 1 h" _013_ $end
$var wire 1 i" _014_ $end
$var wire 1 j" _015_ $end
$var wire 1 k" _016_ $end
$var wire 1 l" _017_ $end
$var wire 1 m" _018_ $end
$var wire 1 n" _019_ $end
$var wire 1 o" _020_ $end
$var wire 1 p" _021_ $end
$var wire 1 q" _022_ $end
$var wire 1 r" _023_ $end
$var wire 1 s" _024_ $end
$var wire 1 t" _025_ $end
$var wire 1 u" _026_ $end
$var wire 1 v" _027_ $end
$var wire 1 w" _028_ $end
$var wire 1 x" _029_ $end
$var wire 1 y" _030_ $end
$var wire 1 z" _031_ $end
$var wire 1 {" _032_ $end
$var wire 1 |" _033_ $end
$var wire 1 }" _034_ $end
$var wire 1 ~" _035_ $end
$var wire 1 !# _036_ $end
$var wire 1 "# _037_ $end
$var wire 1 ## _038_ $end
$var wire 1 $# _039_ $end
$var wire 1 %# _040_ $end
$var wire 1 &# _041_ $end
$var wire 1 '# _042_ $end
$var wire 1 (# _043_ $end
$var wire 1 )# _044_ $end
$var wire 1 *# _045_ $end
$var wire 1 +# _046_ $end
$var wire 1 ,# _047_ $end
$var wire 1 -# _048_ $end
$var wire 1 .# _049_ $end
$var wire 1 /# _050_ $end
$var wire 1 0# _051_ $end
$var wire 1 1# _052_ $end
$var wire 1 2# _053_ $end
$var wire 1 3# _054_ $end
$var wire 1 4# _055_ $end
$var wire 1 5# _056_ $end
$var wire 1 6# _057_ $end
$var wire 1 7# _058_ $end
$var wire 1 8# _059_ $end
$var wire 1 9# _060_ $end
$var wire 1 :# _061_ $end
$var wire 1 ;# _062_ $end
$var wire 1 <# _063_ $end
$var wire 1 =# _064_ $end
$var wire 1 ># _065_ $end
$var wire 1 ?# _066_ $end
$var wire 1 @# _067_ $end
$var wire 1 A# _068_ $end
$var wire 1 B# _069_ $end
$var wire 1 C# _070_ $end
$var wire 1 D# _071_ $end
$var wire 1 E# _072_ $end
$var wire 1 F# _073_ $end
$var wire 1 G# _074_ $end
$var wire 1 H# _075_ $end
$var wire 1 I# checkFlag $end
$var wire 4 J# i_argA [3:0] $end
$var wire 4 K# i_argB [3:0] $end
$var wire 4 L# maxValue [3:0] $end
$var wire 4 M# temp [3:0] $end
$var wire 4 N# temp1 [3:0] $end
$var wire 4 O# temp2 [3:0] $end
$var wire 4 P# status [3:0] $end
$var wire 1 Q# sign2 $end
$var wire 1 R# sign1 $end
$var wire 4 S# o_status [3:0] $end
$var wire 4 T# o_result [3:0] $end
$upscope $end
$scope module m_mod2 $end
$var wire 1 U# _00_ $end
$var wire 1 V# _01_ $end
$var wire 1 W# _02_ $end
$var wire 1 X# _03_ $end
$var wire 1 Y# _04_ $end
$var wire 1 Z# _05_ $end
$var wire 1 [# _06_ $end
$var wire 1 \# _07_ $end
$var wire 1 ]# _08_ $end
$var wire 1 ^# _09_ $end
$var wire 1 _# _10_ $end
$var wire 1 `# _11_ $end
$var wire 1 a# _12_ $end
$var wire 1 b# _13_ $end
$var wire 1 c# _14_ $end
$var wire 1 d# _15_ $end
$var wire 1 e# _16_ $end
$var wire 1 f# _17_ $end
$var wire 1 g# _18_ $end
$var wire 1 h# _19_ $end
$var wire 1 i# _20_ $end
$var wire 1 j# _21_ $end
$var wire 1 k# _22_ $end
$var wire 1 l# _23_ $end
$var wire 1 m# _24_ $end
$var wire 1 n# _25_ $end
$var wire 1 o# _26_ $end
$var wire 1 p# _27_ $end
$var wire 1 q# _28_ $end
$var wire 1 r# _29_ $end
$var wire 1 s# _30_ $end
$var wire 1 t# _31_ $end
$var wire 1 u# _32_ $end
$var wire 1 v# _33_ $end
$var wire 1 w# _34_ $end
$var wire 1 x# _35_ $end
$var wire 1 y# _36_ $end
$var wire 1 z# _37_ $end
$var wire 1 {# _38_ $end
$var wire 4 |# i_argA [3:0] $end
$var wire 4 }# i_argB [3:0] $end
$var wire 4 ~# temp1 [3:0] $end
$var wire 4 !$ temp2 [3:0] $end
$var wire 32 "$ x [31:0] $end
$var wire 4 #$ temp [3:0] $end
$var wire 4 $$ status [3:0] $end
$var wire 1 %$ sign2 $end
$var wire 1 &$ sign1 $end
$var wire 4 '$ o_status [3:0] $end
$var wire 4 ($ o_result [3:0] $end
$upscope $end
$scope module m_mod3 $end
$var wire 1 )$ _00_ $end
$var wire 1 *$ _01_ $end
$var wire 1 +$ _02_ $end
$var wire 1 ,$ _03_ $end
$var wire 1 -$ _04_ $end
$var wire 1 .$ _05_ $end
$var wire 1 /$ _06_ $end
$var wire 1 0$ _07_ $end
$var wire 1 1$ _08_ $end
$var wire 1 2$ _09_ $end
$var wire 1 3$ _10_ $end
$var wire 1 4$ _11_ $end
$var wire 1 5$ _12_ $end
$var wire 1 6$ _13_ $end
$var wire 1 7$ _14_ $end
$var wire 1 8$ _15_ $end
$var wire 1 9$ _16_ $end
$var wire 1 :$ _17_ $end
$var wire 1 ;$ _18_ $end
$var wire 1 <$ _19_ $end
$var wire 1 =$ _20_ $end
$var wire 1 >$ _21_ $end
$var wire 4 ?$ i_argA [3:0] $end
$var wire 4 @$ i_argB [3:0] $end
$var wire 4 A$ status [3:0] $end
$var wire 32 B$ x [31:0] $end
$var wire 4 C$ temp [3:0] $end
$var wire 1 D$ sign1 $end
$var wire 4 E$ o_status [3:0] $end
$var wire 4 F$ o_result [3:0] $end
$upscope $end
$scope module m_mod4 $end
$var wire 1 G$ _00_ $end
$var wire 1 H$ _01_ $end
$var wire 1 I$ _02_ $end
$var wire 1 J$ _03_ $end
$var wire 1 K$ _04_ $end
$var wire 1 L$ _05_ $end
$var wire 1 M$ _06_ $end
$var wire 1 N$ _07_ $end
$var wire 1 O$ _08_ $end
$var wire 1 P$ _09_ $end
$var wire 1 Q$ _10_ $end
$var wire 4 R$ i_argA [3:0] $end
$var wire 4 S$ temp [3:0] $end
$var wire 4 T$ status [3:0] $end
$var wire 1 U$ sign1 $end
$var wire 4 V$ o_status [3:0] $end
$var wire 4 W$ o_result [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 k
b100 j
b10 `
b100 _
b10 Q
b100 P
b10 @
b100 ?
b10 8
b100 7
b10 &
b100 %
$end
#0
$dumpvars
b111 W$
b100 V$
0U$
b100 T$
b0zz1 S$
b111 R$
0Q$
0P$
0O$
0N$
1M$
1L$
1K$
0J$
1I$
1H$
1G$
b0 F$
b1 E$
1D$
b0zzz C$
b0zzzz B$
b1 A$
b1111 @$
b111 ?$
1>$
1=$
0<$
1;$
1:$
19$
18$
17$
16$
15$
04$
13$
12$
11$
10$
0/$
1.$
0-$
0,$
0+$
0*$
0)$
b1 ($
b0 '$
0&$
1%$
b0 $$
b1 #$
b1 "$
b0xxx !$
b0xxx ~#
b1111 }#
b111 |#
1{#
0z#
0y#
1x#
1w#
0v#
1u#
0t#
1s#
0r#
1q#
0p#
0o#
0n#
0m#
0l#
1k#
1j#
0i#
0h#
1g#
1f#
0e#
0d#
1c#
0b#
1a#
1`#
0_#
1^#
0]#
1\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
b110 T#
b1 S#
0R#
1Q#
b1 P#
b0xxx O#
b0xxx N#
b110 M#
b111 L#
b1111 K#
b111 J#
1I#
0H#
1G#
1F#
0E#
1D#
0C#
0B#
1A#
0@#
0?#
0>#
1=#
1<#
1;#
0:#
19#
08#
07#
06#
05#
04#
13#
12#
01#
10#
1/#
0.#
0-#
1,#
0+#
1*#
0)#
0(#
0'#
1&#
1%#
0$#
1##
0"#
1!#
1~"
0}"
0|"
0{"
0z"
0y"
1x"
0w"
1v"
1u"
0t"
0s"
1r"
0q"
1p"
1o"
0n"
1m"
0l"
1k"
1j"
0i"
1h"
0g"
1f"
0e"
1d"
1c"
0b"
0a"
0`"
1_"
0^"
0]"
0\"
0["
bx Z"
bx Y"
b110 X"
b1 W"
b110 V"
b1 U"
b0 T"
b111 S"
b1 R"
b0 Q"
b1 P"
b100 O"
b0 N"
b1111 M"
b111 L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
1="
0<"
1;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
11"
00"
1/"
0."
0-"
0,"
1+"
0*"
1)"
0("
0'"
0&"
0%"
0$"
1#"
0""
0!"
0~
0}
0|
0{
0z
1y
1x
0w
0v
0u
0t
b100 s
b100 r
b11 q
b111 p
b100 o
0n
b100 m
b111 l
b111 i
b100 h
b100 g
b11 f
b111 e
b1 d
1c
b1 b
b0 a
b1111 ^
b111 ]
b100 \
b100 [
b1 Z
b0 Y
b0 X
b1 W
b0 V
1U
0T
b0 S
b1 R
b1111 O
b111 N
b0 M
b100 L
b0 K
b111 J
b111 I
b110 H
b1 G
1F
0E
b1 D
bx C
b111 B
1A
b1111 >
b111 =
bx <
bx ;
b1 :
bx 9
bx 6
b1 5
b0 4
b111 3
b1 2
b0 1
b1 0
b100 /
b0 .
b1111 -
b111 ,
0+
b0 *
0)
b1111 (
b111 '
bx $
bx #
bx "
bx !
$end
#1000
1+
#3000
b1 "
b1 <
b1 !
b1 Z"
b110 #
b110 Y"
b0 W"
0="
0;"
1B#
0+"
0G#
1(#
0A#
1+#
0)"
b0 R"
b0 S#
b0 P#
0I#
0H#
b100 X"
1'#
1?#
0##
1F#
11"
0s#
b100 $$
00$
1$#
0&#
0~"
1D#
0E#
1/"
0q#
1r#
b100 Q"
b100 '$
b0 #$
b0 "$
1"#
0%#
0*#
09#
0v"
1}"
1;#
1>#
1h#
1p#
1z#
b0 U"
b0 ($
b0 A$
b0 P"
b0 E$
b111 T"
b111 F$
1n"
1g"
0!#
0k"
03#
0u"
1w"
1{"
b100 M#
b100 V"
b100 T#
0:#
1-#
0=#
1e#
0g#
1o#
1y#
0{#
1-$
b100 9
b0 :
1`"
0f"
0h"
1i"
0o"
1t"
0,#
0<#
1U#
0f#
1n#
0x#
1+$
1,$
b1 K
b100 M
b100 L
0F
b0 G
b111 B
0A
b0 2
b0 D
b100 6
b100 C
b0 J
b0 I
b100 H
b100 1
b100 S
b100 V
b100 \
b100 [
0U
b0 Z
b0 W
b0 5
b0 R
b100 h
b111 4
b111 a
b100 g
0c
b11 f
b0 d
b0 0
b0 b
0Q#
0%$
0D$
1)
b11 (
b11 -
b11 >
b11 O
b11 ^
b11 M"
b11 K#
b11 }#
b11 @$
#4000
0+
0)
#5000
0/#
b10 P#
b1 #$
b1 "$
b10 R"
b10 S#
b1 U"
b1 ($
b0 $$
b100 W"
1##
1%#
1.#
1s#
1{#
b0 Q"
b0 '$
1F"
0*#
1y"
0(#
1F#
0H#
1l#
0r#
0z#
1D"
0)#
1@#
0+#
0'#
1D#
0E#
0G#
1i#
0k#
b101 T$
01"
b0 X"
1&#
1s"
0$#
0A#
1B#
1g#
0j#
b100 A$
b100 P"
b100 E$
b101 O"
b101 V$
0/"
0%"
0("
0."
1l"
1o"
0r"
1q"
1|"
0p"
0x"
1u"
1w"
02#
1f#
0a#
1]#
0c#
1d#
0h#
0o#
05$
1<$
0=$
b0 T"
b0 F$
1J$
0K$
1N$
0#"
0""
0&"
0,"
b100 :
1["
1]"
1a"
0d"
1e"
0j"
0m"
0n"
0t"
b1011 M#
b1011 V"
b1011 T#
00#
1V#
1W#
1Z#
0^#
1b#
0e#
0n#
03$
08$
0;$
0H$
0I$
0L$
0M$
b0zz0 S$
0y
1!"
b10 2
b10 D
b100 M
b10 G
b100 L
b111 B
b1011 6
b1011 C
b1011 H
b11 K
b1 Z
b100 \
b1 5
b1 R
b1 W
b100 [
b0 V
b0 1
b0 S
b100 0
b100 b
b100 d
b100 h
b100 g
b0 e
b0 f
b0 4
b0 a
b100 s
b100 r
b0 q
b101 o
b0 p
b101 /
b101 m
bx 3
bx l
b0 S"
b0 W$
b0 9
b0 '
b0 ,
b0 =
b0 N
b0 ]
b0 i
b0 L"
b0 J#
b0 |#
b0 ?$
b0 R$
b10 *
b10 .
b10 N"
1+
#6000
b0 #
b0 Y"
b100 !
b100 Z"
b100 "
b100 <
b0 $
b0 ;
1)
#7000
0)
#8000
b1 P#
1I#
b1 R"
b1 S#
0?#
1+#
0;#
0s#
b101 X"
0&#
19#
1:#
17#
1F#
0H#
0l#
1r#
1."
1%"
0##
0%#
13#
1'#
16#
0C#
1D#
0E#
0G#
0i#
1k#
1,"
1""
0y"
1*#
12#
1$#
0@#
0A#
1B#
0g#
1j#
0>$
1Q$
b110 T$
0l"
0i"
0o"
0g"
1k"
11#
1p"
1x"
0u"
0f#
0]#
1h#
1o#
0y#
15$
0<$
b101 T"
b101 F$
1P$
0J$
b110 O"
b110 V$
b101 9
b100 :
0["
0_"
0a"
1f"
1h"
1j"
1m"
1n"
1t"
b1000 M#
b1000 V"
b1000 T#
0V#
0Z#
1^#
1e#
1n#
1x#
13$
1;$
0G$
1H$
1I$
1K$
1O$
b1zz1 S$
1A
b11 J
b101 I
1E
b100 L
b1 G
b111 B
b1 2
b1 D
bx 6
bx C
b1000 H
b0 K
b100 \
1T
b100 [
b1 Z
b1 W
b1 5
b1 R
b10 f
b100 h
b101 4
b101 a
b100 g
b101 e
b100 d
b100 0
b100 b
b11 q
b100 s
1n
b100 r
b110 o
b1011 p
b110 /
b110 m
b1011 3
b1011 l
1R#
1&$
b1011 S"
b1011 W$
1U$
b1101 '
b1101 ,
b1101 =
b1101 N
b1101 ]
b1101 i
b1101 L"
b1101 J#
b1101 |#
b1101 ?$
b1101 R$
#9000
b101 $
b101 ;
b101 #
b101 Y"
1)
#10000
0)
#11000
