#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 22 09:51:14 2024
# Process ID: 17240
# Current directory: C:/Users/asus/Documents/vivado/lab3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16424 C:\Users\asus\Documents\vivado\lab3\project_1\project_1.xpr
# Log file: C:/Users/asus/Documents/vivado/lab3/project_1/vivado.log
# Journal file: C:/Users/asus/Documents/vivado/lab3/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/asus/Documents/vivado/lab3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 820.738 ; gain = 198.406
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Fri Mar 22 09:51:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1288.602 ; gain = 458.996
set_property IOSTANDARD LVCMOS33 [get_ports [list {a_bi[7]} {a_bi[6]} {a_bi[5]} {a_bi[4]} {a_bi[3]} {a_bi[2]} {a_bi[1]} {a_bi[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {b_bi[7]} {b_bi[6]} {b_bi[5]} {b_bi[4]} {b_bi[3]} {b_bi[2]} {b_bi[1]} {b_bi[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {y_bo[11]} {y_bo[10]} {y_bo[9]} {y_bo[8]} {y_bo[7]} {y_bo[6]} {y_bo[5]} {y_bo[4]} {y_bo[3]} {y_bo[2]} {y_bo[1]} {y_bo[0]}]]
file mkdir C:/Users/asus/Documents/vivado/lab3/project_1/project_1.srcs/constrs_1/new
close [ open C:/Users/asus/Documents/vivado/lab3/project_1/project_1.srcs/constrs_1/new/configuration.xdc w ]
add_files -fileset constrs_1 C:/Users/asus/Documents/vivado/lab3/project_1/project_1.srcs/constrs_1/new/configuration.xdc
set_property target_constrs_file C:/Users/asus/Documents/vivado/lab3/project_1/project_1.srcs/constrs_1/new/configuration.xdc [current_fileset -constrset]
save_constraints -force
place_ports {a_bi[7]} R13
place_ports {a_bi[6]} U18
place_ports {a_bi[5]} T18
place_ports {a_bi[4]} R17
place_ports {a_bi[3]} R15
place_ports {a_bi[2]} M13
place_ports {a_bi[1]} L16
place_ports {a_bi[0]} J15
place_ports {b_bi[7]} V10
place_ports {b_bi[6]} U11
place_ports {b_bi[5]} U12
place_ports {b_bi[4]} H6
place_ports {b_bi[3]} T13
place_ports {b_bi[2]} R16
place_ports {b_bi[1]} U8
place_ports {b_bi[0]} T8
save_constraints
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/asus/Documents/vivado/lab3/project_1/project_1.srcs/constrs_1/new/configuration.xdc]
Finished Parsing XDC File [C:/Users/asus/Documents/vivado/lab3/project_1/project_1.srcs/constrs_1/new/configuration.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1863.930 ; gain = 61.766
set_property IOSTANDARD M [get_ports [list clk_i]]
ERROR: [Common 17-69] Command failed: Invalid I/O Standard 'M'. Default I/O Standard is used instead
set_property IOSTANDARD LVCMOS33 [get_ports [list busy_o]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list start_i]]
save_constraints
place_ports clk_i M17
place_ports rst_i P17
place_ports clk_i E3
place_ports start_i M17
place_ports busy_o H17
save_constraints
place_ports {y_bo[11]} T16
set_property package_pin "" [get_ports [list  {y_bo[10]}]]
place_ports busy_o V15
place_ports {y_bo[0]} H17
place_ports {y_bo[1]} K15
place_ports {y_bo[2]} J13
place_ports {y_bo[3]} N14
place_ports {y_bo[4]} R18
place_ports {y_bo[5]} V17
place_ports {y_bo[6]} U17
place_ports {y_bo[7]} U16
set_property package_pin "" [get_ports [list  {y_bo[8]}]]
place_ports {y_bo[8]} V16
place_ports {y_bo[9]} T15
place_ports {y_bo[10]} U14
save_constraints
close_design
reset_run synth_1
launch_runs synth_1 -jobs 3
[Fri Mar 22 10:08:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/asus/Documents/vivado/lab3/project_1/project_1.srcs/constrs_1/new/configuration.xdc]
Finished Parsing XDC File [C:/Users/asus/Documents/vivado/lab3/project_1/project_1.srcs/constrs_1/new/configuration.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.578 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1975.742 ; gain = 0.043
[Fri Mar 22 10:12:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Mar 22 10:13:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1987.488 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1987.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs impl_1 -jobs 3
[Fri Mar 22 10:27:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 22 10:27:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Mar 22 10:30:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/impl_1/runme.log
close_project
open_project C:/Users/asus/Documents/vivado/lab3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Fri Mar 22 10:34:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/asus/Documents/vivado/lab3/project_1/project_1.srcs/constrs_1/new/configuration.xdc]
Finished Parsing XDC File [C:/Users/asus/Documents/vivado/lab3/project_1/project_1.srcs/constrs_1/new/configuration.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.816 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2044.816 ; gain = 0.000
[Fri Mar 22 10:37:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Mar 22 10:38:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2047.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2047.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2047.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.809 ; gain = 17.914
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3233A
set_property PROGRAM.FILE {C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/impl_1/func.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/asus/Documents/vivado/lab3/project_1/project_1.runs/impl_1/func.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3233A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3233A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3233A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3233A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 12:08:07 2024...
