

================================================================
== Vitis HLS Report for 'collect_input_Pipeline_VITIS_LOOP_91_2'
================================================================
* Date:           Fri Dec  9 11:05:04 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_91_2  |        0|        8|         3|          2|          2|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     167|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     142|    -|
|Register         |        -|     -|     106|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     106|     309|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_182_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln173_1_fu_299_p2             |         +|   0|  0|  19|          12|          12|
    |add_ln173_2_fu_334_p2             |         +|   0|  0|  19|          12|          12|
    |add_ln173_3_fu_356_p2             |         +|   0|  0|  19|          12|          12|
    |add_ln173_fu_200_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln91_fu_318_p2                |         +|   0|  0|  20|          13|           3|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln91_fu_176_p2               |      icmp|   0|  0|  11|          11|          11|
    |or_ln100_fu_329_p2                |        or|   0|  0|  12|          12|           2|
    |or_ln102_fu_351_p2                |        or|   0|  0|  12|          12|           2|
    |or_ln98_fu_293_p2                 |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 167|         122|          72|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |I_address0                   |  14|          3|   12|         36|
    |I_address1                   |  14|          3|   12|         36|
    |I_d0                         |  14|          3|   32|         96|
    |I_d1                         |  14|          3|   32|         96|
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load      |   9|          2|   11|         22|
    |empty_86_fu_100              |   9|          2|   11|         22|
    |in_st_blk_n                  |   9|          2|    1|          2|
    |y_fu_96                      |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 142|         31|  129|        347|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_86_fu_100              |  11|   0|   11|          0|
    |icmp_ln91_reg_395            |   1|   0|    1|          0|
    |trunc_ln173_reg_399          |  12|   0|   12|          0|
    |trunc_ln95_5_reg_405         |  16|   0|   16|          0|
    |trunc_ln95_6_reg_410         |  16|   0|   16|          0|
    |trunc_ln95_7_reg_415         |  16|   0|   16|          0|
    |trunc_ln95_8_reg_420         |  16|   0|   16|          0|
    |y_fu_96                      |  13|   0|   13|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 106|   0|  106|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  collect_input_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  collect_input_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  collect_input_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  collect_input_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  collect_input_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  collect_input_Pipeline_VITIS_LOOP_91_2|  return value|
|in_st_dout            |   in|  128|     ap_fifo|                                   in_st|       pointer|
|in_st_num_data_valid  |   in|    2|     ap_fifo|                                   in_st|       pointer|
|in_st_fifo_cap        |   in|    2|     ap_fifo|                                   in_st|       pointer|
|in_st_empty_n         |   in|    1|     ap_fifo|                                   in_st|       pointer|
|in_st_read            |  out|    1|     ap_fifo|                                   in_st|       pointer|
|empty                 |   in|   11|     ap_none|                                   empty|        scalar|
|zext_ln173_3          |   in|   12|     ap_none|                            zext_ln173_3|        scalar|
|I_address0            |  out|   12|   ap_memory|                                       I|         array|
|I_ce0                 |  out|    1|   ap_memory|                                       I|         array|
|I_we0                 |  out|    1|   ap_memory|                                       I|         array|
|I_d0                  |  out|   32|   ap_memory|                                       I|         array|
|I_address1            |  out|   12|   ap_memory|                                       I|         array|
|I_ce1                 |  out|    1|   ap_memory|                                       I|         array|
|I_we1                 |  out|    1|   ap_memory|                                       I|         array|
|I_d1                  |  out|   32|   ap_memory|                                       I|         array|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

