#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jun 10 15:58:50 2023
# Process ID: 158866
# Current directory: /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/impl_1
# Command line: vivado -log echo_server_mem_test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source echo_server_mem_test_wrapper.tcl -notrace
# Log file: /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/impl_1/echo_server_mem_test_wrapper.vdi
# Journal file: /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/impl_1/vivado.jou
# Running On: jk, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 12, Host memory: 6062 MB
#-----------------------------------------------------------
source echo_server_mem_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2610.863 ; gain = 0.000 ; free physical = 1603 ; free virtual = 3256
Command: link_design -top echo_server_mem_test_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0.dcp' for cell 'echo_server_mem_test_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0.dcp' for cell 'echo_server_mem_test_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/echo_server_mem_test_axi_smc_1.dcp' for cell 'echo_server_mem_test_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_timer_0_0/echo_server_mem_test_axi_timer_0_0.dcp' for cell 'echo_server_mem_test_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_uartlite_0_0/echo_server_mem_test_axi_uartlite_0_0.dcp' for cell 'echo_server_mem_test_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0.dcp' for cell 'echo_server_mem_test_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_inverter_module_0_0/echo_server_mem_test_inverter_module_0_0.dcp' for cell 'echo_server_mem_test_i/inverter_module_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mdm_1_0/echo_server_mem_test_mdm_1_0.dcp' for cell 'echo_server_mem_test_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_0/echo_server_mem_test_microblaze_0_0.dcp' for cell 'echo_server_mem_test_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_axi_intc_0/echo_server_mem_test_microblaze_0_axi_intc_0.dcp' for cell 'echo_server_mem_test_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0.dcp' for cell 'echo_server_mem_test_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mii_to_rmii_0_0/echo_server_mem_test_mii_to_rmii_0_0.dcp' for cell 'echo_server_mem_test_i/mii_to_rmii_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_clk_wiz_1_100M_0/echo_server_mem_test_rst_clk_wiz_1_100M_0.dcp' for cell 'echo_server_mem_test_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_mig_7series_0_81M_2/echo_server_mem_test_rst_mig_7series_0_81M_2.dcp' for cell 'echo_server_mem_test_i/rst_mig_7series_0_81M'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_0_3/echo_server_mem_test_system_ila_0_3.dcp' for cell 'echo_server_mem_test_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_1_1/echo_server_mem_test_system_ila_1_1.dcp' for cell 'echo_server_mem_test_i/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_xbar_0/echo_server_mem_test_xbar_0.dcp' for cell 'echo_server_mem_test_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_dlmb_bram_if_cntlr_0/echo_server_mem_test_dlmb_bram_if_cntlr_0.dcp' for cell 'echo_server_mem_test_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_dlmb_v10_0/echo_server_mem_test_dlmb_v10_0.dcp' for cell 'echo_server_mem_test_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_ilmb_bram_if_cntlr_0/echo_server_mem_test_ilmb_bram_if_cntlr_0.dcp' for cell 'echo_server_mem_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_ilmb_v10_0/echo_server_mem_test_ilmb_v10_0.dcp' for cell 'echo_server_mem_test_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_lmb_bram_0/echo_server_mem_test_lmb_bram_0.dcp' for cell 'echo_server_mem_test_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2610.863 ; gain = 0.000 ; free physical = 1136 ; free virtual = 2790
INFO: [Netlist 29-17] Analyzing 2139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. echo_server_mem_test_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. echo_server_mem_test_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_ddr2_clk_ibuf/se_input_clk.u_ibufg_sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'echo_server_mem_test_i/axi_ethernetlite_0/phy_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'echo_server_mem_test_i/axi_ethernetlite_0/phy_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'echo_server_mem_test_i/mig_7series_0/sys_clk_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: echo_server_mem_test_i/system_ila_0/inst/ila_lib UUID: 22e6e8d8-6e60-5319-9379-e80cdd70353e 
INFO: [Chipscope 16-324] Core: echo_server_mem_test_i/system_ila_1/inst/ila_lib UUID: 2e70616b-3667-5a52-8c92-7917e973f2ff 
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_1/bd_2d1e_psr0_0_board.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_1/bd_2d1e_psr0_0_board.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0.xdc] for cell 'echo_server_mem_test_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0.xdc] for cell 'echo_server_mem_test_i/axi_dma_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_mig_7series_0_81M_2/echo_server_mem_test_rst_mig_7series_0_81M_2.xdc] for cell 'echo_server_mem_test_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_mig_7series_0_81M_2/echo_server_mem_test_rst_mig_7series_0_81M_2.xdc] for cell 'echo_server_mem_test_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_mig_7series_0_81M_2/echo_server_mem_test_rst_mig_7series_0_81M_2_board.xdc] for cell 'echo_server_mem_test_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_mig_7series_0_81M_2/echo_server_mem_test_rst_mig_7series_0_81M_2_board.xdc] for cell 'echo_server_mem_test_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_3/bd_2d1e_psr_aclk1_0.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_3/bd_2d1e_psr_aclk1_0.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_3/bd_2d1e_psr_aclk1_0_board.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_3/bd_2d1e_psr_aclk1_0_board.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_2/bd_2d1e_psr_aclk_0.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_2/bd_2d1e_psr_aclk_0.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_2/bd_2d1e_psr_aclk_0_board.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_2/bd_2d1e_psr_aclk_0_board.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_1/bd_2d1e_psr0_0.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/bd_0/ip/ip_1/bd_2d1e_psr0_0.xdc] for cell 'echo_server_mem_test_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_0/echo_server_mem_test_microblaze_0_0.xdc] for cell 'echo_server_mem_test_i/microblaze_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_0/echo_server_mem_test_microblaze_0_0.xdc] for cell 'echo_server_mem_test_i/microblaze_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mii_to_rmii_0_0/echo_server_mem_test_mii_to_rmii_0_0_board.xdc] for cell 'echo_server_mem_test_i/mii_to_rmii_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mii_to_rmii_0_0/echo_server_mem_test_mii_to_rmii_0_0_board.xdc] for cell 'echo_server_mem_test_i/mii_to_rmii_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_uartlite_0_0/echo_server_mem_test_axi_uartlite_0_0.xdc] for cell 'echo_server_mem_test_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_uartlite_0_0/echo_server_mem_test_axi_uartlite_0_0.xdc] for cell 'echo_server_mem_test_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_uartlite_0_0/echo_server_mem_test_axi_uartlite_0_0_board.xdc] for cell 'echo_server_mem_test_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_uartlite_0_0/echo_server_mem_test_axi_uartlite_0_0_board.xdc] for cell 'echo_server_mem_test_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_timer_0_0/echo_server_mem_test_axi_timer_0_0.xdc] for cell 'echo_server_mem_test_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_timer_0_0/echo_server_mem_test_axi_timer_0_0.xdc] for cell 'echo_server_mem_test_i/axi_timer_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0.xdc] for cell 'echo_server_mem_test_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0.xdc] for cell 'echo_server_mem_test_i/axi_ethernetlite_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0_board.xdc] for cell 'echo_server_mem_test_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0_board.xdc] for cell 'echo_server_mem_test_i/axi_ethernetlite_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/user_design/constraints/echo_server_mem_test_mig_7series_0_0.xdc] for cell 'echo_server_mem_test_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: echo_server_mem_test_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/user_design/constraints/echo_server_mem_test_mig_7series_0_0.xdc:41]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/user_design/constraints/echo_server_mem_test_mig_7series_0_0.xdc:265]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/user_design/constraints/echo_server_mem_test_mig_7series_0_0.xdc:266]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/user_design/constraints/echo_server_mem_test_mig_7series_0_0.xdc] for cell 'echo_server_mem_test_i/mig_7series_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_clk_wiz_1_100M_0/echo_server_mem_test_rst_clk_wiz_1_100M_0.xdc] for cell 'echo_server_mem_test_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_clk_wiz_1_100M_0/echo_server_mem_test_rst_clk_wiz_1_100M_0.xdc] for cell 'echo_server_mem_test_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_clk_wiz_1_100M_0/echo_server_mem_test_rst_clk_wiz_1_100M_0_board.xdc] for cell 'echo_server_mem_test_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_clk_wiz_1_100M_0/echo_server_mem_test_rst_clk_wiz_1_100M_0_board.xdc] for cell 'echo_server_mem_test_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0.xdc] for cell 'echo_server_mem_test_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3161.930 ; gain = 495.039 ; free physical = 452 ; free virtual = 2124
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0.xdc] for cell 'echo_server_mem_test_i/clk_wiz_1/inst'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0_board.xdc] for cell 'echo_server_mem_test_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0_board.xdc] for cell 'echo_server_mem_test_i/clk_wiz_1/inst'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_axi_intc_0/echo_server_mem_test_microblaze_0_axi_intc_0.xdc] for cell 'echo_server_mem_test_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_axi_intc_0/echo_server_mem_test_microblaze_0_axi_intc_0.xdc] for cell 'echo_server_mem_test_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.srcs/constrs_1/imports/new/eth_ref_clk.xdc]
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.srcs/constrs_1/imports/new/eth_ref_clk.xdc]
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_axi_intc_0/echo_server_mem_test_microblaze_0_axi_intc_0_clocks.xdc] for cell 'echo_server_mem_test_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_axi_intc_0/echo_server_mem_test_microblaze_0_axi_intc_0_clocks.xdc] for cell 'echo_server_mem_test_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mdm_1_0/echo_server_mem_test_mdm_1_0.xdc] for cell 'echo_server_mem_test_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mdm_1_0/echo_server_mem_test_mdm_1_0.xdc:50]
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mdm_1_0/echo_server_mem_test_mdm_1_0.xdc] for cell 'echo_server_mem_test_i/mdm_1/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0_clocks.xdc] for cell 'echo_server_mem_test_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0_clocks.xdc] for cell 'echo_server_mem_test_i/axi_ethernetlite_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0_clocks.xdc] for cell 'echo_server_mem_test_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0_clocks.xdc] for cell 'echo_server_mem_test_i/axi_dma_0/U0'
INFO: [Project 1-1714] 109 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'echo_server_mem_test_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3434.062 ; gain = 0.000 ; free physical = 466 ; free virtual = 2144
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1144 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 596 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 34 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 386 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 40 instances

41 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 3434.062 ; gain = 823.199 ; free physical = 466 ; free virtual = 2144
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3434.062 ; gain = 0.000 ; free physical = 466 ; free virtual = 2144

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14d1c23cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3434.062 ; gain = 0.000 ; free physical = 436 ; free virtual = 2115

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4953af2e0fa4db1d.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3467.867 ; gain = 0.000 ; free physical = 991 ; free virtual = 1860
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ea72c033

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3467.867 ; gain = 33.805 ; free physical = 991 ; free virtual = 1860

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2 into driver instance echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 into driver instance echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_9__0, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance echo_server_mem_test_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance echo_server_mem_test_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance echo_server_mem_test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__1 into driver instance echo_server_mem_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[1]_i_1 into driver instance echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[0]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_full[5]_i_3 into driver instance echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_1 into driver instance echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][0]_srl8_i_1 into driver instance echo_server_mem_test_i/mig_7series_0/u_echo_server_mem_test_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance echo_server_mem_test_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance echo_server_mem_test_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 37 inverter(s) to 132 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 189de9f66

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3467.867 ; gain = 33.805 ; free physical = 1023 ; free virtual = 1894
INFO: [Opt 31-389] Phase Retarget created 380 cells and removed 646 cells
INFO: [Opt 31-1021] In phase Retarget, 152 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 201b42c54

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3467.867 ; gain = 33.805 ; free physical = 1025 ; free virtual = 1896
INFO: [Opt 31-389] Phase Constant propagation created 334 cells and removed 1642 cells
INFO: [Opt 31-1021] In phase Constant propagation, 114 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b9e23bf6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 3467.867 ; gain = 33.805 ; free physical = 1024 ; free virtual = 1895
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 959 cells
INFO: [Opt 31-1021] In phase Sweep, 2648 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net echo_server_mem_test_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1ec11467d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3467.867 ; gain = 33.805 ; free physical = 1022 ; free virtual = 1894
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1ec11467d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3467.867 ; gain = 33.805 ; free physical = 1022 ; free virtual = 1894
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1428a5d36

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3467.867 ; gain = 33.805 ; free physical = 1019 ; free virtual = 1891
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 105 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             380  |             646  |                                            152  |
|  Constant propagation         |             334  |            1642  |                                            114  |
|  Sweep                        |               0  |             959  |                                           2648  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            105  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3467.867 ; gain = 0.000 ; free physical = 1019 ; free virtual = 1891
Ending Logic Optimization Task | Checksum: 1ccfb9635

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3467.867 ; gain = 33.805 ; free physical = 1019 ; free virtual = 1891

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 12 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 40 newly gated: 12 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 1959430d8

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4031.062 ; gain = 0.000 ; free physical = 931 ; free virtual = 1818
Ending Power Optimization Task | Checksum: 1959430d8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4031.062 ; gain = 563.195 ; free physical = 965 ; free virtual = 1853

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e5892c8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4031.062 ; gain = 0.000 ; free physical = 969 ; free virtual = 1859
Ending Final Cleanup Task | Checksum: 1e5892c8c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4031.062 ; gain = 0.000 ; free physical = 966 ; free virtual = 1856

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4031.062 ; gain = 0.000 ; free physical = 966 ; free virtual = 1856
Ending Netlist Obfuscation Task | Checksum: 1e5892c8c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4031.062 ; gain = 0.000 ; free physical = 966 ; free virtual = 1856
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 4031.062 ; gain = 597.000 ; free physical = 966 ; free virtual = 1856
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4031.062 ; gain = 0.000 ; free physical = 925 ; free virtual = 1819
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/impl_1/echo_server_mem_test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file echo_server_mem_test_wrapper_drc_opted.rpt -pb echo_server_mem_test_wrapper_drc_opted.pb -rpx echo_server_mem_test_wrapper_drc_opted.rpx
Command: report_drc -file echo_server_mem_test_wrapper_drc_opted.rpt -pb echo_server_mem_test_wrapper_drc_opted.pb -rpx echo_server_mem_test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/impl_1/echo_server_mem_test_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 787 ; free virtual = 1711
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: feaf74c4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 787 ; free virtual = 1711
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 787 ; free virtual = 1711

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6c4bfe90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 815 ; free virtual = 1744

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1194a4447

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 757 ; free virtual = 1689

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1194a4447

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 757 ; free virtual = 1689
Phase 1 Placer Initialization | Checksum: 1194a4447

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 758 ; free virtual = 1690

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d0bfcbca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 721 ; free virtual = 1653

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 194320959

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 710 ; free virtual = 1643

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 194320959

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 710 ; free virtual = 1643

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1830 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 778 nets or LUTs. Breaked 0 LUT, combined 778 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 620 ; free virtual = 1617

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            778  |                   778  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            778  |                   778  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1380f661d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 622 ; free virtual = 1619
Phase 2.4 Global Placement Core | Checksum: 169350cd3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:25 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 616 ; free virtual = 1614
Phase 2 Global Placement | Checksum: 169350cd3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:25 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 630 ; free virtual = 1629

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ccf32d52

Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 623 ; free virtual = 1622

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f0a924e0

Time (s): cpu = 00:01:15 ; elapsed = 00:00:29 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 618 ; free virtual = 1619

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1556aeb30

Time (s): cpu = 00:01:15 ; elapsed = 00:00:29 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 618 ; free virtual = 1619

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c7983c83

Time (s): cpu = 00:01:15 ; elapsed = 00:00:29 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 618 ; free virtual = 1619

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: efaff55f

Time (s): cpu = 00:01:25 ; elapsed = 00:00:31 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 612 ; free virtual = 1613

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 137a430aa

Time (s): cpu = 00:01:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 593 ; free virtual = 1594

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ce5a72f3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:39 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 593 ; free virtual = 1594

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1bddff4e1

Time (s): cpu = 00:01:33 ; elapsed = 00:00:39 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 593 ; free virtual = 1594
Phase 3 Detail Placement | Checksum: 1bddff4e1

Time (s): cpu = 00:01:33 ; elapsed = 00:00:39 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 593 ; free virtual = 1594

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 200ee32e5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20d57db4c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 582 ; free virtual = 1584
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2816807fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 582 ; free virtual = 1584
Phase 4.1.1.1 BUFG Insertion | Checksum: 200ee32e5

Time (s): cpu = 00:01:54 ; elapsed = 00:00:45 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 582 ; free virtual = 1584

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.549. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e9666fcf

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 584 ; free virtual = 1585

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 584 ; free virtual = 1585
Phase 4.1 Post Commit Optimization | Checksum: 1e9666fcf

Time (s): cpu = 00:01:56 ; elapsed = 00:00:47 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 584 ; free virtual = 1585

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e9666fcf

Time (s): cpu = 00:01:56 ; elapsed = 00:00:47 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 584 ; free virtual = 1586

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e9666fcf

Time (s): cpu = 00:01:56 ; elapsed = 00:00:48 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 584 ; free virtual = 1586
Phase 4.3 Placer Reporting | Checksum: 1e9666fcf

Time (s): cpu = 00:01:56 ; elapsed = 00:00:48 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 584 ; free virtual = 1586

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 584 ; free virtual = 1586

Time (s): cpu = 00:01:56 ; elapsed = 00:00:48 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 584 ; free virtual = 1586
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18f82c494

Time (s): cpu = 00:01:57 ; elapsed = 00:00:48 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 584 ; free virtual = 1586
Ending Placer Task | Checksum: ee196035

Time (s): cpu = 00:01:57 ; elapsed = 00:00:48 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 584 ; free virtual = 1586
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:59 ; elapsed = 00:00:49 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 638 ; free virtual = 1640
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 541 ; free virtual = 1615
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/impl_1/echo_server_mem_test_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 608 ; free virtual = 1630
INFO: [runtcl-4] Executing : report_io -file echo_server_mem_test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 598 ; free virtual = 1619
INFO: [runtcl-4] Executing : report_utilization -file echo_server_mem_test_wrapper_utilization_placed.rpt -pb echo_server_mem_test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file echo_server_mem_test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 604 ; free virtual = 1627
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 479 ; free virtual = 1572
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/impl_1/echo_server_mem_test_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 87deca9c ConstDB: 0 ShapeSum: 663a9599 RouteDB: 0
Post Restoration Checksum: NetGraph: 54af60c2 NumContArr: debd0eed Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1336c6faf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 407 ; free virtual = 1452

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1336c6faf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 372 ; free virtual = 1418

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1336c6faf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 372 ; free virtual = 1419
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28b5f1a93

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 348 ; free virtual = 1398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.602  | TNS=0.000  | WHS=-3.225 | THS=-2436.966|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 21583915b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:29 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 338 ; free virtual = 1388
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.602  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1bc6e2b10

Time (s): cpu = 00:01:14 ; elapsed = 00:00:30 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 335 ; free virtual = 1386

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00369935 %
  Global Horizontal Routing Utilization  = 0.00383632 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37590
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37590
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 243c2ea9c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:30 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 328 ; free virtual = 1379

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 243c2ea9c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:30 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 328 ; free virtual = 1379
Phase 3 Initial Routing | Checksum: 16cf0e02d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 309 ; free virtual = 1361

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2945
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.656  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 29c67a863

Time (s): cpu = 00:01:49 ; elapsed = 00:00:43 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 315 ; free virtual = 1367

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.656  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 8abf74c4

Time (s): cpu = 00:01:51 ; elapsed = 00:00:44 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 315 ; free virtual = 1367
Phase 4 Rip-up And Reroute | Checksum: 8abf74c4

Time (s): cpu = 00:01:51 ; elapsed = 00:00:44 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 315 ; free virtual = 1367

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 144080db6

Time (s): cpu = 00:01:57 ; elapsed = 00:00:45 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 315 ; free virtual = 1367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.663  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: b9da8303

Time (s): cpu = 00:01:57 ; elapsed = 00:00:46 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 315 ; free virtual = 1367

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b9da8303

Time (s): cpu = 00:01:57 ; elapsed = 00:00:46 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 315 ; free virtual = 1367
Phase 5 Delay and Skew Optimization | Checksum: b9da8303

Time (s): cpu = 00:01:57 ; elapsed = 00:00:46 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 315 ; free virtual = 1367

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1651328d9

Time (s): cpu = 00:02:05 ; elapsed = 00:00:48 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 317 ; free virtual = 1369
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.663  | TNS=0.000  | WHS=-0.976 | THS=-3.441 |

Phase 6.1 Hold Fix Iter | Checksum: 20d768fe9

Time (s): cpu = 00:02:05 ; elapsed = 00:00:48 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 310 ; free virtual = 1362
Phase 6 Post Hold Fix | Checksum: 15dd5aaa1

Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 310 ; free virtual = 1362

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.59116 %
  Global Horizontal Routing Utilization  = 7.96604 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 221c2482a

Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 310 ; free virtual = 1362

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 221c2482a

Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 309 ; free virtual = 1361

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fbe73e0e

Time (s): cpu = 00:02:08 ; elapsed = 00:00:50 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 308 ; free virtual = 1361

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1156555d8

Time (s): cpu = 00:02:16 ; elapsed = 00:00:52 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 309 ; free virtual = 1362
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.663  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1156555d8

Time (s): cpu = 00:02:16 ; elapsed = 00:00:52 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 311 ; free virtual = 1364
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:16 ; elapsed = 00:00:52 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 375 ; free virtual = 1428

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:30 ; elapsed = 00:00:56 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 375 ; free virtual = 1428
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 227 ; free virtual = 1424
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/impl_1/echo_server_mem_test_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4050.109 ; gain = 0.000 ; free physical = 278 ; free virtual = 1418
INFO: [runtcl-4] Executing : report_drc -file echo_server_mem_test_wrapper_drc_routed.rpt -pb echo_server_mem_test_wrapper_drc_routed.pb -rpx echo_server_mem_test_wrapper_drc_routed.rpx
Command: report_drc -file echo_server_mem_test_wrapper_drc_routed.rpt -pb echo_server_mem_test_wrapper_drc_routed.pb -rpx echo_server_mem_test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/impl_1/echo_server_mem_test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file echo_server_mem_test_wrapper_methodology_drc_routed.rpt -pb echo_server_mem_test_wrapper_methodology_drc_routed.pb -rpx echo_server_mem_test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file echo_server_mem_test_wrapper_methodology_drc_routed.rpt -pb echo_server_mem_test_wrapper_methodology_drc_routed.pb -rpx echo_server_mem_test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/impl_1/echo_server_mem_test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:48 ; elapsed = 00:00:10 . Memory (MB): peak = 4070.645 ; gain = 0.000 ; free physical = 225 ; free virtual = 1368
INFO: [runtcl-4] Executing : report_power -file echo_server_mem_test_wrapper_power_routed.rpt -pb echo_server_mem_test_wrapper_power_summary_routed.pb -rpx echo_server_mem_test_wrapper_power_routed.rpx
Command: report_power -file echo_server_mem_test_wrapper_power_routed.rpt -pb echo_server_mem_test_wrapper_power_summary_routed.pb -rpx echo_server_mem_test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
174 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 4149.641 ; gain = 78.996 ; free physical = 173 ; free virtual = 1332
INFO: [runtcl-4] Executing : report_route_status -file echo_server_mem_test_wrapper_route_status.rpt -pb echo_server_mem_test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file echo_server_mem_test_wrapper_timing_summary_routed.rpt -pb echo_server_mem_test_wrapper_timing_summary_routed.pb -rpx echo_server_mem_test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file echo_server_mem_test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file echo_server_mem_test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file echo_server_mem_test_wrapper_bus_skew_routed.rpt -pb echo_server_mem_test_wrapper_bus_skew_routed.pb -rpx echo_server_mem_test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 16:02:40 2023...
