Analysis & Synthesis report for vqe_solver
Tue May 31 00:33:07 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |vqe_solver
 14. Parameter Settings for User Entity Instance: variational_circuit1:circuit
 15. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0
 16. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0
 17. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult
 18. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:bd_mult
 19. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:bc_mult
 20. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ad_mult
 21. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qadd:re_sum
 22. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qadd:im_sum
 23. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1
 24. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qmult:ac_mult
 25. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qmult:bd_mult
 26. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qmult:bc_mult
 27. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qmult:ad_mult
 28. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qadd:re_sum
 29. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qadd:im_sum
 30. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2
 31. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult
 32. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:bd_mult
 33. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:bc_mult
 34. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ad_mult
 35. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qadd:re_sum
 36. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qadd:im_sum
 37. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3
 38. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qmult:ac_mult
 39. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qmult:bd_mult
 40. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qmult:bc_mult
 41. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qmult:ad_mult
 42. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qadd:re_sum
 43. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qadd:im_sum
 44. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|qadd:re_sum_v0
 45. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|qadd:im_sum_v0
 46. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|qadd:re_sum_v1
 47. Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|qadd:im_sum_v1
 48. Parameter Settings for User Entity Instance: clock_divider:clk
 49. Parameter Settings for User Entity Instance: output_1qb:op
 50. Parameter Settings for Inferred Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0
 51. Parameter Settings for Inferred Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1
 52. lpm_mult Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3"
 54. Port Connectivity Checks: "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2"
 55. Port Connectivity Checks: "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1"
 56. Port Connectivity Checks: "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0"
 57. Port Connectivity Checks: "variational_circuit1:circuit|matmul_1qb:mm0"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 31 00:33:07 2022       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; vqe_solver                                  ;
; Top-level Entity Name           ; vqe_solver                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 495                                         ;
; Total pins                      ; 14                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; vqe_solver         ; vqe_solver         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; DSP Block Balancing                                                             ; Logic Elements     ; Auto               ;
; Maximum DSP Block Usage                                                         ; 112                ; -1 (Unlimited)     ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Area               ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Auto Shift Register Replacement                                                 ; Off                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Always             ; Auto               ;
; Allow Any RAM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; src/hdl/vqe_solver.sv            ; yes             ; User SystemVerilog HDL File  ; /home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv                           ;         ;
; src/hdl/variational_circuit1.sv  ; yes             ; User SystemVerilog HDL File  ; /home/kris/Research/VQE_solver/src/hdl/src/hdl/variational_circuit1.sv                 ;         ;
; src/hdl/qmult.v                  ; yes             ; User Verilog HDL File        ; /home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v                                 ;         ;
; src/hdl/qadd.v                   ; yes             ; User Verilog HDL File        ; /home/kris/Research/VQE_solver/src/hdl/src/hdl/qadd.v                                  ;         ;
; src/hdl/output_1qb.sv            ; yes             ; User SystemVerilog HDL File  ; /home/kris/Research/VQE_solver/src/hdl/src/hdl/output_1qb.sv                           ;         ;
; src/hdl/matmul_1qb.sv            ; yes             ; User SystemVerilog HDL File  ; /home/kris/Research/VQE_solver/src/hdl/src/hdl/matmul_1qb.sv                           ;         ;
; src/hdl/complex_mult.v           ; yes             ; User Verilog HDL File        ; /home/kris/Research/VQE_solver/src/hdl/src/hdl/complex_mult.v                          ;         ;
; src/hdl/clock_div.v              ; yes             ; User Verilog HDL File        ; /home/kris/Research/VQE_solver/src/hdl/src/hdl/clock_div.v                             ;         ;
; y_0_399839.dat                   ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_399839.dat                                  ;         ;
; y_0_11424.dat                    ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_11424.dat                                   ;         ;
; y_0_17136.dat                    ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_17136.dat                                   ;         ;
; y_0_342719.dat                   ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_342719.dat                                  ;         ;
; y_0_0.dat                        ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_0.dat                                       ;         ;
; y_0_514079.dat                   ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_514079.dat                                  ;         ;
; y_0_571199.dat                   ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_571199.dat                                  ;         ;
; y_0_628319.dat                   ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_628319.dat                                  ;         ;
; y_0_0571199.dat                  ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_0571199.dat                                 ;         ;
; y_0_285599.dat                   ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_285599.dat                                  ;         ;
; y_0_228479.dat                   ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_228479.dat                                  ;         ;
; y_0_456959.dat                   ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/y_0_456959.dat                                  ;         ;
; vector_qb.dat                    ; yes             ; Auto-Found Unspecified File  ; /home/kris/Research/VQE_solver/src/hdl/vector_qb.dat                                   ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_e9h.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/kris/Research/VQE_solver/src/hdl/db/add_sub_e9h.tdf                              ;         ;
; db/add_sub_99h.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/kris/Research/VQE_solver/src/hdl/db/add_sub_99h.tdf                              ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 629                         ;
;                                             ;                             ;
; Combinational ALUT usage for logic          ; 882                         ;
;     -- 7 input functions                    ; 0                           ;
;     -- 6 input functions                    ; 63                          ;
;     -- 5 input functions                    ; 329                         ;
;     -- 4 input functions                    ; 182                         ;
;     -- <=3 input functions                  ; 308                         ;
;                                             ;                             ;
; Dedicated logic registers                   ; 495                         ;
;                                             ;                             ;
; I/O pins                                    ; 14                          ;
;                                             ;                             ;
; Total DSP Blocks                            ; 0                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; clock_divider:clk|count[14] ;
; Maximum fan-out                             ; 442                         ;
; Total fan-out                               ; 5622                        ;
; Average fan-out                             ; 4.00                        ;
+---------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                   ; Entity Name          ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |vqe_solver                                                ; 882 (78)            ; 495 (439)                 ; 0                 ; 0          ; 14   ; 0            ; |vqe_solver                                                                                                                                                                                                           ; vqe_solver           ; work         ;
;    |clock_divider:clk|                                     ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|clock_divider:clk                                                                                                                                                                                         ; clock_divider        ; work         ;
;    |output_1qb:op|                                         ; 466 (466)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|output_1qb:op                                                                                                                                                                                             ; output_1qb           ; work         ;
;    |variational_circuit1:circuit|                          ; 319 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit                                                                                                                                                                              ; variational_circuit1 ; work         ;
;       |matmul_1qb:mm0|                                     ; 319 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0                                                                                                                                                               ; matmul_1qb           ; work         ;
;          |complex_mult:ele_0|                              ; 132 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0                                                                                                                                            ; complex_mult         ; work         ;
;             |qadd:re_sum|                                  ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qadd:re_sum                                                                                                                                ; qadd                 ; work         ;
;             |qmult:ac_mult|                                ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult                                                                                                                              ; qmult                ; work         ;
;                |lpm_mult:Mult0_rtl_1|                      ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1                                                                                                         ; lpm_mult             ; work         ;
;                   |multcore:mult_core|                     ; 86 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1|multcore:mult_core                                                                                      ; multcore             ; work         ;
;                      |mpar_add:padder|                     ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add             ; work         ;
;                         |lpm_add_sub:adder[0]|             ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub          ; work         ;
;                            |add_sub_e9h:auto_generated|    ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_e9h:auto_generated                      ; add_sub_e9h          ; work         ;
;                         |lpm_add_sub:adder[1]|             ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub          ; work         ;
;                            |add_sub_e9h:auto_generated|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_e9h:auto_generated                      ; add_sub_e9h          ; work         ;
;                         |mpar_add:sub_par_add|             ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add             ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub          ; work         ;
;                               |add_sub_99h:auto_generated| ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_99h:auto_generated ; add_sub_99h          ; work         ;
;          |complex_mult:ele_2|                              ; 131 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2                                                                                                                                            ; complex_mult         ; work         ;
;             |qadd:re_sum|                                  ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qadd:re_sum                                                                                                                                ; qadd                 ; work         ;
;             |qmult:ac_mult|                                ; 85 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult                                                                                                                              ; qmult                ; work         ;
;                |lpm_mult:Mult0_rtl_0|                      ; 85 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0                                                                                                         ; lpm_mult             ; work         ;
;                   |multcore:mult_core|                     ; 85 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core                                                                                      ; multcore             ; work         ;
;                      |mpar_add:padder|                     ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add             ; work         ;
;                         |lpm_add_sub:adder[0]|             ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub          ; work         ;
;                            |add_sub_e9h:auto_generated|    ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_e9h:auto_generated                      ; add_sub_e9h          ; work         ;
;                         |lpm_add_sub:adder[1]|             ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub          ; work         ;
;                            |add_sub_e9h:auto_generated|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_e9h:auto_generated                      ; add_sub_e9h          ; work         ;
;                         |mpar_add:sub_par_add|             ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add             ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub          ; work         ;
;                               |add_sub_99h:auto_generated| ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_99h:auto_generated ; add_sub_99h          ; work         ;
;          |qadd:re_sum_v0|                                  ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|qadd:re_sum_v0                                                                                                                                                ; qadd                 ; work         ;
;          |qadd:re_sum_v1|                                  ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|qadd:re_sum_v1                                                                                                                                                ; qadd                 ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; y0[1][10]                               ; Merged with y0[1][0]                   ;
; y0[1][11]                               ; Merged with y0[1][0]                   ;
; y0[1][12]                               ; Merged with y0[1][0]                   ;
; y0[1][13]                               ; Merged with y0[1][0]                   ;
; y0[1][14]                               ; Merged with y0[1][0]                   ;
; y0[1][15]                               ; Merged with y0[1][0]                   ;
; y0[1][1]                                ; Merged with y0[1][0]                   ;
; y0[1][2]                                ; Merged with y0[1][0]                   ;
; y0[1][3]                                ; Merged with y0[1][0]                   ;
; y0[1][4]                                ; Merged with y0[1][0]                   ;
; y0[1][5]                                ; Merged with y0[1][0]                   ;
; y0[1][6]                                ; Merged with y0[1][0]                   ;
; y0[1][7]                                ; Merged with y0[1][0]                   ;
; y0[1][8]                                ; Merged with y0[1][0]                   ;
; y0[1][9]                                ; Merged with y0[1][0]                   ;
; y0[3][0]                                ; Merged with y0[1][0]                   ;
; y0[3][10]                               ; Merged with y0[1][0]                   ;
; y0[3][11]                               ; Merged with y0[1][0]                   ;
; y0[3][12]                               ; Merged with y0[1][0]                   ;
; y0[3][13]                               ; Merged with y0[1][0]                   ;
; y0[3][14]                               ; Merged with y0[1][0]                   ;
; y0[3][15]                               ; Merged with y0[1][0]                   ;
; y0[3][1]                                ; Merged with y0[1][0]                   ;
; y0[3][2]                                ; Merged with y0[1][0]                   ;
; y0[3][3]                                ; Merged with y0[1][0]                   ;
; y0[3][4]                                ; Merged with y0[1][0]                   ;
; y0[3][5]                                ; Merged with y0[1][0]                   ;
; y0[3][6]                                ; Merged with y0[1][0]                   ;
; y0[3][7]                                ; Merged with y0[1][0]                   ;
; y0[3][8]                                ; Merged with y0[1][0]                   ;
; y0[3][9]                                ; Merged with y0[1][0]                   ;
; y0[5][0]                                ; Merged with y0[1][0]                   ;
; y0[5][10]                               ; Merged with y0[1][0]                   ;
; y0[5][11]                               ; Merged with y0[1][0]                   ;
; y0[5][12]                               ; Merged with y0[1][0]                   ;
; y0[5][13]                               ; Merged with y0[1][0]                   ;
; y0[5][14]                               ; Merged with y0[1][0]                   ;
; y0[5][15]                               ; Merged with y0[1][0]                   ;
; y0[5][1]                                ; Merged with y0[1][0]                   ;
; y0[5][2]                                ; Merged with y0[1][0]                   ;
; y0[5][3]                                ; Merged with y0[1][0]                   ;
; y0[5][4]                                ; Merged with y0[1][0]                   ;
; y0[5][5]                                ; Merged with y0[1][0]                   ;
; y0[5][6]                                ; Merged with y0[1][0]                   ;
; y0[5][7]                                ; Merged with y0[1][0]                   ;
; y0[5][8]                                ; Merged with y0[1][0]                   ;
; y0[5][9]                                ; Merged with y0[1][0]                   ;
; y0[7][0]                                ; Merged with y0[1][0]                   ;
; y0[7][10]                               ; Merged with y0[1][0]                   ;
; y0[7][11]                               ; Merged with y0[1][0]                   ;
; y0[7][12]                               ; Merged with y0[1][0]                   ;
; y0[7][13]                               ; Merged with y0[1][0]                   ;
; y0[7][14]                               ; Merged with y0[1][0]                   ;
; y0[7][15]                               ; Merged with y0[1][0]                   ;
; y0[7][1]                                ; Merged with y0[1][0]                   ;
; y0[7][2]                                ; Merged with y0[1][0]                   ;
; y0[7][3]                                ; Merged with y0[1][0]                   ;
; y0[7][4]                                ; Merged with y0[1][0]                   ;
; y0[7][5]                                ; Merged with y0[1][0]                   ;
; y0[7][6]                                ; Merged with y0[1][0]                   ;
; y0[7][7]                                ; Merged with y0[1][0]                   ;
; y0[7][8]                                ; Merged with y0[1][0]                   ;
; y0[7][9]                                ; Merged with y0[1][0]                   ;
; y0[6][0]                                ; Merged with y0[0][0]                   ;
; y0[6][1]                                ; Merged with y0[0][1]                   ;
; y0[6][9]                                ; Merged with y0[0][9]                   ;
; y0[6][10]                               ; Merged with y0[0][10]                  ;
; y0[2][6]                                ; Merged with y0[2][0]                   ;
; y0[4][0]                                ; Merged with y0[2][0]                   ;
; y0[4][6]                                ; Merged with y0[2][0]                   ;
; y0[0][5]                                ; Merged with y0[0][2]                   ;
; y0[6][2]                                ; Merged with y0[0][2]                   ;
; y0[6][5]                                ; Merged with y0[0][2]                   ;
; y0[6][3]                                ; Merged with y0[0][3]                   ;
; y0[6][4]                                ; Merged with y0[0][4]                   ;
; y0[6][6]                                ; Merged with y0[0][6]                   ;
; y0[0][7]                                ; Merged with y0[0][14]                  ;
; y0[6][14]                               ; Merged with y0[0][14]                  ;
; y0[6][7]                                ; Merged with y0[0][14]                  ;
; y0[6][8]                                ; Merged with y0[0][8]                   ;
; y0[6][11]                               ; Merged with y0[0][11]                  ;
; y0[6][12]                               ; Merged with y0[0][12]                  ;
; y0[6][13]                               ; Merged with y0[0][13]                  ;
; y0[6][15]                               ; Merged with y0[0][15]                  ;
; y0[2][1]                                ; Merged with y0[2][12]                  ;
; y0[4][12]                               ; Merged with y0[2][12]                  ;
; y0[4][1]                                ; Merged with y0[2][12]                  ;
; y0[4][2]                                ; Merged with y0[2][2]                   ;
; y0[4][3]                                ; Merged with y0[2][3]                   ;
; y0[4][4]                                ; Merged with y0[2][4]                   ;
; y0[2][5]                                ; Merged with y0[2][14]                  ;
; y0[4][14]                               ; Merged with y0[2][14]                  ;
; y0[4][5]                                ; Merged with y0[2][14]                  ;
; y0[4][7]                                ; Merged with y0[2][7]                   ;
; y0[4][8]                                ; Merged with y0[2][8]                   ;
; y0[2][9]                                ; Merged with y0[2][11]                  ;
; y0[4][11]                               ; Merged with y0[2][11]                  ;
; y0[4][9]                                ; Merged with y0[2][11]                  ;
; y0[4][10]                               ; Merged with y0[2][10]                  ;
; y0[4][13]                               ; Merged with y0[2][13]                  ;
; psi_f_reg[35][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[37][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[39][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[41][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[43][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[45][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[47][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[33][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[31][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[29][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[27][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[25][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[23][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[21][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[19][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[17][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[15][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[13][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[11][0]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[9][0]                         ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[7][0]                         ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[5][0]                         ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[3][0]                         ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[1][0]                         ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[35][3]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][2]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][1]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][5]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][6]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][7]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][8]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][9]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][10]                       ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][11]                       ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][12]                       ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][13]                       ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[35][14]                       ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][1]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][2]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][3]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][4]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][5]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][6]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][7]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][8]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][9]                        ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][10]                       ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][11]                       ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][12]                       ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][13]                       ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[33][14]                       ; Merged with psi_f_reg[35][4]           ;
; psi_f_reg[37][13]                       ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][12]                       ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][11]                       ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][10]                       ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][9]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][8]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][7]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][6]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][5]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][4]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][3]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][2]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[37][1]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][14]                       ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][13]                       ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][12]                       ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][11]                       ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][10]                       ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][9]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][8]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][7]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][6]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][5]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][4]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][3]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][2]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[39][1]                        ; Merged with psi_f_reg[37][14]          ;
; psi_f_reg[41][13]                       ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][12]                       ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][11]                       ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][10]                       ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][9]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][8]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][7]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][6]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][5]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][4]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][3]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][2]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[41][1]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][14]                       ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][13]                       ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][12]                       ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][11]                       ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][10]                       ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][9]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][8]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][7]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][6]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][5]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][4]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][3]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][2]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[43][1]                        ; Merged with psi_f_reg[41][14]          ;
; psi_f_reg[45][13]                       ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][12]                       ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][11]                       ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][10]                       ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][9]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][8]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][7]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][6]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][5]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][4]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][3]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][2]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[45][1]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][14]                       ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][13]                       ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][12]                       ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][11]                       ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][10]                       ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][9]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][8]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][7]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][6]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][5]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][4]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][3]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][2]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[47][1]                        ; Merged with psi_f_reg[45][14]          ;
; psi_f_reg[31][2]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][3]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][4]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][5]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][6]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][7]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][8]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][9]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][10]                       ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][11]                       ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][12]                       ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][13]                       ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[31][14]                       ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][1]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][2]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][3]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][4]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][5]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][6]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][7]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][8]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][9]                        ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][10]                       ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][11]                       ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][12]                       ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][13]                       ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[29][14]                       ; Merged with psi_f_reg[31][1]           ;
; psi_f_reg[27][2]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][3]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][4]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][5]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][6]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][7]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][8]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][9]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][10]                       ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][11]                       ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][12]                       ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][13]                       ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[27][14]                       ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][1]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][2]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][3]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][4]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][5]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][6]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][7]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][8]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][9]                        ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][10]                       ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][11]                       ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][12]                       ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][13]                       ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[25][14]                       ; Merged with psi_f_reg[27][1]           ;
; psi_f_reg[23][2]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][3]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][4]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][5]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][6]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][7]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][8]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][9]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][10]                       ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][11]                       ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][12]                       ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][13]                       ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[23][14]                       ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][1]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][2]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][3]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][4]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][5]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][6]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][7]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][8]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][9]                        ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][10]                       ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][11]                       ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][12]                       ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][13]                       ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[21][14]                       ; Merged with psi_f_reg[23][1]           ;
; psi_f_reg[19][2]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][3]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][4]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][5]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][6]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][7]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][8]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][9]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][10]                       ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][11]                       ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][12]                       ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][13]                       ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[19][14]                       ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][1]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][2]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][3]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][4]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][5]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][6]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][7]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][8]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][9]                        ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][10]                       ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][11]                       ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][12]                       ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][13]                       ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[17][14]                       ; Merged with psi_f_reg[19][1]           ;
; psi_f_reg[15][2]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][3]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][4]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][5]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][6]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][7]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][8]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][9]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][10]                       ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][11]                       ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][12]                       ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][13]                       ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[15][14]                       ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][1]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][2]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][3]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][4]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][5]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][6]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][7]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][8]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][9]                        ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][10]                       ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][11]                       ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][12]                       ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][13]                       ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[13][14]                       ; Merged with psi_f_reg[15][1]           ;
; psi_f_reg[11][2]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][3]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][4]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][5]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][6]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][7]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][8]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][9]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][10]                       ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][11]                       ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][12]                       ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][13]                       ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[11][14]                       ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][1]                         ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][2]                         ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][3]                         ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][4]                         ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][5]                         ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][6]                         ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][7]                         ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][8]                         ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][9]                         ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][10]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][11]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][12]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][13]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[9][14]                        ; Merged with psi_f_reg[11][1]           ;
; psi_f_reg[7][2]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][3]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][4]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][5]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][6]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][7]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][8]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][9]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][10]                        ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][11]                        ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][12]                        ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][13]                        ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[7][14]                        ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][1]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][2]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][3]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][4]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][5]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][6]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][7]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][8]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][9]                         ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][10]                        ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][11]                        ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][12]                        ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][13]                        ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[5][14]                        ; Merged with psi_f_reg[7][1]            ;
; psi_f_reg[3][2]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][3]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][4]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][5]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][6]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][7]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][8]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][9]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][10]                        ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][11]                        ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][12]                        ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][13]                        ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[3][14]                        ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][1]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][2]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][3]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][4]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][5]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][6]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][7]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][8]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][9]                         ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][10]                        ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][11]                        ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][12]                        ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][13]                        ; Merged with psi_f_reg[3][1]            ;
; psi_f_reg[1][14]                        ; Merged with psi_f_reg[3][1]            ;
; y0[1][0]                                ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[35][4]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[37][14]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[41][14]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[45][14]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[31][1]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[27][1]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[23][1]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[19][1]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[15][1]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[11][1]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[7][1]                         ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[3][1]                         ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[37][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[39][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[41][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[43][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[45][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[47][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[35][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[33][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[31][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[29][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[27][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[25][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[23][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[21][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[19][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[17][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[15][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[13][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[11][15]                       ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[9][15]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[7][15]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[5][15]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[3][15]                        ; Stuck at GND due to stuck port data_in ;
; psi_f_reg[1][15]                        ; Stuck at GND due to stuck port data_in ;
; y0[0][14]                               ; Merged with y0[2][12]                  ;
; y0[0][13]                               ; Merged with y0[2][7]                   ;
; y0[0][0]                                ; Merged with y0[2][2]                   ;
; y0[0][10]                               ; Merged with y0[2][4]                   ;
; y0[0][3]                                ; Merged with y0[0][15]                  ;
; Total Number of Removed Registers = 490 ;                                        ;
+-----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+---------------+---------------------------+-------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                                    ;
+---------------+---------------------------+-------------------------------------------------------------------------------------------+
; y0[1][0]      ; Stuck at GND              ; psi_f_reg[35][4], psi_f_reg[37][14], psi_f_reg[41][14], psi_f_reg[45][14],                ;
;               ; due to stuck port data_in ; psi_f_reg[31][1], psi_f_reg[27][1], psi_f_reg[23][1], psi_f_reg[19][1], psi_f_reg[15][1], ;
;               ;                           ; psi_f_reg[11][1], psi_f_reg[7][1], psi_f_reg[3][1], psi_f_reg[37][15], psi_f_reg[39][15], ;
;               ;                           ; psi_f_reg[41][15], psi_f_reg[43][15], psi_f_reg[45][15], psi_f_reg[47][15],               ;
;               ;                           ; psi_f_reg[35][15], psi_f_reg[33][15], psi_f_reg[31][15], psi_f_reg[29][15],               ;
;               ;                           ; psi_f_reg[27][15], psi_f_reg[25][15], psi_f_reg[23][15], psi_f_reg[21][15],               ;
;               ;                           ; psi_f_reg[19][15], psi_f_reg[17][15], psi_f_reg[15][15], psi_f_reg[13][15],               ;
;               ;                           ; psi_f_reg[11][15], psi_f_reg[9][15], psi_f_reg[7][15], psi_f_reg[5][15],                  ;
;               ;                           ; psi_f_reg[3][15], psi_f_reg[1][15]                                                        ;
+---------------+---------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 495   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 336   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 403   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; output_1qb:op|out_reg[0]               ; 1       ;
; output_1qb:op|out_reg[1]               ; 1       ;
; output_1qb:op|out_reg[3]               ; 1       ;
; output_1qb:op|out_reg[7]               ; 1       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |vqe_solver|y0[4][15]                                                                        ;
; 97:1               ; 4 bits    ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |vqe_solver|output_1qb:op|out_reg[6]                                                         ;
; 13:1               ; 21 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |vqe_solver|y0[0][11]                                                                        ;
; 97:1               ; 4 bits    ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |vqe_solver|output_1qb:op|out_reg[0]                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qadd:re_sum|c[3]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|qadd:re_sum_v0|c[0]                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qadd:re_sum|c[13] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|qadd:re_sum_v1|c[13]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |vqe_solver ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 16    ; Signed Integer                                    ;
; n_qb           ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 16    ; Signed Integer                                   ;
; n_qb           ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                  ;
; D              ; 2     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:bd_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:bc_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ad_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qadd:re_sum ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                 ;
; N              ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qadd:im_sum ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                 ;
; N              ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qmult:ac_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qmult:bd_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qmult:bc_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qmult:ad_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qadd:re_sum ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                 ;
; N              ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1|qadd:im_sum ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                 ;
; N              ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:bd_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:bc_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ad_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qadd:re_sum ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                 ;
; N              ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qadd:im_sum ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                 ;
; N              ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qmult:ac_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qmult:bd_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qmult:bc_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qmult:ad_mult ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                   ;
; N              ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qadd:re_sum ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                 ;
; N              ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3|qadd:im_sum ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                                 ;
; N              ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|qadd:re_sum_v0 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                 ;
; N              ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|qadd:im_sum_v0 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                 ;
; N              ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|qadd:re_sum_v1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                 ;
; N              ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|qadd:im_sum_v1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; Q              ; 15    ; Signed Integer                                                                 ;
; N              ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk ;
+-------------------+-------+------------------------------------+
; Parameter Name    ; Value ; Type                               ;
+-------------------+-------+------------------------------------+
; COUNTER_SIZE      ; 15    ; Signed Integer                     ;
; COUNTER_MAX_COUNT ; 32767 ; Signed Integer                     ;
+-------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_1qb:op ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0 ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                  ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTHA                                     ; 15        ; Untyped                                                                               ;
; LPM_WIDTHB                                     ; 15        ; Untyped                                                                               ;
; LPM_WIDTHP                                     ; 30        ; Untyped                                                                               ;
; LPM_WIDTHR                                     ; 30        ; Untyped                                                                               ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                               ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                               ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                               ;
; USE_EAB                                        ; OFF       ; Untyped                                                                               ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                               ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                               ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                               ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1 ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                  ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTHA                                     ; 15        ; Untyped                                                                               ;
; LPM_WIDTHB                                     ; 15        ; Untyped                                                                               ;
; LPM_WIDTHP                                     ; 30        ; Untyped                                                                               ;
; LPM_WIDTHR                                     ; 30        ; Untyped                                                                               ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                               ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                               ;
; INPUT_A_IS_CONSTANT                            ; YES       ; Untyped                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                               ;
; USE_EAB                                        ; OFF       ; Untyped                                                                               ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                               ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                               ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                               ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                 ;
; Entity Instance                       ; variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                ;
;     -- LPM_WIDTHB                     ; 15                                                                                                ;
;     -- LPM_WIDTHP                     ; 30                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
; Entity Instance                       ; variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|lpm_mult:Mult0_rtl_1 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                ;
;     -- LPM_WIDTHB                     ; 15                                                                                                ;
;     -- LPM_WIDTHP                     ; 30                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_3"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ovr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ovr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_1"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ovr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ovr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "variational_circuit1:circuit|matmul_1qb:mm0" ;
+--------------------+-------+----------+---------------------------------+
; Port               ; Type  ; Severity ; Details                         ;
+--------------------+-------+----------+---------------------------------+
; i_vector[1..3]     ; Input ; Info     ; Stuck at GND                    ;
; i_vector[0][14..0] ; Input ; Info     ; Stuck at VCC                    ;
; i_vector[0][15]    ; Input ; Info     ; Stuck at GND                    ;
+--------------------+-------+----------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 495                         ;
;     ENA               ; 67                          ;
;     ENA SLD           ; 336                         ;
;     SCLR              ; 15                          ;
;     plain             ; 77                          ;
; arriav_lcell_comb     ; 886                         ;
;     arith             ; 255                         ;
;         1 data inputs ; 133                         ;
;         2 data inputs ; 92                          ;
;         4 data inputs ; 30                          ;
;     normal            ; 631                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 42                          ;
;         4 data inputs ; 152                         ;
;         5 data inputs ; 329                         ;
;         6 data inputs ; 63                          ;
; boundary_port         ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 8.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue May 31 00:32:43 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vqe_solver -c vqe_solver
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/hdl/vqe_solver.sv
    Info (12023): Found entity 1: vqe_solver File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/hdl/vectorproduct_11qb.sv
    Info (12023): Found entity 1: vectorproduct_11qb File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/vectorproduct_11qb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/hdl/variational_circuit1.sv
    Info (12023): Found entity 1: variational_circuit1 File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/variational_circuit1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/hdl/qmult.v
    Info (12023): Found entity 1: qmult File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file src/hdl/qadd.v
    Info (12023): Found entity 1: qadd File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/qadd.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file src/hdl/output_1qb.sv
    Info (12023): Found entity 1: output_1qb File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/output_1qb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/hdl/matmul_1qb.sv
    Info (12023): Found entity 1: matmul_1qb File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/matmul_1qb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/hdl/complex_mult.v
    Info (12023): Found entity 1: complex_mult File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/complex_mult.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/hdl/clock_div.v
    Info (12023): Found entity 1: clock_divider File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/clock_div.v Line: 1
Info (12127): Elaborating entity "vqe_solver" for the top level hierarchy
Warning (10762): Verilog HDL Case Statement warning at vqe_solver.sv(74): can't check case statement for completeness because the case expression has too many possible states File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv Line: 74
Info (12128): Elaborating entity "variational_circuit1" for hierarchy "variational_circuit1:circuit" File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv Line: 56
Info (12128): Elaborating entity "matmul_1qb" for hierarchy "variational_circuit1:circuit|matmul_1qb:mm0" File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/variational_circuit1.sv Line: 19
Info (12128): Elaborating entity "complex_mult" for hierarchy "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0" File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/matmul_1qb.sv Line: 27
Info (12128): Elaborating entity "qmult" for hierarchy "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult" File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/complex_mult.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at qmult.v(55): variable "i_multiplicand" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at qmult.v(55): variable "i_multiplier" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at qmult.v(54): inferring latch(es) for variable "ovr", which holds its previous value in one or more paths through the always construct File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v Line: 54
Info (10041): Inferred latch for "ovr" at qmult.v(54) File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v Line: 54
Info (12128): Elaborating entity "qadd" for hierarchy "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qadd:re_sum" File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/complex_mult.v Line: 60
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk" File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv Line: 61
Info (12128): Elaborating entity "output_1qb" for hierarchy "output_1qb:op" File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv Line: 69
Warning (10036): Verilog HDL or VHDL warning at output_1qb.sv(15): object "n_num" assigned a value but never read File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/output_1qb.sv Line: 15
Warning (10762): Verilog HDL Case Statement warning at output_1qb.sv(32): can't check case statement for completeness because the case expression has too many possible states File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/output_1qb.sv Line: 32
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|Mult0~macmult" File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v Line: 48
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult|Mult0~macmult" File: /home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v Line: 48
Info (12130): Elaborated megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0"
Info (12133): Instantiated megafunction "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core", which is child of megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0" File: /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0" File: /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0" File: /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e9h.tdf
    Info (12023): Found entity 1: add_sub_e9h File: /home/kris/Research/VQE_solver/src/hdl/db/add_sub_e9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0" File: /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0" File: /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_99h.tdf
    Info (12023): Found entity 1: add_sub_99h File: /home/kris/Research/VQE_solver/src/hdl/db/add_sub_99h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0|altshift:external_latency_ffs", which is child of megafunction instantiation "variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_2|qmult:ac_mult|lpm_mult:Mult0_rtl_0" File: /home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (270000): Limiting DSP block usage to 112 DSP block(s) for the partition Top
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/kris/Research/VQE_solver/src/hdl/vqe_solver.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1287 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 1273 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 527 megabytes
    Info: Processing ended: Tue May 31 00:33:07 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/kris/Research/VQE_solver/src/hdl/vqe_solver.map.smsg.


