Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.88 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.88 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\FileProject\ISE Project\chipscope\ipcore_dir\ICON_IP.vhd" into library work
Parsing entity <ICON_IP>.
Parsing architecture <ICON_IP_a> of entity <icon_ip>.
Parsing VHDL file "E:\FileProject\ISE Project\chipscope\ipcore_dir\ILA_IP.vhd" into library work
Parsing entity <ILA_IP>.
Parsing architecture <ILA_IP_a> of entity <ila_ip>.
Parsing VHDL file "E:\FileProject\ISE Project\chipscope\ipcore_dir\DCM_IP.vhd" into library work
Parsing entity <DCM_IP>.
Parsing architecture <xilinx> of entity <dcm_ip>.
Parsing VHDL file "E:\FileProject\ISE Project\chipscope\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <DCM_IP> (architecture <xilinx>) from library <work>.

Elaborating entity <ICON_IP> (architecture <ICON_IP_a>) from library <work>.

Elaborating entity <ILA_IP> (architecture <ILA_IP_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "E:\FileProject\ISE Project\chipscope\main.vhd".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <DCM_IP>.
    Related source file is "E:\FileProject\ISE Project\chipscope\ipcore_dir\DCM_IP.vhd".
    Summary:
	no macro.
Unit <DCM_IP> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ILA_IP.ngc>.
Reading core <ipcore_dir/ICON_IP.ngc>.
Loading core <ILA_IP> for timing and area information for instance <My_ILA>.
Loading core <ICON_IP> for timing and area information for instance <My_ICON>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 386
#      GND                         : 3
#      INV                         : 6
#      LUT1                        : 69
#      LUT2                        : 23
#      LUT3                        : 21
#      LUT4                        : 84
#      LUT5                        : 5
#      LUT6                        : 16
#      MUXCY_L                     : 78
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 10
#      MUXF8                       : 2
#      VCC                         : 2
#      XORCY                       : 64
# FlipFlops/Latches                : 229
#      FD                          : 10
#      FDC                         : 9
#      FDCE                        : 16
#      FDE                         : 32
#      FDP                         : 4
#      FDR                         : 58
#      FDRE                        : 89
#      FDS                         : 10
#      LDC                         : 1
# RAMS                             : 10
#      RAMB16BWER                  : 10
# Shift Registers                  : 38
#      SRL16                       : 4
#      SRL16E                      : 1
#      SRLC16E                     : 7
#      SRLC32E                     : 26
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 5
#      IBUF                        : 4
#      IBUFG                       : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 5
#      BSCAN_SPARTAN6              : 1
#      CFGLUT5                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             229  out of  11440     2%  
 Number of Slice LUTs:                  262  out of   5720     4%  
    Number used as Logic:               224  out of   5720     3%  
    Number used as Memory:               38  out of   1440     2%  
       Number used as SRL:               38

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    400
   Number with an unused Flip Flop:     171  out of    400    42%  
   Number with an unused LUT:           138  out of    400    34%  
   Number of fully used LUT-FF pairs:    91  out of    400    22%  
   Number of unique control sets:        51

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    102     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of     32    31%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------+----------------------------------------------------+-------+
Clock Signal                                                                | Clock buffer(FF name)                              | Load  |
----------------------------------------------------------------------------+----------------------------------------------------+-------+
i_clk                                                                       | DCM_SP:CLKFX                                       | 157   |
My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                              | BUFG                                               | 128   |
My_ICON/CONTROL0<13>(My_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
My_ICON/U0/iUPDATE_OUT                                                      | NONE(My_ICON/U0/U_ICON/U_iDATA_CMD)                | 1     |
----------------------------------------------------------------------------+----------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.694ns (Maximum Frequency: 129.971MHz)
   Minimum input arrival time before clock: 6.596ns
   Maximum output required time after clock: 5.043ns
   Maximum combinational path delay: 3.945ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 0.844ns (frequency: 1184.600MHz)
  Total number of paths / destination ports: 922 / 491
-------------------------------------------------------------------------
Delay:               4.052ns (Levels of Logic = 2)
  Source:            My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (FF)
  Destination:       My_ILA/U0/I_YES_D.U_ILA/U_RST/G_RST[7].U_RST (FF)
  Source Clock:      i_clk rising 0.2X
  Destination Clock: i_clk rising 0.2X

  Data Path: My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD to My_ILA/U0/I_YES_D.U_ILA/U_RST/G_RST[7].U_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.954  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (U0/I_YES_D.U_ILA/U_RST/HALT_pulse)
     LUT3:I0->O            1   0.235   0.682  U0/I_YES_D.U_ILA/U_RST/U_PRST1 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET1)
     LUT4:I3->O            8   0.254   0.943  U0/I_YES_D.U_ILA/U_RST/U_PRST0 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET0)
     FDS:S                     0.459          U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
    ----------------------------------------
    Total                      4.052ns (1.473ns logic, 2.579ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 7.694ns (frequency: 129.971MHz)
  Total number of paths / destination ports: 2026 / 361
-------------------------------------------------------------------------
Delay:               7.694ns (Levels of Logic = 5)
  Source:            My_ICON/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Source Clock:      My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: My_ICON/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.525   1.511  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.254   1.628  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O            3   0.250   0.874  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'My_ICON:CONTROL0<4>'
     begin scope: 'My_ILA:CONTROL<4>'
     LUT2:I0->O            1   0.250   0.681  U0/I_YES_D.U_ILA/U_STAT/U_STATCMD (U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.255   1.007  U0/I_YES_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.459          U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      7.694ns (1.993ns logic, 5.701ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'My_ICON/U0/iUPDATE_OUT'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            My_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       My_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      My_ICON/U0/iUPDATE_OUT rising
  Destination Clock: My_ICON/U0/iUPDATE_OUT rising

  Data Path: My_ICON/U0/U_ICON/U_iDATA_CMD to My_ICON/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 151 / 140
-------------------------------------------------------------------------
Offset:              6.596ns (Levels of Logic = 5)
  Source:            My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            3   0.254   0.874  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'My_ICON:CONTROL0<4>'
     begin scope: 'My_ILA:CONTROL<4>'
     LUT2:I0->O            1   0.250   0.681  U0/I_YES_D.U_ILA/U_STAT/U_STATCMD (U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.255   1.007  U0/I_YES_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.459          U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      6.596ns (1.472ns logic, 5.124ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 24 / 17
-------------------------------------------------------------------------
Offset:              5.427ns (Levels of Logic = 4)
  Source:            My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: i_clk rising 0.2X

  Data Path: My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.254   0.841  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE (CONTROL0<13>)
     end scope: 'My_ICON:CONTROL0<13>'
     begin scope: 'My_ILA:CONTROL<13>'
     LUT2:I1->O            4   0.254   0.803  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.459          U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      5.427ns (1.221ns logic, 4.206ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'My_ICON/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 1)
  Source:            My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       My_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: My_ICON/U0/iUPDATE_OUT rising

  Data Path: My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to My_ICON/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.725  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.459          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.120ns (0.714ns logic, 1.406ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 46 / 6
-------------------------------------------------------------------------
Offset:              5.043ns (Levels of Logic = 3)
  Source:            My_ICON/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       My_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLA:CE (PAD)
  Source Clock:      My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: My_ICON/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to My_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLA:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.525   1.511  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.254   1.628  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O            6   0.250   0.875  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE (CONTROL0<20>)
     end scope: 'My_ICON:CONTROL0<20>'
     begin scope: 'My_ILA:CONTROL<20>'
    CFGLUT5:CE                 0.000          U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLD
    ----------------------------------------
    Total                      5.043ns (1.029ns logic, 4.014ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.206ns (Levels of Logic = 0)
  Source:            My_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[0].U_IREG (FF)
  Destination:       My_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLA:I0 (PAD)
  Source Clock:      i_clk rising 0.2X

  Data Path: My_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[0].U_IREG to My_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLA:I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[0].U_IREG (U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/din_dly1<0>)
    CFGLUT5:I0                 0.000          U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLA
    ----------------------------------------
    Total                      1.206ns (0.525ns logic, 0.681ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               3.945ns (Levels of Logic = 3)
  Source:            My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       My_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLA:CE (PAD)

  Data Path: My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to My_ILA/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLA:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            6   0.254   0.875  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE (CONTROL0<20>)
     end scope: 'My_ICON:CONTROL0<20>'
     begin scope: 'My_ILA:CONTROL<20>'
    CFGLUT5:CE                 0.000          U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLD
    ----------------------------------------
    Total                      3.945ns (0.508ns logic, 3.437ns route)
                                       (12.9% logic, 87.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock My_ICON/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |         |         |    2.363|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
My_ICON/CONTROL0<13>                          |         |    4.225|         |         |
My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    7.694|         |         |         |
My_ICON/U0/iUPDATE_OUT                        |    2.958|         |         |         |
i_clk                                         |    4.392|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock My_ICON/U0/iUPDATE_OUT
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
My_ICON/U0/iUPDATE_OUT|    2.300|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_clk
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
My_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    6.525|         |         |         |
i_clk                                         |    4.052|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 44.50 secs
 
--> 

Total memory usage is 4549200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

