{"Source Block": ["oh/elink/hdl/erx_protocol.v@70:80@HdlIdDef", "   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n   reg            stream_2;\n\n\n   wire \t  ecfg_rx_enable_sync;\n   wire \t  gated_access;\n   \n   // Here we handle any alignment of the frame within an 8-cycle group,\n   // though in theory frames should only start on rising edges??\n\n"], "Clone Blocks": [["oh/elink/hdl/erx_protocol.v@71:81", "   reg [31:0]     srcaddr_2;\n   reg            stream_2;\n\n\n   wire \t  ecfg_rx_enable_sync;\n   wire \t  gated_access;\n   \n   // Here we handle any alignment of the frame within an 8-cycle group,\n   // though in theory frames should only start on rising edges??\n\n   always @( posedge rx_lclk_div4 or posedge reset) \n"]], "Diff Content": {"Delete": [[75, "   wire \t  ecfg_rx_enable_sync;\n"]], "Add": [[75, "   wire \t  rx_enable_sync;\n"]]}}