# Reading pref.tcl
# do Lab5P3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {H:/ECE2173/Lab5/Part3/Walking_One.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:51 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work H:/ECE2173/Lab5/Part3/Walking_One.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Walking_One
# -- Compiling architecture behav of Walking_One
# ** Warning: H:/ECE2173/Lab5/Part3/Walking_One.vhd(42): (vcom-1246) Range 0 downto 9 is null.
# ** Error (suppressible): H:/ECE2173/Lab5/Part3/Walking_One.vhd(42): (vcom-1272) Length of expected is 0; length of actual is 10.
# ** Note: H:/ECE2173/Lab5/Part3/Walking_One.vhd(117): VHDL Compiler exiting
# End time: 08:50:51 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lab5P3_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {H:/ECE2173/Lab5/Part3/Walking_One.vhd}"
vsim -gui -l msim_transcript work.walking_one
# vsim -gui -l msim_transcript work.walking_one 
# Start time: 08:50:56 on Apr 15,2025
# Loading std.standard
# ** Error: (vsim-3173) Entity 'H:/ECE2173/Lab5/Part3/simulation/modelsim/rtl_work.walking_one' has no architecture.
# Error loading design
# End time: 08:50:57 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
DO ../../Lab5P3.do
# invalid command name "DO"
do ../../Lab5P3.do
# Error in macro ./../../Lab5P3.do line 12
# 
#     while executing
# "force {SW(1)}  1 0 ns, 0 20 ns"
vsim -gui -l msim_transcript work.walking_one
# vsim -gui -l msim_transcript work.walking_one 
# Start time: 08:51:32 on Apr 15,2025
# Loading std.standard
# ** Error: (vsim-3173) Entity 'H:/ECE2173/Lab5/Part3/simulation/modelsim/rtl_work.walking_one' has no architecture.
# Error loading design
# End time: 08:51:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Load canceled
