{
  "family": "MKE16F16",
  "architecture": "arm-cortex-m4f",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKE16F16": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFE_FlashConfig",
              "base": "0x00000400"
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            },
            "FEPROT": {
              "offset": "0x0E",
              "size": 8,
              "description": "Non-volatile EERAM Protection Register"
            },
            "FDPROT": {
              "offset": "0x0F",
              "size": 8,
              "description": "Non-volatile D-Flash Protection Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT": {
                "bit": 0,
                "description": "no description available"
              },
              "BOOTPIN_OPT": {
                "bit": 1,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              },
              "BOOTSRC_SEL": {
                "bit": 6,
                "description": "Boot source selection",
                "width": 2
              }
            },
            "FEPROT": {
              "EPROT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FDPROT": {
              "DPROT": {
                "bit": 0,
                "description": "D-Flash Region Protect",
                "width": 8
              }
            }
          }
        },
        "AIPS": {
          "instances": [
            {
              "name": "AIPS",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACR%s": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "OPACR%s": {
              "offset": "0x40",
              "size": 32,
              "description": "Off-Platform Peripheral Access Control Register"
            },
            "PACRU": {
              "offset": "0x80",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL2": {
                "bit": 20,
                "description": "Master 2 Privilege Level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master 2 Trusted For Writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master 2 Trusted For Read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master 1 Privilege Level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master 1 Trusted for Writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master 1 Trusted for Read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master 0 Privilege Level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master 0 Trusted For Writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master 0 Trusted For Read"
              }
            },
            "PACR%s": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "OPACR%s": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRU": {
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            }
          }
        },
        "MSCM": {
          "instances": [
            {
              "name": "MSCM",
              "base": "0x40001000"
            }
          ],
          "registers": {
            "CPxTYPE": {
              "offset": "0x00",
              "size": 32,
              "description": "Processor X Type Register"
            },
            "CPxNUM": {
              "offset": "0x04",
              "size": 32,
              "description": "Processor X Number Register"
            },
            "CPxMASTER": {
              "offset": "0x08",
              "size": 32,
              "description": "Processor X Master Register"
            },
            "CPxCOUNT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Processor X Count Register"
            },
            "CPxCFG%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Processor X Configuration Register"
            },
            "CP0TYPE": {
              "offset": "0x20",
              "size": 32,
              "description": "Processor 0 Type Register"
            },
            "CP0NUM": {
              "offset": "0x24",
              "size": 32,
              "description": "Processor 0 Number Register"
            },
            "CP0MASTER": {
              "offset": "0x28",
              "size": 32,
              "description": "Processor 0 Master Register"
            },
            "CP0COUNT": {
              "offset": "0x2C",
              "size": 32,
              "description": "Processor 0 Count Register"
            },
            "CP0CFG%s": {
              "offset": "0x30",
              "size": 32,
              "description": "Processor 0 Configuration Register"
            },
            "OCMDR%s": {
              "offset": "0x400",
              "size": 32,
              "description": "On-Chip Memory Descriptor Register"
            }
          },
          "bits": {
            "CPxTYPE": {
              "RYPZ": {
                "bit": 0,
                "description": "Processor x Revision",
                "width": 8
              },
              "PERSONALITY": {
                "bit": 8,
                "description": "Processor x Personality",
                "width": 24
              }
            },
            "CPxNUM": {
              "CPN": {
                "bit": 0,
                "description": "Processor x Number"
              }
            },
            "CPxMASTER": {
              "PPN": {
                "bit": 0,
                "description": "Processor x Physical Port Number",
                "width": 6
              }
            },
            "CPxCOUNT": {
              "PCNT": {
                "bit": 0,
                "description": "Processor Count",
                "width": 2
              }
            },
            "CPxCFG%s": {
              "ICSZ": {
                "bit": 24,
                "description": "Level 1 Instruction Cache Size",
                "width": 8
              }
            },
            "CP0TYPE": {
              "RYPZ": {
                "bit": 0,
                "description": "Processor x Revision",
                "width": 8
              },
              "PERSONALITY": {
                "bit": 8,
                "description": "Processor x Personality",
                "width": 24
              }
            },
            "CP0NUM": {
              "CPN": {
                "bit": 0,
                "description": "Processor x Number"
              }
            },
            "CP0MASTER": {
              "PPN": {
                "bit": 0,
                "description": "Processor x Physical Port Number",
                "width": 6
              }
            },
            "CP0COUNT": {
              "PCNT": {
                "bit": 0,
                "description": "Processor Count",
                "width": 2
              }
            },
            "CP0CFG%s": {
              "ICSZ": {
                "bit": 24,
                "description": "Level 1 Instruction Cache Size",
                "width": 8
              }
            },
            "OCMDR%s": {
              "OCMC0": {
                "bit": 0,
                "description": "OCMEM Control Field 0",
                "width": 4
              },
              "OCMC1": {
                "bit": 4,
                "description": "OCMEM Control Field 1",
                "width": 4
              },
              "OCMC2": {
                "bit": 8,
                "description": "OCMEM Control Field 2",
                "width": 4
              },
              "OCMPU": {
                "bit": 12,
                "description": "OCMEM Memory Protection Unit"
              },
              "OCMT": {
                "bit": 13,
                "description": "OCMEM Type. This field defines the type of the on-chip memory:",
                "width": 3
              },
              "RO": {
                "bit": 16,
                "description": "Read-Only"
              },
              "OCMW": {
                "bit": 17,
                "description": "OCMEM datapath Width. This read-only field defines the width of the on-chip memory:",
                "width": 3
              },
              "OCMSZ": {
                "bit": 24,
                "description": "OCMEM Size",
                "width": 4
              },
              "OCMSZH": {
                "bit": 28,
                "description": "OCMEM Size \"Hole\""
              },
              "V": {
                "bit": 31,
                "description": "OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "EARS": {
              "offset": "0x44",
              "size": 32,
              "description": "Enable Asynchronous Request in Stop Register"
            },
            "DCHPRI%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Canceled Channel Number",
                "width": 4
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Canceled"
              },
              "VLD": {
                "bit": 31,
                "description": "Logical OR of all ERR status bits"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              },
              "ERQ8": {
                "bit": 8,
                "description": "Enable DMA Request 8"
              },
              "ERQ9": {
                "bit": 9,
                "description": "Enable DMA Request 9"
              },
              "ERQ10": {
                "bit": 10,
                "description": "Enable DMA Request 10"
              },
              "ERQ11": {
                "bit": 11,
                "description": "Enable DMA Request 11"
              },
              "ERQ12": {
                "bit": 12,
                "description": "Enable DMA Request 12"
              },
              "ERQ13": {
                "bit": 13,
                "description": "Enable DMA Request 13"
              },
              "ERQ14": {
                "bit": 14,
                "description": "Enable DMA Request 14"
              },
              "ERQ15": {
                "bit": 15,
                "description": "Enable DMA Request 15"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              },
              "EEI8": {
                "bit": 8,
                "description": "Enable Error Interrupt 8"
              },
              "EEI9": {
                "bit": 9,
                "description": "Enable Error Interrupt 9"
              },
              "EEI10": {
                "bit": 10,
                "description": "Enable Error Interrupt 10"
              },
              "EEI11": {
                "bit": 11,
                "description": "Enable Error Interrupt 11"
              },
              "EEI12": {
                "bit": 12,
                "description": "Enable Error Interrupt 12"
              },
              "EEI13": {
                "bit": 13,
                "description": "Enable Error Interrupt 13"
              },
              "EEI14": {
                "bit": 14,
                "description": "Enable Error Interrupt 14"
              },
              "EEI15": {
                "bit": 15,
                "description": "Enable Error Interrupt 15"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 4
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 4
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 4
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set Enable Request",
                "width": 4
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 4
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 4
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 4
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 4
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              },
              "INT8": {
                "bit": 8,
                "description": "Interrupt Request 8"
              },
              "INT9": {
                "bit": 9,
                "description": "Interrupt Request 9"
              },
              "INT10": {
                "bit": 10,
                "description": "Interrupt Request 10"
              },
              "INT11": {
                "bit": 11,
                "description": "Interrupt Request 11"
              },
              "INT12": {
                "bit": 12,
                "description": "Interrupt Request 12"
              },
              "INT13": {
                "bit": 13,
                "description": "Interrupt Request 13"
              },
              "INT14": {
                "bit": 14,
                "description": "Interrupt Request 14"
              },
              "INT15": {
                "bit": 15,
                "description": "Interrupt Request 15"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              },
              "ERR8": {
                "bit": 8,
                "description": "Error In Channel 8"
              },
              "ERR9": {
                "bit": 9,
                "description": "Error In Channel 9"
              },
              "ERR10": {
                "bit": 10,
                "description": "Error In Channel 10"
              },
              "ERR11": {
                "bit": 11,
                "description": "Error In Channel 11"
              },
              "ERR12": {
                "bit": 12,
                "description": "Error In Channel 12"
              },
              "ERR13": {
                "bit": 13,
                "description": "Error In Channel 13"
              },
              "ERR14": {
                "bit": 14,
                "description": "Error In Channel 14"
              },
              "ERR15": {
                "bit": 15,
                "description": "Error In Channel 15"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              },
              "HRS8": {
                "bit": 8,
                "description": "Hardware Request Status Channel 8"
              },
              "HRS9": {
                "bit": 9,
                "description": "Hardware Request Status Channel 9"
              },
              "HRS10": {
                "bit": 10,
                "description": "Hardware Request Status Channel 10"
              },
              "HRS11": {
                "bit": 11,
                "description": "Hardware Request Status Channel 11"
              },
              "HRS12": {
                "bit": 12,
                "description": "Hardware Request Status Channel 12"
              },
              "HRS13": {
                "bit": 13,
                "description": "Hardware Request Status Channel 13"
              },
              "HRS14": {
                "bit": 14,
                "description": "Hardware Request Status Channel 14"
              },
              "HRS15": {
                "bit": 15,
                "description": "Hardware Request Status Channel 15"
              }
            },
            "EARS": {
              "EDREQ_0": {
                "bit": 0,
                "description": "Enable asynchronous DMA request in stop mode for channel 0."
              },
              "EDREQ_1": {
                "bit": 1,
                "description": "Enable asynchronous DMA request in stop mode for channel 1."
              },
              "EDREQ_2": {
                "bit": 2,
                "description": "Enable asynchronous DMA request in stop mode for channel 2."
              },
              "EDREQ_3": {
                "bit": 3,
                "description": "Enable asynchronous DMA request in stop mode for channel 3."
              },
              "EDREQ_4": {
                "bit": 4,
                "description": "Enable asynchronous DMA request in stop mode for channel 4"
              },
              "EDREQ_5": {
                "bit": 5,
                "description": "Enable asynchronous DMA request in stop mode for channel 5"
              },
              "EDREQ_6": {
                "bit": 6,
                "description": "Enable asynchronous DMA request in stop mode for channel 6"
              },
              "EDREQ_7": {
                "bit": 7,
                "description": "Enable asynchronous DMA request in stop mode for channel 7"
              },
              "EDREQ_8": {
                "bit": 8,
                "description": "Enable asynchronous DMA request in stop mode for channel 8"
              },
              "EDREQ_9": {
                "bit": 9,
                "description": "Enable asynchronous DMA request in stop mode for channel 9"
              },
              "EDREQ_10": {
                "bit": 10,
                "description": "Enable asynchronous DMA request in stop mode for channel 10"
              },
              "EDREQ_11": {
                "bit": 11,
                "description": "Enable asynchronous DMA request in stop mode for channel 11"
              },
              "EDREQ_12": {
                "bit": 12,
                "description": "Enable asynchronous DMA request in stop mode for channel 12"
              },
              "EDREQ_13": {
                "bit": 13,
                "description": "Enable asynchronous DMA request in stop mode for channel 13"
              },
              "EDREQ_14": {
                "bit": 14,
                "description": "Enable asynchronous DMA request in stop mode for channel 14"
              },
              "EDREQ_15": {
                "bit": 15,
                "description": "Enable asynchronous DMA request in stop mode for channel 15"
              }
            },
            "DCHPRI%s": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption."
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0x4000D000"
            }
          ],
          "registers": {
            "CESR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control/Error Status Register"
            },
            "EAR%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Error Address Register, slave port n"
            },
            "EDR%s": {
              "offset": "0x14",
              "size": 32,
              "description": "Error Detail Register, slave port n"
            },
            "RGD%s_WORD0": {
              "offset": "0x400",
              "size": 32,
              "description": "Region Descriptor n, Word 0"
            },
            "RGD%s_WORD1": {
              "offset": "0x404",
              "size": 32,
              "description": "Region Descriptor n, Word 1"
            },
            "RGD%s_WORD2": {
              "offset": "0x408",
              "size": 32,
              "description": "Region Descriptor n, Word 2"
            },
            "RGD%s_WORD3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Region Descriptor n, Word 3"
            },
            "RGDAAC%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Region Descriptor Alternate Access Control n"
            }
          },
          "bits": {
            "CESR": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "NRGD": {
                "bit": 8,
                "description": "Number Of Region Descriptors",
                "width": 4
              },
              "NSP": {
                "bit": 12,
                "description": "Number Of Slave Ports",
                "width": 4
              },
              "HRL": {
                "bit": 16,
                "description": "Hardware Revision Level",
                "width": 4
              },
              "SPERR": {
                "bit": 24,
                "description": "Slave Port n Error",
                "width": 8
              }
            },
            "EAR%s": {
              "EADDR": {
                "bit": 0,
                "description": "Error Address",
                "width": 32
              }
            },
            "EDR%s": {
              "ERW": {
                "bit": 0,
                "description": "Error Read/Write"
              },
              "EATTR": {
                "bit": 1,
                "description": "Error Attributes",
                "width": 3
              },
              "EMN": {
                "bit": 4,
                "description": "Error Master Number",
                "width": 4
              },
              "EPID": {
                "bit": 8,
                "description": "Error Process Identification",
                "width": 8
              },
              "EACD": {
                "bit": 16,
                "description": "Error Access Control Detail",
                "width": 16
              }
            },
            "RGD%s_WORD0": {
              "SRTADDR": {
                "bit": 5,
                "description": "Start Address",
                "width": 27
              }
            },
            "RGD%s_WORD1": {
              "ENDADDR": {
                "bit": 5,
                "description": "End Address",
                "width": 27
              }
            },
            "RGD%s_WORD2": {
              "M0UM": {
                "bit": 0,
                "description": "Bus Master 0 User Mode Access Control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus Master 0 Supervisor Mode Access Control",
                "width": 2
              },
              "M0PE": {
                "bit": 5,
                "description": "Bus Master 0 Process Identifier enable"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus Master 1 User Mode Access Control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus Master 1 Supervisor Mode Access Control",
                "width": 2
              },
              "M1PE": {
                "bit": 11,
                "description": "Bus Master 1 Process Identifier enable"
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus Master 2 User Mode Access control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus Master 2 Supervisor Mode Access Control",
                "width": 2
              },
              "M2PE": {
                "bit": 17,
                "description": "Bus Master 2 Process Identifier Enable"
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus Master 3 User Mode Access Control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus Master 3 Supervisor Mode Access Control",
                "width": 2
              },
              "M3PE": {
                "bit": 23,
                "description": "Bus Master 3 Process Identifier Enable"
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus Master 4 Write Enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus Master 4 Read Enable"
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus Master 5 Write Enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus Master 5 Read Enable"
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus Master 6 Write Enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus Master 6 Read Enable"
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus Master 7 Write Enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus Master 7 Read Enable"
              }
            },
            "RGD%s_WORD3": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "PIDMASK": {
                "bit": 16,
                "description": "Process Identifier Mask",
                "width": 8
              },
              "PID": {
                "bit": 24,
                "description": "Process Identifier",
                "width": 8
              }
            },
            "RGDAAC%s": {
              "M0UM": {
                "bit": 0,
                "description": "Bus Master 0 User Mode Access Control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus Master 0 Supervisor Mode Access Control",
                "width": 2
              },
              "M0PE": {
                "bit": 5,
                "description": "Bus Master 0 Process Identifier Enable"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus Master 1 User Mode Access Control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus Master 1 Supervisor Mode Access Control",
                "width": 2
              },
              "M1PE": {
                "bit": 11,
                "description": "Bus Master 1 Process Identifier Enable"
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus Master 2 User Mode Access Control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus Master 2 Supervisor Mode Access Control",
                "width": 2
              },
              "M2PE": {
                "bit": 17,
                "description": "Bus Master 2 Process Identifier Enable"
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus Master 3 User Mode Access Control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus Master 3 Supervisor Mode Access Control",
                "width": 2
              },
              "M3PE": {
                "bit": 23,
                "description": "Bus Master 3 Process Identifier Enable"
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus Master 4 Write Enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus Master 4 Read Enable"
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus Master 5 Write Enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus Master 5 Read Enable"
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus Master 6 Write Enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus Master 6 Read Enable"
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus Master 7 Write Enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus Master 7 Read Enable"
              }
            }
          }
        },
        "FTFE": {
          "instances": [
            {
              "name": "FTFE",
              "base": "0x40020000",
              "irq": 18
            }
          ],
          "registers": {
            "FSTAT": {
              "offset": "0x00",
              "size": 8,
              "description": "Flash Status Register"
            },
            "FCNFG": {
              "offset": "0x01",
              "size": 8,
              "description": "Flash Configuration Register"
            },
            "FSEC": {
              "offset": "0x02",
              "size": 8,
              "description": "Flash Security Register"
            },
            "FOPT": {
              "offset": "0x03",
              "size": 8,
              "description": "Flash Option Register"
            },
            "FCCOB%s": {
              "offset": "0x04",
              "size": 8,
              "description": "Flash Common Command Object Registers"
            },
            "FPROT%s": {
              "offset": "0x10",
              "size": 8,
              "description": "Program Flash Protection Registers"
            },
            "FEPROT": {
              "offset": "0x16",
              "size": 8,
              "description": "EEPROM Protection Register"
            },
            "FDPROT": {
              "offset": "0x17",
              "size": 8,
              "description": "Data Flash Protection Register"
            },
            "XACC%s": {
              "offset": "0x18",
              "size": 8,
              "description": "Execute-only Access Registers"
            },
            "SACC%s": {
              "offset": "0x20",
              "size": 8,
              "description": "Supervisor-only Access Registers"
            },
            "FACSS": {
              "offset": "0x28",
              "size": 8,
              "description": "Flash Access Segment Size Register"
            },
            "FACSN": {
              "offset": "0x2B",
              "size": 8,
              "description": "Flash Access Segment Number Register"
            },
            "FERSTAT": {
              "offset": "0x2E",
              "size": 8,
              "description": "Flash Error Status Register"
            },
            "FERCNFG": {
              "offset": "0x2F",
              "size": 8,
              "description": "Flash Error Configuration Register"
            }
          },
          "bits": {
            "FSTAT": {
              "MGSTAT0": {
                "bit": 0,
                "description": "Memory Controller Command Completion Status Flag"
              },
              "FPVIOL": {
                "bit": 4,
                "description": "Flash Protection Violation Flag"
              },
              "ACCERR": {
                "bit": 5,
                "description": "Flash Access Error Flag"
              },
              "RDCOLERR": {
                "bit": 6,
                "description": "FTFE Read Collision Error Flag"
              },
              "CCIF": {
                "bit": 7,
                "description": "Command Complete Interrupt Flag"
              }
            },
            "FCNFG": {
              "EEERDY": {
                "bit": 0,
                "description": "This flag indicates if the EEPROM backup data has been copied to the FlexRAM and is therefore available for read access"
              },
              "RAMRDY": {
                "bit": 1,
                "description": "RAM Ready"
              },
              "PFLSH": {
                "bit": 2,
                "description": "FTFE configuration"
              },
              "ERSSUSP": {
                "bit": 4,
                "description": "Erase Suspend"
              },
              "ERSAREQ": {
                "bit": 5,
                "description": "Erase All Request"
              },
              "RDCOLLIE": {
                "bit": 6,
                "description": "Read Collision Error Interrupt Enable"
              },
              "CCIE": {
                "bit": 7,
                "description": "Command Complete Interrupt Enable"
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "Mass Erase Enable Bits",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "OPT": {
                "bit": 0,
                "description": "Nonvolatile Option",
                "width": 8
              }
            },
            "FCCOB%s": {
              "CCOBn": {
                "bit": 0,
                "description": "The FCCOB register provides a command code and relevant parameters to the memory controller",
                "width": 8
              }
            },
            "FPROT%s": {
              "PROT": {
                "bit": 0,
                "description": "Program Flash Region Protect",
                "width": 8
              }
            },
            "FEPROT": {
              "EPROT": {
                "bit": 0,
                "description": "EEPROM Region Protect",
                "width": 8
              }
            },
            "FDPROT": {
              "DPROT": {
                "bit": 0,
                "description": "Data Flash Region Protect",
                "width": 8
              }
            },
            "XACC%s": {
              "XA": {
                "bit": 0,
                "description": "Execute-only access control",
                "width": 8
              }
            },
            "SACC%s": {
              "SA": {
                "bit": 0,
                "description": "Supervisor-only access control",
                "width": 8
              }
            },
            "FACSS": {
              "SGSIZE": {
                "bit": 0,
                "description": "Segment Size",
                "width": 8
              }
            },
            "FACSN": {
              "NUMSG": {
                "bit": 0,
                "description": "Number of Segments Indicator",
                "width": 8
              }
            },
            "FERSTAT": {
              "DFDIF": {
                "bit": 1,
                "description": "Double Bit Fault Detect Interrupt Flag"
              }
            },
            "FERCNFG": {
              "DFDIE": {
                "bit": 1,
                "description": "Double Bit Fault Detect Interrupt Enable"
              },
              "FDFD": {
                "bit": 5,
                "description": "Force Double Bit Fault Detect"
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40024000",
              "irq": 78
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control 1 register"
            },
            "TIMER": {
              "offset": "0x08",
              "size": 32,
              "description": "Free Running Timer"
            },
            "RXMGMASK": {
              "offset": "0x10",
              "size": 32,
              "description": "Rx Mailboxes Global Mask Register"
            },
            "RX14MASK": {
              "offset": "0x14",
              "size": 32,
              "description": "Rx 14 Mask register"
            },
            "RX15MASK": {
              "offset": "0x18",
              "size": 32,
              "description": "Rx 15 Mask register"
            },
            "ECR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Error Counter"
            },
            "ESR1": {
              "offset": "0x20",
              "size": 32,
              "description": "Error and Status 1 register"
            },
            "IMASK1": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Masks 1 register"
            },
            "IFLAG1": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Flags 1 register"
            },
            "CTRL2": {
              "offset": "0x34",
              "size": 32,
              "description": "Control 2 register"
            },
            "ESR2": {
              "offset": "0x38",
              "size": 32,
              "description": "Error and Status 2 register"
            },
            "CRCR": {
              "offset": "0x44",
              "size": 32,
              "description": "CRC Register"
            },
            "RXFGMASK": {
              "offset": "0x48",
              "size": 32,
              "description": "Rx FIFO Global Mask register"
            },
            "RXFIR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Rx FIFO Information Register"
            },
            "CBT": {
              "offset": "0x50",
              "size": 32,
              "description": "CAN Bit Timing Register"
            },
            "CS0": {
              "offset": "0x80",
              "size": 32,
              "description": "Message Buffer 0 CS Register"
            },
            "ID0": {
              "offset": "0x84",
              "size": 32,
              "description": "Message Buffer 0 ID Register"
            },
            "WORD00": {
              "offset": "0x88",
              "size": 32,
              "description": "Message Buffer 0 WORD0 Register"
            },
            "WORD10": {
              "offset": "0x8C",
              "size": 32,
              "description": "Message Buffer 0 WORD1 Register"
            },
            "CS1": {
              "offset": "0x90",
              "size": 32,
              "description": "Message Buffer 1 CS Register"
            },
            "ID1": {
              "offset": "0x94",
              "size": 32,
              "description": "Message Buffer 1 ID Register"
            },
            "WORD01": {
              "offset": "0x98",
              "size": 32,
              "description": "Message Buffer 1 WORD0 Register"
            },
            "WORD11": {
              "offset": "0x9C",
              "size": 32,
              "description": "Message Buffer 1 WORD1 Register"
            },
            "CS2": {
              "offset": "0xA0",
              "size": 32,
              "description": "Message Buffer 2 CS Register"
            },
            "ID2": {
              "offset": "0xA4",
              "size": 32,
              "description": "Message Buffer 2 ID Register"
            },
            "WORD02": {
              "offset": "0xA8",
              "size": 32,
              "description": "Message Buffer 2 WORD0 Register"
            },
            "WORD12": {
              "offset": "0xAC",
              "size": 32,
              "description": "Message Buffer 2 WORD1 Register"
            },
            "CS3": {
              "offset": "0xB0",
              "size": 32,
              "description": "Message Buffer 3 CS Register"
            },
            "ID3": {
              "offset": "0xB4",
              "size": 32,
              "description": "Message Buffer 3 ID Register"
            },
            "WORD03": {
              "offset": "0xB8",
              "size": 32,
              "description": "Message Buffer 3 WORD0 Register"
            },
            "WORD13": {
              "offset": "0xBC",
              "size": 32,
              "description": "Message Buffer 3 WORD1 Register"
            },
            "CS4": {
              "offset": "0xC0",
              "size": 32,
              "description": "Message Buffer 4 CS Register"
            },
            "ID4": {
              "offset": "0xC4",
              "size": 32,
              "description": "Message Buffer 4 ID Register"
            },
            "WORD04": {
              "offset": "0xC8",
              "size": 32,
              "description": "Message Buffer 4 WORD0 Register"
            },
            "WORD14": {
              "offset": "0xCC",
              "size": 32,
              "description": "Message Buffer 4 WORD1 Register"
            },
            "CS5": {
              "offset": "0xD0",
              "size": 32,
              "description": "Message Buffer 5 CS Register"
            },
            "ID5": {
              "offset": "0xD4",
              "size": 32,
              "description": "Message Buffer 5 ID Register"
            },
            "WORD05": {
              "offset": "0xD8",
              "size": 32,
              "description": "Message Buffer 5 WORD0 Register"
            },
            "WORD15": {
              "offset": "0xDC",
              "size": 32,
              "description": "Message Buffer 5 WORD1 Register"
            },
            "CS6": {
              "offset": "0xE0",
              "size": 32,
              "description": "Message Buffer 6 CS Register"
            },
            "ID6": {
              "offset": "0xE4",
              "size": 32,
              "description": "Message Buffer 6 ID Register"
            },
            "WORD06": {
              "offset": "0xE8",
              "size": 32,
              "description": "Message Buffer 6 WORD0 Register"
            },
            "WORD16": {
              "offset": "0xEC",
              "size": 32,
              "description": "Message Buffer 6 WORD1 Register"
            },
            "CS7": {
              "offset": "0xF0",
              "size": 32,
              "description": "Message Buffer 7 CS Register"
            },
            "ID7": {
              "offset": "0xF4",
              "size": 32,
              "description": "Message Buffer 7 ID Register"
            },
            "WORD07": {
              "offset": "0xF8",
              "size": 32,
              "description": "Message Buffer 7 WORD0 Register"
            },
            "WORD17": {
              "offset": "0xFC",
              "size": 32,
              "description": "Message Buffer 7 WORD1 Register"
            },
            "CS8": {
              "offset": "0x100",
              "size": 32,
              "description": "Message Buffer 8 CS Register"
            },
            "ID8": {
              "offset": "0x104",
              "size": 32,
              "description": "Message Buffer 8 ID Register"
            },
            "WORD08": {
              "offset": "0x108",
              "size": 32,
              "description": "Message Buffer 8 WORD0 Register"
            },
            "WORD18": {
              "offset": "0x10C",
              "size": 32,
              "description": "Message Buffer 8 WORD1 Register"
            },
            "CS9": {
              "offset": "0x110",
              "size": 32,
              "description": "Message Buffer 9 CS Register"
            },
            "ID9": {
              "offset": "0x114",
              "size": 32,
              "description": "Message Buffer 9 ID Register"
            },
            "WORD09": {
              "offset": "0x118",
              "size": 32,
              "description": "Message Buffer 9 WORD0 Register"
            },
            "WORD19": {
              "offset": "0x11C",
              "size": 32,
              "description": "Message Buffer 9 WORD1 Register"
            },
            "CS10": {
              "offset": "0x120",
              "size": 32,
              "description": "Message Buffer 10 CS Register"
            },
            "ID10": {
              "offset": "0x124",
              "size": 32,
              "description": "Message Buffer 10 ID Register"
            },
            "WORD010": {
              "offset": "0x128",
              "size": 32,
              "description": "Message Buffer 10 WORD0 Register"
            },
            "WORD110": {
              "offset": "0x12C",
              "size": 32,
              "description": "Message Buffer 10 WORD1 Register"
            },
            "CS11": {
              "offset": "0x130",
              "size": 32,
              "description": "Message Buffer 11 CS Register"
            },
            "ID11": {
              "offset": "0x134",
              "size": 32,
              "description": "Message Buffer 11 ID Register"
            },
            "WORD011": {
              "offset": "0x138",
              "size": 32,
              "description": "Message Buffer 11 WORD0 Register"
            },
            "WORD111": {
              "offset": "0x13C",
              "size": 32,
              "description": "Message Buffer 11 WORD1 Register"
            },
            "CS12": {
              "offset": "0x140",
              "size": 32,
              "description": "Message Buffer 12 CS Register"
            },
            "ID12": {
              "offset": "0x144",
              "size": 32,
              "description": "Message Buffer 12 ID Register"
            },
            "WORD012": {
              "offset": "0x148",
              "size": 32,
              "description": "Message Buffer 12 WORD0 Register"
            },
            "WORD112": {
              "offset": "0x14C",
              "size": 32,
              "description": "Message Buffer 12 WORD1 Register"
            },
            "CS13": {
              "offset": "0x150",
              "size": 32,
              "description": "Message Buffer 13 CS Register"
            },
            "ID13": {
              "offset": "0x154",
              "size": 32,
              "description": "Message Buffer 13 ID Register"
            },
            "WORD013": {
              "offset": "0x158",
              "size": 32,
              "description": "Message Buffer 13 WORD0 Register"
            },
            "WORD113": {
              "offset": "0x15C",
              "size": 32,
              "description": "Message Buffer 13 WORD1 Register"
            },
            "CS14": {
              "offset": "0x160",
              "size": 32,
              "description": "Message Buffer 14 CS Register"
            },
            "ID14": {
              "offset": "0x164",
              "size": 32,
              "description": "Message Buffer 14 ID Register"
            },
            "WORD014": {
              "offset": "0x168",
              "size": 32,
              "description": "Message Buffer 14 WORD0 Register"
            },
            "WORD114": {
              "offset": "0x16C",
              "size": 32,
              "description": "Message Buffer 14 WORD1 Register"
            },
            "CS15": {
              "offset": "0x170",
              "size": 32,
              "description": "Message Buffer 15 CS Register"
            },
            "ID15": {
              "offset": "0x174",
              "size": 32,
              "description": "Message Buffer 15 ID Register"
            },
            "WORD015": {
              "offset": "0x178",
              "size": 32,
              "description": "Message Buffer 15 WORD0 Register"
            },
            "WORD115": {
              "offset": "0x17C",
              "size": 32,
              "description": "Message Buffer 15 WORD1 Register"
            },
            "CS16": {
              "offset": "0x180",
              "size": 32,
              "description": "Message Buffer 16 CS Register"
            },
            "ID16": {
              "offset": "0x184",
              "size": 32,
              "description": "Message Buffer 16 ID Register"
            },
            "WORD016": {
              "offset": "0x188",
              "size": 32,
              "description": "Message Buffer 16 WORD0 Register"
            },
            "WORD116": {
              "offset": "0x18C",
              "size": 32,
              "description": "Message Buffer 16 WORD1 Register"
            },
            "CS17": {
              "offset": "0x190",
              "size": 32,
              "description": "Message Buffer 17 CS Register"
            },
            "ID17": {
              "offset": "0x194",
              "size": 32,
              "description": "Message Buffer 17 ID Register"
            },
            "WORD017": {
              "offset": "0x198",
              "size": 32,
              "description": "Message Buffer 17 WORD0 Register"
            },
            "WORD117": {
              "offset": "0x19C",
              "size": 32,
              "description": "Message Buffer 17 WORD1 Register"
            },
            "CS18": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Message Buffer 18 CS Register"
            },
            "ID18": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Message Buffer 18 ID Register"
            },
            "WORD018": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Message Buffer 18 WORD0 Register"
            },
            "WORD118": {
              "offset": "0x1AC",
              "size": 32,
              "description": "Message Buffer 18 WORD1 Register"
            },
            "CS19": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Message Buffer 19 CS Register"
            },
            "ID19": {
              "offset": "0x1B4",
              "size": 32,
              "description": "Message Buffer 19 ID Register"
            },
            "WORD019": {
              "offset": "0x1B8",
              "size": 32,
              "description": "Message Buffer 19 WORD0 Register"
            },
            "WORD119": {
              "offset": "0x1BC",
              "size": 32,
              "description": "Message Buffer 19 WORD1 Register"
            },
            "CS20": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Message Buffer 20 CS Register"
            },
            "ID20": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Message Buffer 20 ID Register"
            },
            "WORD020": {
              "offset": "0x1C8",
              "size": 32,
              "description": "Message Buffer 20 WORD0 Register"
            },
            "WORD120": {
              "offset": "0x1CC",
              "size": 32,
              "description": "Message Buffer 20 WORD1 Register"
            },
            "CS21": {
              "offset": "0x1D0",
              "size": 32,
              "description": "Message Buffer 21 CS Register"
            },
            "ID21": {
              "offset": "0x1D4",
              "size": 32,
              "description": "Message Buffer 21 ID Register"
            },
            "WORD021": {
              "offset": "0x1D8",
              "size": 32,
              "description": "Message Buffer 21 WORD0 Register"
            },
            "WORD121": {
              "offset": "0x1DC",
              "size": 32,
              "description": "Message Buffer 21 WORD1 Register"
            },
            "CS22": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Message Buffer 22 CS Register"
            },
            "ID22": {
              "offset": "0x1E4",
              "size": 32,
              "description": "Message Buffer 22 ID Register"
            },
            "WORD022": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Message Buffer 22 WORD0 Register"
            },
            "WORD122": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Message Buffer 22 WORD1 Register"
            },
            "CS23": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Message Buffer 23 CS Register"
            },
            "ID23": {
              "offset": "0x1F4",
              "size": 32,
              "description": "Message Buffer 23 ID Register"
            },
            "WORD023": {
              "offset": "0x1F8",
              "size": 32,
              "description": "Message Buffer 23 WORD0 Register"
            },
            "WORD123": {
              "offset": "0x1FC",
              "size": 32,
              "description": "Message Buffer 23 WORD1 Register"
            },
            "CS24": {
              "offset": "0x200",
              "size": 32,
              "description": "Message Buffer 24 CS Register"
            },
            "ID24": {
              "offset": "0x204",
              "size": 32,
              "description": "Message Buffer 24 ID Register"
            },
            "WORD024": {
              "offset": "0x208",
              "size": 32,
              "description": "Message Buffer 24 WORD0 Register"
            },
            "WORD124": {
              "offset": "0x20C",
              "size": 32,
              "description": "Message Buffer 24 WORD1 Register"
            },
            "CS25": {
              "offset": "0x210",
              "size": 32,
              "description": "Message Buffer 25 CS Register"
            },
            "ID25": {
              "offset": "0x214",
              "size": 32,
              "description": "Message Buffer 25 ID Register"
            },
            "WORD025": {
              "offset": "0x218",
              "size": 32,
              "description": "Message Buffer 25 WORD0 Register"
            },
            "WORD125": {
              "offset": "0x21C",
              "size": 32,
              "description": "Message Buffer 25 WORD1 Register"
            },
            "CS26": {
              "offset": "0x220",
              "size": 32,
              "description": "Message Buffer 26 CS Register"
            },
            "ID26": {
              "offset": "0x224",
              "size": 32,
              "description": "Message Buffer 26 ID Register"
            },
            "WORD026": {
              "offset": "0x228",
              "size": 32,
              "description": "Message Buffer 26 WORD0 Register"
            },
            "WORD126": {
              "offset": "0x22C",
              "size": 32,
              "description": "Message Buffer 26 WORD1 Register"
            },
            "CS27": {
              "offset": "0x230",
              "size": 32,
              "description": "Message Buffer 27 CS Register"
            },
            "ID27": {
              "offset": "0x234",
              "size": 32,
              "description": "Message Buffer 27 ID Register"
            },
            "WORD027": {
              "offset": "0x238",
              "size": 32,
              "description": "Message Buffer 27 WORD0 Register"
            },
            "WORD127": {
              "offset": "0x23C",
              "size": 32,
              "description": "Message Buffer 27 WORD1 Register"
            },
            "CS28": {
              "offset": "0x240",
              "size": 32,
              "description": "Message Buffer 28 CS Register"
            },
            "ID28": {
              "offset": "0x244",
              "size": 32,
              "description": "Message Buffer 28 ID Register"
            },
            "WORD028": {
              "offset": "0x248",
              "size": 32,
              "description": "Message Buffer 28 WORD0 Register"
            },
            "WORD128": {
              "offset": "0x24C",
              "size": 32,
              "description": "Message Buffer 28 WORD1 Register"
            },
            "CS29": {
              "offset": "0x250",
              "size": 32,
              "description": "Message Buffer 29 CS Register"
            },
            "ID29": {
              "offset": "0x254",
              "size": 32,
              "description": "Message Buffer 29 ID Register"
            },
            "WORD029": {
              "offset": "0x258",
              "size": 32,
              "description": "Message Buffer 29 WORD0 Register"
            },
            "WORD129": {
              "offset": "0x25C",
              "size": 32,
              "description": "Message Buffer 29 WORD1 Register"
            },
            "CS30": {
              "offset": "0x260",
              "size": 32,
              "description": "Message Buffer 30 CS Register"
            },
            "ID30": {
              "offset": "0x264",
              "size": 32,
              "description": "Message Buffer 30 ID Register"
            },
            "WORD030": {
              "offset": "0x268",
              "size": 32,
              "description": "Message Buffer 30 WORD0 Register"
            },
            "WORD130": {
              "offset": "0x26C",
              "size": 32,
              "description": "Message Buffer 30 WORD1 Register"
            },
            "CS31": {
              "offset": "0x270",
              "size": 32,
              "description": "Message Buffer 31 CS Register"
            },
            "ID31": {
              "offset": "0x274",
              "size": 32,
              "description": "Message Buffer 31 ID Register"
            },
            "WORD031": {
              "offset": "0x278",
              "size": 32,
              "description": "Message Buffer 31 WORD0 Register"
            },
            "WORD131": {
              "offset": "0x27C",
              "size": 32,
              "description": "Message Buffer 31 WORD1 Register"
            },
            "CS32": {
              "offset": "0x280",
              "size": 32,
              "description": "Message Buffer 32 CS Register"
            },
            "ID32": {
              "offset": "0x284",
              "size": 32,
              "description": "Message Buffer 32 ID Register"
            },
            "WORD032": {
              "offset": "0x288",
              "size": 32,
              "description": "Message Buffer 32 WORD0 Register"
            },
            "WORD132": {
              "offset": "0x28C",
              "size": 32,
              "description": "Message Buffer 32 WORD1 Register"
            },
            "CS33": {
              "offset": "0x290",
              "size": 32,
              "description": "Message Buffer 33 CS Register"
            },
            "ID33": {
              "offset": "0x294",
              "size": 32,
              "description": "Message Buffer 33 ID Register"
            },
            "WORD033": {
              "offset": "0x298",
              "size": 32,
              "description": "Message Buffer 33 WORD0 Register"
            },
            "WORD133": {
              "offset": "0x29C",
              "size": 32,
              "description": "Message Buffer 33 WORD1 Register"
            },
            "CS34": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Message Buffer 34 CS Register"
            },
            "ID34": {
              "offset": "0x2A4",
              "size": 32,
              "description": "Message Buffer 34 ID Register"
            },
            "WORD034": {
              "offset": "0x2A8",
              "size": 32,
              "description": "Message Buffer 34 WORD0 Register"
            },
            "WORD134": {
              "offset": "0x2AC",
              "size": 32,
              "description": "Message Buffer 34 WORD1 Register"
            },
            "CS35": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Message Buffer 35 CS Register"
            },
            "ID35": {
              "offset": "0x2B4",
              "size": 32,
              "description": "Message Buffer 35 ID Register"
            },
            "WORD035": {
              "offset": "0x2B8",
              "size": 32,
              "description": "Message Buffer 35 WORD0 Register"
            },
            "WORD135": {
              "offset": "0x2BC",
              "size": 32,
              "description": "Message Buffer 35 WORD1 Register"
            },
            "CS36": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Message Buffer 36 CS Register"
            },
            "ID36": {
              "offset": "0x2C4",
              "size": 32,
              "description": "Message Buffer 36 ID Register"
            },
            "WORD036": {
              "offset": "0x2C8",
              "size": 32,
              "description": "Message Buffer 36 WORD0 Register"
            },
            "WORD136": {
              "offset": "0x2CC",
              "size": 32,
              "description": "Message Buffer 36 WORD1 Register"
            },
            "CS37": {
              "offset": "0x2D0",
              "size": 32,
              "description": "Message Buffer 37 CS Register"
            },
            "ID37": {
              "offset": "0x2D4",
              "size": 32,
              "description": "Message Buffer 37 ID Register"
            },
            "WORD037": {
              "offset": "0x2D8",
              "size": 32,
              "description": "Message Buffer 37 WORD0 Register"
            },
            "WORD137": {
              "offset": "0x2DC",
              "size": 32,
              "description": "Message Buffer 37 WORD1 Register"
            },
            "CS38": {
              "offset": "0x2E0",
              "size": 32,
              "description": "Message Buffer 38 CS Register"
            },
            "ID38": {
              "offset": "0x2E4",
              "size": 32,
              "description": "Message Buffer 38 ID Register"
            },
            "WORD038": {
              "offset": "0x2E8",
              "size": 32,
              "description": "Message Buffer 38 WORD0 Register"
            },
            "WORD138": {
              "offset": "0x2EC",
              "size": 32,
              "description": "Message Buffer 38 WORD1 Register"
            },
            "CS39": {
              "offset": "0x2F0",
              "size": 32,
              "description": "Message Buffer 39 CS Register"
            },
            "ID39": {
              "offset": "0x2F4",
              "size": 32,
              "description": "Message Buffer 39 ID Register"
            },
            "WORD039": {
              "offset": "0x2F8",
              "size": 32,
              "description": "Message Buffer 39 WORD0 Register"
            },
            "WORD139": {
              "offset": "0x2FC",
              "size": 32,
              "description": "Message Buffer 39 WORD1 Register"
            },
            "CS40": {
              "offset": "0x300",
              "size": 32,
              "description": "Message Buffer 40 CS Register"
            },
            "ID40": {
              "offset": "0x304",
              "size": 32,
              "description": "Message Buffer 40 ID Register"
            },
            "WORD040": {
              "offset": "0x308",
              "size": 32,
              "description": "Message Buffer 40 WORD0 Register"
            },
            "WORD140": {
              "offset": "0x30C",
              "size": 32,
              "description": "Message Buffer 40 WORD1 Register"
            },
            "CS41": {
              "offset": "0x310",
              "size": 32,
              "description": "Message Buffer 41 CS Register"
            },
            "ID41": {
              "offset": "0x314",
              "size": 32,
              "description": "Message Buffer 41 ID Register"
            },
            "WORD041": {
              "offset": "0x318",
              "size": 32,
              "description": "Message Buffer 41 WORD0 Register"
            },
            "WORD141": {
              "offset": "0x31C",
              "size": 32,
              "description": "Message Buffer 41 WORD1 Register"
            },
            "CS42": {
              "offset": "0x320",
              "size": 32,
              "description": "Message Buffer 42 CS Register"
            },
            "ID42": {
              "offset": "0x324",
              "size": 32,
              "description": "Message Buffer 42 ID Register"
            },
            "WORD042": {
              "offset": "0x328",
              "size": 32,
              "description": "Message Buffer 42 WORD0 Register"
            },
            "WORD142": {
              "offset": "0x32C",
              "size": 32,
              "description": "Message Buffer 42 WORD1 Register"
            },
            "CS43": {
              "offset": "0x330",
              "size": 32,
              "description": "Message Buffer 43 CS Register"
            },
            "ID43": {
              "offset": "0x334",
              "size": 32,
              "description": "Message Buffer 43 ID Register"
            },
            "WORD043": {
              "offset": "0x338",
              "size": 32,
              "description": "Message Buffer 43 WORD0 Register"
            },
            "WORD143": {
              "offset": "0x33C",
              "size": 32,
              "description": "Message Buffer 43 WORD1 Register"
            },
            "CS44": {
              "offset": "0x340",
              "size": 32,
              "description": "Message Buffer 44 CS Register"
            },
            "ID44": {
              "offset": "0x344",
              "size": 32,
              "description": "Message Buffer 44 ID Register"
            },
            "WORD044": {
              "offset": "0x348",
              "size": 32,
              "description": "Message Buffer 44 WORD0 Register"
            },
            "WORD144": {
              "offset": "0x34C",
              "size": 32,
              "description": "Message Buffer 44 WORD1 Register"
            },
            "CS45": {
              "offset": "0x350",
              "size": 32,
              "description": "Message Buffer 45 CS Register"
            },
            "ID45": {
              "offset": "0x354",
              "size": 32,
              "description": "Message Buffer 45 ID Register"
            },
            "WORD045": {
              "offset": "0x358",
              "size": 32,
              "description": "Message Buffer 45 WORD0 Register"
            },
            "WORD145": {
              "offset": "0x35C",
              "size": 32,
              "description": "Message Buffer 45 WORD1 Register"
            },
            "CS46": {
              "offset": "0x360",
              "size": 32,
              "description": "Message Buffer 46 CS Register"
            },
            "ID46": {
              "offset": "0x364",
              "size": 32,
              "description": "Message Buffer 46 ID Register"
            },
            "WORD046": {
              "offset": "0x368",
              "size": 32,
              "description": "Message Buffer 46 WORD0 Register"
            },
            "WORD146": {
              "offset": "0x36C",
              "size": 32,
              "description": "Message Buffer 46 WORD1 Register"
            },
            "CS47": {
              "offset": "0x370",
              "size": 32,
              "description": "Message Buffer 47 CS Register"
            },
            "ID47": {
              "offset": "0x374",
              "size": 32,
              "description": "Message Buffer 47 ID Register"
            },
            "WORD047": {
              "offset": "0x378",
              "size": 32,
              "description": "Message Buffer 47 WORD0 Register"
            },
            "WORD147": {
              "offset": "0x37C",
              "size": 32,
              "description": "Message Buffer 47 WORD1 Register"
            },
            "CS48": {
              "offset": "0x380",
              "size": 32,
              "description": "Message Buffer 48 CS Register"
            },
            "ID48": {
              "offset": "0x384",
              "size": 32,
              "description": "Message Buffer 48 ID Register"
            },
            "WORD048": {
              "offset": "0x388",
              "size": 32,
              "description": "Message Buffer 48 WORD0 Register"
            },
            "WORD148": {
              "offset": "0x38C",
              "size": 32,
              "description": "Message Buffer 48 WORD1 Register"
            },
            "CS49": {
              "offset": "0x390",
              "size": 32,
              "description": "Message Buffer 49 CS Register"
            },
            "ID49": {
              "offset": "0x394",
              "size": 32,
              "description": "Message Buffer 49 ID Register"
            },
            "WORD049": {
              "offset": "0x398",
              "size": 32,
              "description": "Message Buffer 49 WORD0 Register"
            },
            "WORD149": {
              "offset": "0x39C",
              "size": 32,
              "description": "Message Buffer 49 WORD1 Register"
            },
            "CS50": {
              "offset": "0x3A0",
              "size": 32,
              "description": "Message Buffer 50 CS Register"
            },
            "ID50": {
              "offset": "0x3A4",
              "size": 32,
              "description": "Message Buffer 50 ID Register"
            },
            "WORD050": {
              "offset": "0x3A8",
              "size": 32,
              "description": "Message Buffer 50 WORD0 Register"
            },
            "WORD150": {
              "offset": "0x3AC",
              "size": 32,
              "description": "Message Buffer 50 WORD1 Register"
            },
            "CS51": {
              "offset": "0x3B0",
              "size": 32,
              "description": "Message Buffer 51 CS Register"
            },
            "ID51": {
              "offset": "0x3B4",
              "size": 32,
              "description": "Message Buffer 51 ID Register"
            },
            "WORD051": {
              "offset": "0x3B8",
              "size": 32,
              "description": "Message Buffer 51 WORD0 Register"
            },
            "WORD151": {
              "offset": "0x3BC",
              "size": 32,
              "description": "Message Buffer 51 WORD1 Register"
            },
            "CS52": {
              "offset": "0x3C0",
              "size": 32,
              "description": "Message Buffer 52 CS Register"
            },
            "ID52": {
              "offset": "0x3C4",
              "size": 32,
              "description": "Message Buffer 52 ID Register"
            },
            "WORD052": {
              "offset": "0x3C8",
              "size": 32,
              "description": "Message Buffer 52 WORD0 Register"
            },
            "WORD152": {
              "offset": "0x3CC",
              "size": 32,
              "description": "Message Buffer 52 WORD1 Register"
            },
            "CS53": {
              "offset": "0x3D0",
              "size": 32,
              "description": "Message Buffer 53 CS Register"
            },
            "ID53": {
              "offset": "0x3D4",
              "size": 32,
              "description": "Message Buffer 53 ID Register"
            },
            "WORD053": {
              "offset": "0x3D8",
              "size": 32,
              "description": "Message Buffer 53 WORD0 Register"
            },
            "WORD153": {
              "offset": "0x3DC",
              "size": 32,
              "description": "Message Buffer 53 WORD1 Register"
            },
            "CS54": {
              "offset": "0x3E0",
              "size": 32,
              "description": "Message Buffer 54 CS Register"
            },
            "ID54": {
              "offset": "0x3E4",
              "size": 32,
              "description": "Message Buffer 54 ID Register"
            },
            "WORD054": {
              "offset": "0x3E8",
              "size": 32,
              "description": "Message Buffer 54 WORD0 Register"
            },
            "WORD154": {
              "offset": "0x3EC",
              "size": 32,
              "description": "Message Buffer 54 WORD1 Register"
            },
            "CS55": {
              "offset": "0x3F0",
              "size": 32,
              "description": "Message Buffer 55 CS Register"
            },
            "ID55": {
              "offset": "0x3F4",
              "size": 32,
              "description": "Message Buffer 55 ID Register"
            },
            "WORD055": {
              "offset": "0x3F8",
              "size": 32,
              "description": "Message Buffer 55 WORD0 Register"
            },
            "WORD155": {
              "offset": "0x3FC",
              "size": 32,
              "description": "Message Buffer 55 WORD1 Register"
            },
            "CS56": {
              "offset": "0x400",
              "size": 32,
              "description": "Message Buffer 56 CS Register"
            },
            "ID56": {
              "offset": "0x404",
              "size": 32,
              "description": "Message Buffer 56 ID Register"
            },
            "WORD056": {
              "offset": "0x408",
              "size": 32,
              "description": "Message Buffer 56 WORD0 Register"
            },
            "WORD156": {
              "offset": "0x40C",
              "size": 32,
              "description": "Message Buffer 56 WORD1 Register"
            },
            "CS57": {
              "offset": "0x410",
              "size": 32,
              "description": "Message Buffer 57 CS Register"
            },
            "ID57": {
              "offset": "0x414",
              "size": 32,
              "description": "Message Buffer 57 ID Register"
            },
            "WORD057": {
              "offset": "0x418",
              "size": 32,
              "description": "Message Buffer 57 WORD0 Register"
            },
            "WORD157": {
              "offset": "0x41C",
              "size": 32,
              "description": "Message Buffer 57 WORD1 Register"
            },
            "CS58": {
              "offset": "0x420",
              "size": 32,
              "description": "Message Buffer 58 CS Register"
            },
            "ID58": {
              "offset": "0x424",
              "size": 32,
              "description": "Message Buffer 58 ID Register"
            },
            "WORD058": {
              "offset": "0x428",
              "size": 32,
              "description": "Message Buffer 58 WORD0 Register"
            },
            "WORD158": {
              "offset": "0x42C",
              "size": 32,
              "description": "Message Buffer 58 WORD1 Register"
            },
            "CS59": {
              "offset": "0x430",
              "size": 32,
              "description": "Message Buffer 59 CS Register"
            },
            "ID59": {
              "offset": "0x434",
              "size": 32,
              "description": "Message Buffer 59 ID Register"
            },
            "WORD059": {
              "offset": "0x438",
              "size": 32,
              "description": "Message Buffer 59 WORD0 Register"
            },
            "WORD159": {
              "offset": "0x43C",
              "size": 32,
              "description": "Message Buffer 59 WORD1 Register"
            },
            "CS60": {
              "offset": "0x440",
              "size": 32,
              "description": "Message Buffer 60 CS Register"
            },
            "ID60": {
              "offset": "0x444",
              "size": 32,
              "description": "Message Buffer 60 ID Register"
            },
            "WORD060": {
              "offset": "0x448",
              "size": 32,
              "description": "Message Buffer 60 WORD0 Register"
            },
            "WORD160": {
              "offset": "0x44C",
              "size": 32,
              "description": "Message Buffer 60 WORD1 Register"
            },
            "CS61": {
              "offset": "0x450",
              "size": 32,
              "description": "Message Buffer 61 CS Register"
            },
            "ID61": {
              "offset": "0x454",
              "size": 32,
              "description": "Message Buffer 61 ID Register"
            },
            "WORD061": {
              "offset": "0x458",
              "size": 32,
              "description": "Message Buffer 61 WORD0 Register"
            },
            "WORD161": {
              "offset": "0x45C",
              "size": 32,
              "description": "Message Buffer 61 WORD1 Register"
            },
            "CS62": {
              "offset": "0x460",
              "size": 32,
              "description": "Message Buffer 62 CS Register"
            },
            "ID62": {
              "offset": "0x464",
              "size": 32,
              "description": "Message Buffer 62 ID Register"
            },
            "WORD062": {
              "offset": "0x468",
              "size": 32,
              "description": "Message Buffer 62 WORD0 Register"
            },
            "WORD162": {
              "offset": "0x46C",
              "size": 32,
              "description": "Message Buffer 62 WORD1 Register"
            },
            "CS63": {
              "offset": "0x470",
              "size": 32,
              "description": "Message Buffer 63 CS Register"
            },
            "ID63": {
              "offset": "0x474",
              "size": 32,
              "description": "Message Buffer 63 ID Register"
            },
            "WORD063": {
              "offset": "0x478",
              "size": 32,
              "description": "Message Buffer 63 WORD0 Register"
            },
            "WORD163": {
              "offset": "0x47C",
              "size": 32,
              "description": "Message Buffer 63 WORD1 Register"
            },
            "RXIMR%s": {
              "offset": "0x880",
              "size": 32,
              "description": "Rx Individual Mask Registers"
            },
            "CTRL1_PN": {
              "offset": "0xB00",
              "size": 32,
              "description": "Pretended Networking Control 1 Register"
            },
            "CTRL2_PN": {
              "offset": "0xB04",
              "size": 32,
              "description": "Pretended Networking Control 2 Register"
            },
            "WU_MTC": {
              "offset": "0xB08",
              "size": 32,
              "description": "Pretended Networking Wake Up Match Register"
            },
            "FLT_ID1": {
              "offset": "0xB0C",
              "size": 32,
              "description": "Pretended Networking ID Filter 1 Register"
            },
            "FLT_DLC": {
              "offset": "0xB10",
              "size": 32,
              "description": "Pretended Networking DLC Filter Register"
            },
            "PL1_LO": {
              "offset": "0xB14",
              "size": 32,
              "description": "Pretended Networking Payload Low Filter 1 Register"
            },
            "PL1_HI": {
              "offset": "0xB18",
              "size": 32,
              "description": "Pretended Networking Payload High Filter 1 Register"
            },
            "FLT_ID2_IDMASK": {
              "offset": "0xB1C",
              "size": 32,
              "description": "Pretended Networking ID Filter 2 Register / ID Mask Register"
            },
            "PL2_PLMASK_LO": {
              "offset": "0xB20",
              "size": 32,
              "description": "Pretended Networking Payload Low Filter 2 Register / Payload Low Mask Register"
            },
            "PL2_PLMASK_HI": {
              "offset": "0xB24",
              "size": 32,
              "description": "Pretended Networking Payload High Filter 2 low order bits / Payload High Mask Register"
            },
            "WMB%s_CS": {
              "offset": "0xB40",
              "size": 32,
              "description": "Wake Up Message Buffer Register for C/S"
            },
            "WMB%s_ID": {
              "offset": "0xB44",
              "size": 32,
              "description": "Wake Up Message Buffer Register for ID"
            },
            "WMB%s_D03": {
              "offset": "0xB48",
              "size": 32,
              "description": "Wake Up Message Buffer Register for Data 0-3"
            },
            "WMB%s_D47": {
              "offset": "0xB4C",
              "size": 32,
              "description": "Wake Up Message Buffer Register Data 4-7"
            }
          },
          "bits": {
            "MCR": {
              "MAXMB": {
                "bit": 0,
                "description": "Number Of The Last Message Buffer",
                "width": 7
              },
              "IDAM": {
                "bit": 8,
                "description": "ID Acceptance Mode",
                "width": 2
              },
              "AEN": {
                "bit": 12,
                "description": "Abort Enable"
              },
              "LPRIOEN": {
                "bit": 13,
                "description": "Local Priority Enable"
              },
              "PNET_EN": {
                "bit": 14,
                "description": "Pretended Networking Enable"
              },
              "DMA": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "IRMQ": {
                "bit": 16,
                "description": "Individual Rx Masking And Queue Enable"
              },
              "SRXDIS": {
                "bit": 17,
                "description": "Self Reception Disable"
              },
              "WAKSRC": {
                "bit": 19,
                "description": "Wake Up Source"
              },
              "LPMACK": {
                "bit": 20,
                "description": "Low-Power Mode Acknowledge"
              },
              "WRNEN": {
                "bit": 21,
                "description": "Warning Interrupt Enable"
              },
              "SLFWAK": {
                "bit": 22,
                "description": "Self Wake Up"
              },
              "SUPV": {
                "bit": 23,
                "description": "Supervisor Mode"
              },
              "FRZACK": {
                "bit": 24,
                "description": "Freeze Mode Acknowledge"
              },
              "SOFTRST": {
                "bit": 25,
                "description": "Soft Reset"
              },
              "WAKMSK": {
                "bit": 26,
                "description": "Wake Up Interrupt Mask"
              },
              "NOTRDY": {
                "bit": 27,
                "description": "FlexCAN Not Ready"
              },
              "HALT": {
                "bit": 28,
                "description": "Halt FlexCAN"
              },
              "RFEN": {
                "bit": 29,
                "description": "Rx FIFO Enable"
              },
              "FRZ": {
                "bit": 30,
                "description": "Freeze Enable"
              },
              "MDIS": {
                "bit": 31,
                "description": "Module Disable"
              }
            },
            "CTRL1": {
              "PROPSEG": {
                "bit": 0,
                "description": "Propagation Segment",
                "width": 3
              },
              "LOM": {
                "bit": 3,
                "description": "Listen-Only Mode"
              },
              "LBUF": {
                "bit": 4,
                "description": "Lowest Buffer Transmitted First"
              },
              "TSYN": {
                "bit": 5,
                "description": "Timer Sync"
              },
              "BOFFREC": {
                "bit": 6,
                "description": "Bus Off Recovery"
              },
              "SMP": {
                "bit": 7,
                "description": "CAN Bit Sampling"
              },
              "RWRNMSK": {
                "bit": 10,
                "description": "Rx Warning Interrupt Mask"
              },
              "TWRNMSK": {
                "bit": 11,
                "description": "Tx Warning Interrupt Mask"
              },
              "LPB": {
                "bit": 12,
                "description": "Loop Back Mode"
              },
              "CLKSRC": {
                "bit": 13,
                "description": "CAN Engine Clock Source"
              },
              "ERRMSK": {
                "bit": 14,
                "description": "Error Interrupt Mask"
              },
              "BOFFMSK": {
                "bit": 15,
                "description": "Bus Off Interrupt Mask"
              },
              "PSEG2": {
                "bit": 16,
                "description": "Phase Segment 2",
                "width": 3
              },
              "PSEG1": {
                "bit": 19,
                "description": "Phase Segment 1",
                "width": 3
              },
              "RJW": {
                "bit": 22,
                "description": "Resync Jump Width",
                "width": 2
              },
              "PRESDIV": {
                "bit": 24,
                "description": "Prescaler Division Factor",
                "width": 8
              }
            },
            "TIMER": {
              "TIMER": {
                "bit": 0,
                "description": "Timer Value",
                "width": 16
              }
            },
            "RXMGMASK": {
              "MG": {
                "bit": 0,
                "description": "Rx Mailboxes Global Mask Bits",
                "width": 32
              }
            },
            "RX14MASK": {
              "RX14M": {
                "bit": 0,
                "description": "Rx Buffer 14 Mask Bits",
                "width": 32
              }
            },
            "RX15MASK": {
              "RX15M": {
                "bit": 0,
                "description": "Rx Buffer 15 Mask Bits",
                "width": 32
              }
            },
            "ECR": {
              "TXERRCNT": {
                "bit": 0,
                "description": "Transmit Error Counter",
                "width": 8
              },
              "RXERRCNT": {
                "bit": 8,
                "description": "Receive Error Counter",
                "width": 8
              }
            },
            "ESR1": {
              "WAKINT": {
                "bit": 0,
                "description": "Wake-Up Interrupt"
              },
              "ERRINT": {
                "bit": 1,
                "description": "Error Interrupt"
              },
              "BOFFINT": {
                "bit": 2,
                "description": "Bus Off Interrupt"
              },
              "RX": {
                "bit": 3,
                "description": "FlexCAN In Reception"
              },
              "FLTCONF": {
                "bit": 4,
                "description": "Fault Confinement State",
                "width": 2
              },
              "TX": {
                "bit": 6,
                "description": "FlexCAN In Transmission"
              },
              "IDLE": {
                "bit": 7,
                "description": "This bit indicates when CAN bus is in IDLE state"
              },
              "RXWRN": {
                "bit": 8,
                "description": "Rx Error Warning"
              },
              "TXWRN": {
                "bit": 9,
                "description": "TX Error Warning"
              },
              "STFERR": {
                "bit": 10,
                "description": "Stuffing Error"
              },
              "FRMERR": {
                "bit": 11,
                "description": "Form Error"
              },
              "CRCERR": {
                "bit": 12,
                "description": "Cyclic Redundancy Check Error"
              },
              "ACKERR": {
                "bit": 13,
                "description": "Acknowledge Error"
              },
              "BIT0ERR": {
                "bit": 14,
                "description": "Bit0 Error"
              },
              "BIT1ERR": {
                "bit": 15,
                "description": "Bit1 Error"
              },
              "RWRNINT": {
                "bit": 16,
                "description": "Rx Warning Interrupt Flag"
              },
              "TWRNINT": {
                "bit": 17,
                "description": "Tx Warning Interrupt Flag"
              },
              "SYNCH": {
                "bit": 18,
                "description": "CAN Synchronization Status"
              },
              "BOFFDONEINT": {
                "bit": 19,
                "description": "Bus Off Done Interrupt"
              },
              "ERROVR": {
                "bit": 21,
                "description": "Error Overrun bit"
              }
            },
            "IMASK1": {
              "BUF31TO0M": {
                "bit": 0,
                "description": "Buffer MB i Mask",
                "width": 32
              }
            },
            "IFLAG1": {
              "BUF0I": {
                "bit": 0,
                "description": "Buffer MB0 Interrupt Or Clear FIFO bit"
              },
              "BUF4TO1I": {
                "bit": 1,
                "description": "Buffer MB i Interrupt Or \"reserved\"",
                "width": 4
              },
              "BUF5I": {
                "bit": 5,
                "description": "Buffer MB5 Interrupt Or \"Frames available in Rx FIFO\""
              },
              "BUF6I": {
                "bit": 6,
                "description": "Buffer MB6 Interrupt Or \"Rx FIFO Warning\""
              },
              "BUF7I": {
                "bit": 7,
                "description": "Buffer MB7 Interrupt Or \"Rx FIFO Overflow\""
              },
              "BUF31TO8I": {
                "bit": 8,
                "description": "Buffer MBi Interrupt",
                "width": 24
              }
            },
            "CTRL2": {
              "EDFLTDIS": {
                "bit": 11,
                "description": "Edge Filter Disable"
              },
              "STFCNTEN": {
                "bit": 12,
                "description": "Stuff Count Enable"
              },
              "PREXCEN": {
                "bit": 14,
                "description": "Protocol Exception Enable"
              },
              "TIMER_SRC": {
                "bit": 15,
                "description": "Timer Source"
              },
              "EACEN": {
                "bit": 16,
                "description": "Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes"
              },
              "RRS": {
                "bit": 17,
                "description": "Remote Request Storing"
              },
              "MRP": {
                "bit": 18,
                "description": "Mailboxes Reception Priority"
              },
              "TASD": {
                "bit": 19,
                "description": "Tx Arbitration Start Delay",
                "width": 5
              },
              "RFFN": {
                "bit": 24,
                "description": "Number Of Rx FIFO Filters",
                "width": 4
              },
              "BOFFDONEMSK": {
                "bit": 30,
                "description": "Bus Off Done Interrupt Mask"
              }
            },
            "ESR2": {
              "IMB": {
                "bit": 13,
                "description": "Inactive Mailbox"
              },
              "VPS": {
                "bit": 14,
                "description": "Valid Priority Status"
              },
              "LPTM": {
                "bit": 16,
                "description": "Lowest Priority Tx Mailbox",
                "width": 7
              }
            },
            "CRCR": {
              "TXCRC": {
                "bit": 0,
                "description": "Transmitted CRC value",
                "width": 15
              },
              "MBCRC": {
                "bit": 16,
                "description": "CRC Mailbox",
                "width": 7
              }
            },
            "RXFGMASK": {
              "FGM": {
                "bit": 0,
                "description": "Rx FIFO Global Mask Bits",
                "width": 32
              }
            },
            "RXFIR": {
              "IDHIT": {
                "bit": 0,
                "description": "Identifier Acceptance Filter Hit Indicator",
                "width": 9
              }
            },
            "CBT": {
              "EPSEG2": {
                "bit": 0,
                "description": "Extended Phase Segment 2",
                "width": 5
              },
              "EPSEG1": {
                "bit": 5,
                "description": "Extended Phase Segment 1",
                "width": 5
              },
              "EPROPSEG": {
                "bit": 10,
                "description": "Extended Propagation Segment",
                "width": 6
              },
              "ERJW": {
                "bit": 16,
                "description": "Extended Resync Jump Width",
                "width": 5
              },
              "EPRESDIV": {
                "bit": 21,
                "description": "Extended Prescaler Division Factor",
                "width": 10
              },
              "BTF": {
                "bit": 31,
                "description": "Bit Timing Format Enable"
              }
            },
            "CS0": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID0": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD00": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD10": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS1": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID1": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD01": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD11": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS2": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID2": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD02": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD12": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS3": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID3": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD03": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD13": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS4": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID4": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD04": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD14": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS5": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID5": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD05": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD15": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS6": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID6": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD06": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD16": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS7": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID7": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD07": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD17": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS8": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID8": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD08": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD18": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS9": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID9": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD09": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD19": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS10": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID10": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD010": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD110": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS11": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID11": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD011": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD111": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS12": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID12": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD012": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD112": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS13": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID13": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD013": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD113": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS14": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID14": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD014": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD114": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS15": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID15": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD015": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD115": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS16": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID16": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD016": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD116": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS17": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID17": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD017": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD117": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS18": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID18": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD018": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD118": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS19": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID19": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD019": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD119": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS20": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID20": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD020": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD120": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS21": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID21": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD021": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD121": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS22": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID22": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD022": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD122": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS23": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID23": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD023": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD123": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS24": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID24": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD024": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD124": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS25": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID25": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD025": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD125": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS26": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID26": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD026": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD126": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS27": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID27": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD027": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD127": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS28": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID28": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD028": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD128": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS29": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID29": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD029": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD129": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS30": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID30": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD030": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD130": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS31": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID31": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD031": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD131": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS32": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID32": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD032": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD132": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS33": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID33": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD033": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD133": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS34": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID34": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD034": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD134": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS35": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID35": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD035": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD135": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS36": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID36": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD036": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD136": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS37": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID37": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD037": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD137": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS38": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID38": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD038": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD138": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS39": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID39": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD039": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD139": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS40": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID40": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD040": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD140": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS41": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID41": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD041": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD141": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS42": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID42": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD042": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD142": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS43": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID43": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD043": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD143": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS44": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID44": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD044": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD144": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS45": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID45": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD045": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD145": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS46": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID46": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD046": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD146": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS47": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID47": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD047": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD147": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS48": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID48": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD048": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD148": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS49": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID49": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD049": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD149": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS50": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID50": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD050": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD150": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS51": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID51": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD051": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD151": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS52": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID52": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD052": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD152": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS53": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID53": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD053": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD153": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS54": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID54": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD054": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD154": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS55": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID55": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD055": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD155": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS56": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID56": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD056": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD156": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS57": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID57": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD057": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD157": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS58": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID58": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD058": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD158": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS59": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID59": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD059": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD159": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS60": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID60": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD060": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD160": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS61": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID61": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD061": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD161": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS62": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID62": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD062": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD162": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS63": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID63": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD063": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD163": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "RXIMR%s": {
              "MI": {
                "bit": 0,
                "description": "Individual Mask Bits",
                "width": 32
              }
            },
            "CTRL1_PN": {
              "FCS": {
                "bit": 0,
                "description": "Filtering Combination Selection",
                "width": 2
              },
              "IDFS": {
                "bit": 2,
                "description": "ID Filtering Selection",
                "width": 2
              },
              "PLFS": {
                "bit": 4,
                "description": "Payload Filtering Selection",
                "width": 2
              },
              "NMATCH": {
                "bit": 8,
                "description": "Number of Messages Matching the Same Filtering Criteria",
                "width": 8
              },
              "WUMF_MSK": {
                "bit": 16,
                "description": "Wake Up by Match Flag Mask Bit"
              },
              "WTOF_MSK": {
                "bit": 17,
                "description": "Wake Up by Timeout Flag Mask Bit"
              }
            },
            "CTRL2_PN": {
              "MATCHTO": {
                "bit": 0,
                "description": "Timeout for No Message Matching the Filtering Criteria",
                "width": 16
              }
            },
            "WU_MTC": {
              "MCOUNTER": {
                "bit": 8,
                "description": "Number of Matches while in Pretended Networking",
                "width": 8
              },
              "WUMF": {
                "bit": 16,
                "description": "Wake Up by Match Flag Bit"
              },
              "WTOF": {
                "bit": 17,
                "description": "Wake Up by Timeout Flag Bit"
              }
            },
            "FLT_ID1": {
              "FLT_ID1": {
                "bit": 0,
                "description": "ID Filter 1 for Pretended Networking filtering",
                "width": 29
              },
              "FLT_RTR": {
                "bit": 29,
                "description": "Remote Transmission Request Filter"
              },
              "FLT_IDE": {
                "bit": 30,
                "description": "ID Extended Filter"
              }
            },
            "FLT_DLC": {
              "FLT_DLC_HI": {
                "bit": 0,
                "description": "Upper Limit for Length of Data Bytes Filter",
                "width": 4
              },
              "FLT_DLC_LO": {
                "bit": 16,
                "description": "Lower Limit for Length of Data Bytes Filter",
                "width": 4
              }
            },
            "PL1_LO": {
              "Data_byte_3": {
                "bit": 0,
                "description": "Payload Filter 1 low order bits for Pretended Networking payload filtering corresponding to the data byte 3.",
                "width": 8
              },
              "Data_byte_2": {
                "bit": 8,
                "description": "Payload Filter 1 low order bits for Pretended Networking payload filtering corresponding to the data byte 2.",
                "width": 8
              },
              "Data_byte_1": {
                "bit": 16,
                "description": "Payload Filter 1 low order bits for Pretended Networking payload filtering corresponding to the data byte 1.",
                "width": 8
              },
              "Data_byte_0": {
                "bit": 24,
                "description": "Payload Filter 1 low order bits for Pretended Networking payload filtering corresponding to the data byte 0.",
                "width": 8
              }
            },
            "PL1_HI": {
              "Data_byte_7": {
                "bit": 0,
                "description": "Payload Filter 1 high order bits for Pretended Networking payload filtering corresponding to the data byte 7.",
                "width": 8
              },
              "Data_byte_6": {
                "bit": 8,
                "description": "Payload Filter 1 high order bits for Pretended Networking payload filtering corresponding to the data byte 6.",
                "width": 8
              },
              "Data_byte_5": {
                "bit": 16,
                "description": "Payload Filter 1 high order bits for Pretended Networking payload filtering corresponding to the data byte 5.",
                "width": 8
              },
              "Data_byte_4": {
                "bit": 24,
                "description": "Payload Filter 1 high order bits for Pretended Networking payload filtering corresponding to the data byte 4.",
                "width": 8
              }
            },
            "FLT_ID2_IDMASK": {
              "FLT_ID2_IDMASK": {
                "bit": 0,
                "description": "ID Filter 2 for Pretended Networking Filtering / ID Mask Bits for Pretended Networking ID Filtering",
                "width": 29
              },
              "RTR_MSK": {
                "bit": 29,
                "description": "Remote Transmission Request Mask Bit"
              },
              "IDE_MSK": {
                "bit": 30,
                "description": "ID Extended Mask Bit"
              }
            },
            "PL2_PLMASK_LO": {
              "Data_byte_3": {
                "bit": 0,
                "description": "Payload Filter 2 low order bits / Payload Mask low order bits for Pretended Networking payload filtering corresponding to the data byte 3.",
                "width": 8
              },
              "Data_byte_2": {
                "bit": 8,
                "description": "Payload Filter 2 low order bits / Payload Mask low order bits for Pretended Networking payload filtering corresponding to the data byte 2.",
                "width": 8
              },
              "Data_byte_1": {
                "bit": 16,
                "description": "Payload Filter 2 low order bits / Payload Mask low order bits for Pretended Networking payload filtering corresponding to the data byte 1.",
                "width": 8
              },
              "Data_byte_0": {
                "bit": 24,
                "description": "Payload Filter 2 low order bits / Payload Mask low order bits for Pretended Networking payload filtering corresponding to the data byte 0.",
                "width": 8
              }
            },
            "PL2_PLMASK_HI": {
              "Data_byte_7": {
                "bit": 0,
                "description": "Payload Filter 2 high order bits / Payload Mask high order bits for Pretended Networking payload filtering corresponding to the data byte 7.",
                "width": 8
              },
              "Data_byte_6": {
                "bit": 8,
                "description": "Payload Filter 2 high order bits / Payload Mask high order bits for Pretended Networking payload filtering corresponding to the data byte 6.",
                "width": 8
              },
              "Data_byte_5": {
                "bit": 16,
                "description": "Payload Filter 2 high order bits / Payload Mask high order bits for Pretended Networking payload filtering corresponding to the data byte 5.",
                "width": 8
              },
              "Data_byte_4": {
                "bit": 24,
                "description": "Payload Filter 2 high order bits / Payload Mask high order bits for Pretended Networking payload filtering corresponding to the data byte 4.",
                "width": 8
              }
            },
            "WMB%s_CS": {
              "DLC": {
                "bit": 16,
                "description": "Length of Data in Bytes",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request Bit"
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended Bit"
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request"
              }
            },
            "WMB%s_ID": {
              "ID": {
                "bit": 0,
                "description": "Received ID under Pretended Networking mode",
                "width": 29
              }
            },
            "WMB%s_D03": {
              "Data_byte_3": {
                "bit": 0,
                "description": "Received payload corresponding to the data byte 3 under Pretended Networking mode",
                "width": 8
              },
              "Data_byte_2": {
                "bit": 8,
                "description": "Received payload corresponding to the data byte 2 under Pretended Networking mode",
                "width": 8
              },
              "Data_byte_1": {
                "bit": 16,
                "description": "Received payload corresponding to the data byte 1 under Pretended Networking mode",
                "width": 8
              },
              "Data_byte_0": {
                "bit": 24,
                "description": "Received payload corresponding to the data byte 0 under Pretended Networking mode",
                "width": 8
              }
            },
            "WMB%s_D47": {
              "Data_byte_7": {
                "bit": 0,
                "description": "Received payload corresponding to the data byte 7 under Pretended Networking mode",
                "width": 8
              },
              "Data_byte_6": {
                "bit": 8,
                "description": "Received payload corresponding to the data byte 6 under Pretended Networking mode",
                "width": 8
              },
              "Data_byte_5": {
                "bit": 16,
                "description": "Received payload corresponding to the data byte 5 under Pretended Networking mode",
                "width": 8
              },
              "Data_byte_4": {
                "bit": 24,
                "description": "Received payload corresponding to the data byte 4 under Pretended Networking mode",
                "width": 8
              }
            }
          }
        },
        "FTM0": {
          "instances": [
            {
              "name": "FTM0",
              "base": "0x40038000",
              "irq": 42
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            },
            "HCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Half Cycle Register"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "RIE": {
                "bit": 6,
                "description": "Reload Interrupt Enable"
              },
              "RF": {
                "bit": 7,
                "description": "Reload Flag"
              },
              "TOIE": {
                "bit": 8,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 9,
                "description": "Timer Overflow Flag"
              },
              "PWMEN0": {
                "bit": 16,
                "description": "Channel 0 PWM enable bit"
              },
              "PWMEN1": {
                "bit": 17,
                "description": "Channel 1 PWM enable bit"
              },
              "PWMEN2": {
                "bit": 18,
                "description": "Channel 2 PWM enable bit"
              },
              "PWMEN3": {
                "bit": 19,
                "description": "Channel 3 PWM enable bit"
              },
              "PWMEN4": {
                "bit": 20,
                "description": "Channel 4 PWM enable bit"
              },
              "PWMEN5": {
                "bit": 21,
                "description": "Channel 5 PWM enable bit"
              },
              "PWMEN6": {
                "bit": 22,
                "description": "Channel 6 PWM enable bit"
              },
              "PWMEN7": {
                "bit": 23,
                "description": "Channel 7 PWM enable bit"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              },
              "TRIGMODE": {
                "bit": 8,
                "description": "Trigger mode control"
              },
              "CHIS": {
                "bit": 9,
                "description": "Channel Input State"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "CH6TRIG": {
                "bit": 8,
                "description": "Channel 6 Trigger Enable"
              },
              "CH7TRIG": {
                "bit": 9,
                "description": "Channel 7 Trigger Enable"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "FSTATE": {
                "bit": 15,
                "description": "Fault output state"
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "LDFQ": {
                "bit": 0,
                "description": "Load Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "Debug Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              },
              "ITRIGR": {
                "bit": 11,
                "description": "Initialization trigger on Reload Point"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "HCSEL": {
                "bit": 8,
                "description": "Half Cycle Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              },
              "GLEN": {
                "bit": 10,
                "description": "Global Load Enable"
              },
              "GLDOK": {
                "bit": 11,
                "description": "Global Load OK"
              }
            },
            "HCR": {
              "HCVAL": {
                "bit": 0,
                "description": "Half Cycle Value",
                "width": 16
              }
            }
          }
        },
        "FTM1": {
          "instances": [
            {
              "name": "FTM1",
              "base": "0x40039000",
              "irq": 43
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            },
            "HCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Half Cycle Register"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "RIE": {
                "bit": 6,
                "description": "Reload Interrupt Enable"
              },
              "RF": {
                "bit": 7,
                "description": "Reload Flag"
              },
              "TOIE": {
                "bit": 8,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 9,
                "description": "Timer Overflow Flag"
              },
              "PWMEN0": {
                "bit": 16,
                "description": "Channel 0 PWM enable bit"
              },
              "PWMEN1": {
                "bit": 17,
                "description": "Channel 1 PWM enable bit"
              },
              "PWMEN2": {
                "bit": 18,
                "description": "Channel 2 PWM enable bit"
              },
              "PWMEN3": {
                "bit": 19,
                "description": "Channel 3 PWM enable bit"
              },
              "PWMEN4": {
                "bit": 20,
                "description": "Channel 4 PWM enable bit"
              },
              "PWMEN5": {
                "bit": 21,
                "description": "Channel 5 PWM enable bit"
              },
              "PWMEN6": {
                "bit": 22,
                "description": "Channel 6 PWM enable bit"
              },
              "PWMEN7": {
                "bit": 23,
                "description": "Channel 7 PWM enable bit"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              },
              "TRIGMODE": {
                "bit": 8,
                "description": "Trigger mode control"
              },
              "CHIS": {
                "bit": 9,
                "description": "Channel Input State"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "CH6TRIG": {
                "bit": 8,
                "description": "Channel 6 Trigger Enable"
              },
              "CH7TRIG": {
                "bit": 9,
                "description": "Channel 7 Trigger Enable"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "FSTATE": {
                "bit": 15,
                "description": "Fault output state"
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "LDFQ": {
                "bit": 0,
                "description": "Load Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "Debug Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              },
              "ITRIGR": {
                "bit": 11,
                "description": "Initialization trigger on Reload Point"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "HCSEL": {
                "bit": 8,
                "description": "Half Cycle Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              },
              "GLEN": {
                "bit": 10,
                "description": "Global Load Enable"
              },
              "GLDOK": {
                "bit": 11,
                "description": "Global Load OK"
              }
            },
            "HCR": {
              "HCVAL": {
                "bit": 0,
                "description": "Half Cycle Value",
                "width": 16
              }
            }
          }
        },
        "FTM2": {
          "instances": [
            {
              "name": "FTM2",
              "base": "0x4003A000",
              "irq": 44
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            },
            "HCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Half Cycle Register"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "RIE": {
                "bit": 6,
                "description": "Reload Interrupt Enable"
              },
              "RF": {
                "bit": 7,
                "description": "Reload Flag"
              },
              "TOIE": {
                "bit": 8,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 9,
                "description": "Timer Overflow Flag"
              },
              "PWMEN0": {
                "bit": 16,
                "description": "Channel 0 PWM enable bit"
              },
              "PWMEN1": {
                "bit": 17,
                "description": "Channel 1 PWM enable bit"
              },
              "PWMEN2": {
                "bit": 18,
                "description": "Channel 2 PWM enable bit"
              },
              "PWMEN3": {
                "bit": 19,
                "description": "Channel 3 PWM enable bit"
              },
              "PWMEN4": {
                "bit": 20,
                "description": "Channel 4 PWM enable bit"
              },
              "PWMEN5": {
                "bit": 21,
                "description": "Channel 5 PWM enable bit"
              },
              "PWMEN6": {
                "bit": 22,
                "description": "Channel 6 PWM enable bit"
              },
              "PWMEN7": {
                "bit": 23,
                "description": "Channel 7 PWM enable bit"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              },
              "TRIGMODE": {
                "bit": 8,
                "description": "Trigger mode control"
              },
              "CHIS": {
                "bit": 9,
                "description": "Channel Input State"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "CH6TRIG": {
                "bit": 8,
                "description": "Channel 6 Trigger Enable"
              },
              "CH7TRIG": {
                "bit": 9,
                "description": "Channel 7 Trigger Enable"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "FSTATE": {
                "bit": 15,
                "description": "Fault output state"
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "LDFQ": {
                "bit": 0,
                "description": "Load Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "Debug Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              },
              "ITRIGR": {
                "bit": 11,
                "description": "Initialization trigger on Reload Point"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "HCSEL": {
                "bit": 8,
                "description": "Half Cycle Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              },
              "GLEN": {
                "bit": 10,
                "description": "Global Load Enable"
              },
              "GLDOK": {
                "bit": 11,
                "description": "Global Load OK"
              }
            },
            "HCR": {
              "HCVAL": {
                "bit": 0,
                "description": "Half Cycle Value",
                "width": 16
              }
            }
          }
        },
        "FTM3": {
          "instances": [
            {
              "name": "FTM3",
              "base": "0x40026000",
              "irq": 71
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            },
            "HCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Half Cycle Register"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "RIE": {
                "bit": 6,
                "description": "Reload Interrupt Enable"
              },
              "RF": {
                "bit": 7,
                "description": "Reload Flag"
              },
              "TOIE": {
                "bit": 8,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 9,
                "description": "Timer Overflow Flag"
              },
              "PWMEN0": {
                "bit": 16,
                "description": "Channel 0 PWM enable bit"
              },
              "PWMEN1": {
                "bit": 17,
                "description": "Channel 1 PWM enable bit"
              },
              "PWMEN2": {
                "bit": 18,
                "description": "Channel 2 PWM enable bit"
              },
              "PWMEN3": {
                "bit": 19,
                "description": "Channel 3 PWM enable bit"
              },
              "PWMEN4": {
                "bit": 20,
                "description": "Channel 4 PWM enable bit"
              },
              "PWMEN5": {
                "bit": 21,
                "description": "Channel 5 PWM enable bit"
              },
              "PWMEN6": {
                "bit": 22,
                "description": "Channel 6 PWM enable bit"
              },
              "PWMEN7": {
                "bit": 23,
                "description": "Channel 7 PWM enable bit"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              },
              "TRIGMODE": {
                "bit": 8,
                "description": "Trigger mode control"
              },
              "CHIS": {
                "bit": 9,
                "description": "Channel Input State"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "CH6TRIG": {
                "bit": 8,
                "description": "Channel 6 Trigger Enable"
              },
              "CH7TRIG": {
                "bit": 9,
                "description": "Channel 7 Trigger Enable"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "FSTATE": {
                "bit": 15,
                "description": "Fault output state"
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "LDFQ": {
                "bit": 0,
                "description": "Load Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "Debug Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              },
              "ITRIGR": {
                "bit": 11,
                "description": "Initialization trigger on Reload Point"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "HCSEL": {
                "bit": 8,
                "description": "Half Cycle Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              },
              "GLEN": {
                "bit": 10,
                "description": "Global Load Enable"
              },
              "GLDOK": {
                "bit": 11,
                "description": "Global Load OK"
              }
            },
            "HCR": {
              "HCVAL": {
                "bit": 0,
                "description": "Half Cycle Value",
                "width": 16
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 39
            },
            {
              "name": "ADC1",
              "base": "0x40027000",
              "irq": 73
            },
            {
              "name": "ADC2",
              "base": "0x4003C000",
              "irq": 74
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x88",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x90",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x94",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "BASE_OFS": {
              "offset": "0x98",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "OFS": {
              "offset": "0x9C",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "USR_OFS": {
              "offset": "0xA0",
              "size": 32,
              "description": "ADC USER Offset Correction Register"
            },
            "XOFS": {
              "offset": "0xA4",
              "size": 32,
              "description": "ADC X Offset Correction Register"
            },
            "YOFS": {
              "offset": "0xA8",
              "size": 32,
              "description": "ADC Y Offset Correction Register"
            },
            "G": {
              "offset": "0xAC",
              "size": 32,
              "description": "ADC Gain Register"
            },
            "UG": {
              "offset": "0xB0",
              "size": 32,
              "description": "ADC User Gain Register"
            },
            "CLPS": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADC General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0xB8",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0xBC",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0xC0",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0xC4",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPX": {
              "offset": "0xC8",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP9": {
              "offset": "0xCC",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS_OFS": {
              "offset": "0xD0",
              "size": 32,
              "description": "ADC General Calibration Value Register"
            },
            "CLP3_OFS": {
              "offset": "0xD4",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2_OFS": {
              "offset": "0xD8",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1_OFS": {
              "offset": "0xDC",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0_OFS": {
              "offset": "0xE0",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPX_OFS": {
              "offset": "0xE4",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP9_OFS": {
              "offset": "0xE8",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              }
            },
            "CFG2": {
              "SMPLTS": {
                "bit": 0,
                "description": "Sample Time Select",
                "width": 8
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 12
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 12
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration Failed Flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "BASE_OFS": {
              "BA_OFS": {
                "bit": 0,
                "description": "Base Offset Error Correction Value",
                "width": 8
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 12
              }
            },
            "USR_OFS": {
              "USR_OFS": {
                "bit": 0,
                "description": "USER Offset Error Correction Value",
                "width": 8
              }
            },
            "XOFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 6
              }
            },
            "YOFS": {
              "YOFS": {
                "bit": 0,
                "description": "Y Offset Error Correction Value",
                "width": 8
              }
            },
            "G": {
              "G": {
                "bit": 0,
                "description": "Gain",
                "width": 11
              }
            },
            "UG": {
              "UG": {
                "bit": 0,
                "description": "User Gain",
                "width": 10
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLPX": {
              "CLPX": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              },
              "CLPXEN": {
                "bit": 7,
                "description": "CLPX compare bit"
              }
            },
            "CLP9": {
              "CLP9": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              },
              "CLP9EN": {
                "bit": 7,
                "description": "CLP9 compare bit"
              }
            },
            "CLPS_OFS": {
              "CLPS_OFS": {
                "bit": 0,
                "description": "CLPS Offset",
                "width": 4
              }
            },
            "CLP3_OFS": {
              "CLP3_OFS": {
                "bit": 0,
                "description": "CLP3 Offset",
                "width": 4
              }
            },
            "CLP2_OFS": {
              "CLP2_OFS": {
                "bit": 0,
                "description": "CLP2 Offset",
                "width": 4
              }
            },
            "CLP1_OFS": {
              "CLP1_OFS": {
                "bit": 0,
                "description": "CLP1 Offset",
                "width": 4
              }
            },
            "CLP0_OFS": {
              "CLP0_OFS": {
                "bit": 0,
                "description": "CLP0 Offset",
                "width": 4
              }
            },
            "CLPX_OFS": {
              "CLPX_OFS": {
                "bit": 0,
                "description": "CLPX Offset",
                "width": 12
              }
            },
            "CLP9_OFS": {
              "CLP9_OFS": {
                "bit": 0,
                "description": "CLP9 Offset",
                "width": 12
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "LPSPI0",
              "base": "0x4002C000",
              "irq": 26
            },
            {
              "name": "LPSPI1",
              "base": "0x4002D000",
              "irq": 27
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status Register"
            },
            "IER": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "DER": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA Enable Register"
            },
            "CFGR0": {
              "offset": "0x20",
              "size": 32,
              "description": "Configuration Register 0"
            },
            "CFGR1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration Register 1"
            },
            "DMR0": {
              "offset": "0x30",
              "size": 32,
              "description": "Data Match Register 0"
            },
            "DMR1": {
              "offset": "0x34",
              "size": 32,
              "description": "Data Match Register 1"
            },
            "CCR": {
              "offset": "0x40",
              "size": 32,
              "description": "Clock Configuration Register"
            },
            "FCR": {
              "offset": "0x58",
              "size": 32,
              "description": "FIFO Control Register"
            },
            "FSR": {
              "offset": "0x5C",
              "size": 32,
              "description": "FIFO Status Register"
            },
            "TCR": {
              "offset": "0x60",
              "size": 32,
              "description": "Transmit Command Register"
            },
            "TDR": {
              "offset": "0x64",
              "size": 32,
              "description": "Transmit Data Register"
            },
            "RSR": {
              "offset": "0x70",
              "size": 32,
              "description": "Receive Status Register"
            },
            "RDR": {
              "offset": "0x74",
              "size": 32,
              "description": "Receive Data Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Module Identification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "TXFIFO": {
                "bit": 0,
                "description": "Transmit FIFO Size",
                "width": 8
              },
              "RXFIFO": {
                "bit": 8,
                "description": "Receive FIFO Size",
                "width": 8
              }
            },
            "CR": {
              "MEN": {
                "bit": 0,
                "description": "Module Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "DOZEN": {
                "bit": 2,
                "description": "Doze mode enable"
              },
              "DBGEN": {
                "bit": 3,
                "description": "Debug Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "SR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "WCF": {
                "bit": 8,
                "description": "Word Complete Flag"
              },
              "FCF": {
                "bit": 9,
                "description": "Frame Complete Flag"
              },
              "TCF": {
                "bit": 10,
                "description": "Transfer Complete Flag"
              },
              "TEF": {
                "bit": 11,
                "description": "Transmit Error Flag"
              },
              "REF": {
                "bit": 12,
                "description": "Receive Error Flag"
              },
              "DMF": {
                "bit": 13,
                "description": "Data Match Flag"
              },
              "MBF": {
                "bit": 24,
                "description": "Module Busy Flag"
              }
            },
            "IER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "WCIE": {
                "bit": 8,
                "description": "Word Complete Interrupt Enable"
              },
              "FCIE": {
                "bit": 9,
                "description": "Frame Complete Interrupt Enable"
              },
              "TCIE": {
                "bit": 10,
                "description": "Transfer Complete Interrupt Enable"
              },
              "TEIE": {
                "bit": 11,
                "description": "Transmit Error Interrupt Enable"
              },
              "REIE": {
                "bit": 12,
                "description": "Receive Error Interrupt Enable"
              },
              "DMIE": {
                "bit": 13,
                "description": "Data Match Interrupt Enable"
              }
            },
            "DER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              }
            },
            "CFGR0": {
              "HREN": {
                "bit": 0,
                "description": "Host Request Enable"
              },
              "HRPOL": {
                "bit": 1,
                "description": "Host Request Polarity"
              },
              "HRSEL": {
                "bit": 2,
                "description": "Host Request Select"
              },
              "CIRFIFO": {
                "bit": 8,
                "description": "Circular FIFO Enable"
              },
              "RDMO": {
                "bit": 9,
                "description": "Receive Data Match Only"
              }
            },
            "CFGR1": {
              "MASTER": {
                "bit": 0,
                "description": "Master Mode"
              },
              "SAMPLE": {
                "bit": 1,
                "description": "Sample Point"
              },
              "AUTOPCS": {
                "bit": 2,
                "description": "Automatic PCS"
              },
              "NOSTALL": {
                "bit": 3,
                "description": "No Stall"
              },
              "PCSPOL": {
                "bit": 8,
                "description": "Peripheral Chip Select Polarity",
                "width": 4
              },
              "MATCFG": {
                "bit": 16,
                "description": "Match Configuration",
                "width": 3
              },
              "PINCFG": {
                "bit": 24,
                "description": "Pin Configuration",
                "width": 2
              },
              "OUTCFG": {
                "bit": 26,
                "description": "Output Config"
              },
              "PCSCFG": {
                "bit": 27,
                "description": "Peripheral Chip Select Configuration"
              }
            },
            "DMR0": {
              "MATCH0": {
                "bit": 0,
                "description": "Match 0 Value",
                "width": 32
              }
            },
            "DMR1": {
              "MATCH1": {
                "bit": 0,
                "description": "Match 1 Value",
                "width": 32
              }
            },
            "CCR": {
              "SCKDIV": {
                "bit": 0,
                "description": "SCK Divider",
                "width": 8
              },
              "DBT": {
                "bit": 8,
                "description": "Delay Between Transfers",
                "width": 8
              },
              "PCSSCK": {
                "bit": 16,
                "description": "PCS to SCK Delay",
                "width": 8
              },
              "SCKPCS": {
                "bit": 24,
                "description": "SCK to PCS Delay",
                "width": 8
              }
            },
            "FCR": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 8
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive FIFO Watermark",
                "width": 8
              }
            },
            "FSR": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit FIFO Count",
                "width": 8
              },
              "RXCOUNT": {
                "bit": 16,
                "description": "Receive FIFO Count",
                "width": 8
              }
            },
            "TCR": {
              "FRAMESZ": {
                "bit": 0,
                "description": "Frame Size",
                "width": 12
              },
              "WIDTH": {
                "bit": 16,
                "description": "Transfer Width",
                "width": 2
              },
              "TXMSK": {
                "bit": 18,
                "description": "Transmit Data Mask"
              },
              "RXMSK": {
                "bit": 19,
                "description": "Receive Data Mask"
              },
              "CONTC": {
                "bit": 20,
                "description": "Continuing Command"
              },
              "CONT": {
                "bit": 21,
                "description": "Continuous Transfer"
              },
              "BYSW": {
                "bit": 22,
                "description": "Byte Swap"
              },
              "LSBF": {
                "bit": 23,
                "description": "LSB First"
              },
              "PCS": {
                "bit": 24,
                "description": "Peripheral Chip Select",
                "width": 2
              },
              "PRESCALE": {
                "bit": 27,
                "description": "Prescaler Value",
                "width": 3
              },
              "CPHA": {
                "bit": 30,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 31,
                "description": "Clock Polarity"
              }
            },
            "TDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 32
              }
            },
            "RSR": {
              "SOF": {
                "bit": 0,
                "description": "Start Of Frame"
              },
              "RXEMPTY": {
                "bit": 1,
                "description": "RX FIFO Empty"
              }
            },
            "RDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "PDB0": {
          "instances": [
            {
              "name": "PDB0",
              "base": "0x40036000",
              "irq": 52
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay register"
            },
            "CH%sC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control register 1"
            },
            "CH%sS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status register"
            },
            "CH%sDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 register"
            },
            "CH%sDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 register"
            },
            "CH%sDLY2": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Delay 2 register"
            },
            "CH%sDLY3": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel n Delay 3 register"
            },
            "CH%sDLY4": {
              "offset": "0x28",
              "size": 32,
              "description": "Channel n Delay 4 register"
            },
            "CH%sDLY5": {
              "offset": "0x2C",
              "size": 32,
              "description": "Channel n Delay 5 register"
            },
            "CH%sDLY6": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel n Delay 6 register"
            },
            "CH%sDLY7": {
              "offset": "0x34",
              "size": 32,
              "description": "Channel n Delay 7 register"
            },
            "DACINTC": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control register"
            },
            "DACINT": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable register"
            },
            "PODLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable"
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CH%sC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CH%sS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CH%sDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY2": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY3": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY4": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY5": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY6": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY7": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "DACINTC": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              }
            },
            "DACINT": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PODLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "PDB1": {
          "instances": [
            {
              "name": "PDB1",
              "base": "0x40031000",
              "irq": 68
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay register"
            },
            "CH%sC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control register 1"
            },
            "CH%sS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status register"
            },
            "CH%sDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 register"
            },
            "CH%sDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 register"
            },
            "CH%sDLY2": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Delay 2 register"
            },
            "CH%sDLY3": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel n Delay 3 register"
            },
            "CH%sDLY4": {
              "offset": "0x28",
              "size": 32,
              "description": "Channel n Delay 4 register"
            },
            "CH%sDLY5": {
              "offset": "0x2C",
              "size": 32,
              "description": "Channel n Delay 5 register"
            },
            "CH%sDLY6": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel n Delay 6 register"
            },
            "CH%sDLY7": {
              "offset": "0x34",
              "size": 32,
              "description": "Channel n Delay 7 register"
            },
            "DACINTC": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control register"
            },
            "DACINT": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable register"
            },
            "PODLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable"
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CH%sC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CH%sS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CH%sDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY2": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY3": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY4": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY5": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY6": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY7": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "DACINTC": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              }
            },
            "DACINT": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PODLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "PDB2": {
          "instances": [
            {
              "name": "PDB2",
              "base": "0x40033000",
              "irq": 77
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay register"
            },
            "CH%sC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control register 1"
            },
            "CH%sS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status register"
            },
            "CH%sDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 register"
            },
            "CH%sDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 register"
            },
            "CH%sDLY2": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Delay 2 register"
            },
            "CH%sDLY3": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel n Delay 3 register"
            },
            "CH%sDLY4": {
              "offset": "0x28",
              "size": 32,
              "description": "Channel n Delay 4 register"
            },
            "CH%sDLY5": {
              "offset": "0x2C",
              "size": 32,
              "description": "Channel n Delay 5 register"
            },
            "CH%sDLY6": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel n Delay 6 register"
            },
            "CH%sDLY7": {
              "offset": "0x34",
              "size": 32,
              "description": "Channel n Delay 7 register"
            },
            "DACINTC": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control register"
            },
            "DACINT": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable register"
            },
            "PODLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable"
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CH%sC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CH%sS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CH%sDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY2": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY3": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY4": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY5": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY6": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY7": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "DACINTC": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              }
            },
            "DACINT": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PODLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40032000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data register"
            },
            "DATAL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_DATAL register."
            },
            "DATALL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_DATALL register."
            },
            "DATALU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_DATALU register."
            },
            "DATAH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_DATAH register."
            },
            "DATAHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_DATAHL register."
            },
            "DATAHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_DATAHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial register"
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "DATA": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "DATAL": {
              "DATAL": {
                "bit": 0,
                "description": "DATAL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATALL": {
              "DATALL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit DATA",
                "width": 8
              }
            },
            "DATALU": {
              "DATALU": {
                "bit": 0,
                "description": "DATALL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAH": {
              "DATAH": {
                "bit": 0,
                "description": "DATAH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATAHL": {
              "DATAHL": {
                "bit": 0,
                "description": "DATAHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAHU": {
              "DATAHU": {
                "bit": 0,
                "description": "DATAHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low Polynominal Half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High Polynominal Half-word",
                "width": 16
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "TCRC": {
                "bit": 24,
                "description": "Width of CRC protocol."
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC Data Register As Seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read Of CRC Data Register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type Of Transpose For Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type Of Transpose For Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "LPIT0",
              "base": "0x40037000",
              "irq": 48
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 58
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "MCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Control Register"
            },
            "MSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Module Status Register"
            },
            "MIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Module Interrupt Enable Register"
            },
            "SETTEN": {
              "offset": "0x14",
              "size": 32,
              "description": "Set Timer Enable Register"
            },
            "CLRTEN": {
              "offset": "0x18",
              "size": 32,
              "description": "Clear Timer Enable Register"
            },
            "TVAL%s": {
              "offset": "0x20",
              "size": 32,
              "description": "Timer Value Register"
            },
            "CVAL%s": {
              "offset": "0x24",
              "size": 32,
              "description": "Current Timer Value"
            },
            "TCTRL%s": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer Control Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "CHANNEL": {
                "bit": 0,
                "description": "Number of Timer Channels",
                "width": 8
              },
              "EXT_TRIG": {
                "bit": 8,
                "description": "Number of External Trigger Inputs",
                "width": 8
              }
            },
            "MCR": {
              "M_CEN": {
                "bit": 0,
                "description": "Module Clock Enable"
              },
              "SW_RST": {
                "bit": 1,
                "description": "Software Reset Bit"
              },
              "DOZE_EN": {
                "bit": 2,
                "description": "DOZE Mode Enable Bit"
              },
              "DBG_EN": {
                "bit": 3,
                "description": "Debug Enable Bit"
              }
            },
            "MSR": {
              "TIF0": {
                "bit": 0,
                "description": "Channel 0 Timer Interrupt Flag"
              },
              "TIF1": {
                "bit": 1,
                "description": "Channel 1 Timer Interrupt Flag"
              },
              "TIF2": {
                "bit": 2,
                "description": "Channel 2 Timer Interrupt Flag"
              },
              "TIF3": {
                "bit": 3,
                "description": "Channel 3 Timer Interrupt Flag"
              }
            },
            "MIER": {
              "TIE0": {
                "bit": 0,
                "description": "Channel 0 Timer Interrupt Enable"
              },
              "TIE1": {
                "bit": 1,
                "description": "Channel 1 Timer Interrupt Enable"
              },
              "TIE2": {
                "bit": 2,
                "description": "Channel 2 Timer Interrupt Enable"
              },
              "TIE3": {
                "bit": 3,
                "description": "Channel 3 Timer Interrupt Enable"
              }
            },
            "SETTEN": {
              "SET_T_EN_0": {
                "bit": 0,
                "description": "Set Timer 0 Enable"
              },
              "SET_T_EN_1": {
                "bit": 1,
                "description": "Set Timer 1 Enable"
              },
              "SET_T_EN_2": {
                "bit": 2,
                "description": "Set Timer 2 Enable"
              },
              "SET_T_EN_3": {
                "bit": 3,
                "description": "Set Timer 3 Enable"
              }
            },
            "CLRTEN": {
              "CLR_T_EN_0": {
                "bit": 0,
                "description": "Clear Timer 0 Enable"
              },
              "CLR_T_EN_1": {
                "bit": 1,
                "description": "Clear Timer 1 Enable"
              },
              "CLR_T_EN_2": {
                "bit": 2,
                "description": "Clear Timer 2 Enable"
              },
              "CLR_T_EN_3": {
                "bit": 3,
                "description": "Clear Timer 3 Enable"
              }
            },
            "TVAL%s": {
              "TMR_VAL": {
                "bit": 0,
                "description": "Timer Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TMR_CUR_VAL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "T_EN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "CHAIN": {
                "bit": 1,
                "description": "Chain Channel"
              },
              "MODE": {
                "bit": 2,
                "description": "Timer Operation Mode",
                "width": 2
              },
              "TSOT": {
                "bit": 16,
                "description": "Timer Start On Trigger"
              },
              "TSOI": {
                "bit": 17,
                "description": "Timer Stop On Interrupt"
              },
              "TROT": {
                "bit": 18,
                "description": "Timer Reload On Trigger"
              },
              "TRG_SRC": {
                "bit": 23,
                "description": "Trigger Source"
              },
              "TRG_SEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 4
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 46
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "CPS": {
                "bit": 5,
                "description": "Clock Pin Select"
              },
              "LPOS": {
                "bit": 7,
                "description": "LPO Select"
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "CPE": {
                "bit": 24,
                "description": "Clock Pin Enable",
                "width": 2
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              }
            },
            "LR": {
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              },
              "TSIE": {
                "bit": 4,
                "description": "Time Seconds Interrupt Enable"
              },
              "WPON": {
                "bit": 7,
                "description": "Wakeup Pin On"
              },
              "TSIC": {
                "bit": 16,
                "description": "Timer Seconds Interrupt Configuration",
                "width": 3
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x4003F000",
              "irq": 56
            }
          ],
          "registers": {
            "DAT%s": {
              "offset": "0x00",
              "size": 32,
              "description": "DAC Data Register"
            },
            "STATCTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "DAC Status and Control Register"
            }
          },
          "bits": {
            "DAT%s": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 12
              },
              "DATA1": {
                "bit": 16,
                "description": "DATA1",
                "width": 12
              }
            },
            "STATCTRL": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Position Flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Position Flag"
              },
              "DACBFWMF": {
                "bit": 2,
                "description": "DAC Buffer Watermark Flag"
              },
              "DACBBIEN": {
                "bit": 8,
                "description": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
              },
              "DACBTIEN": {
                "bit": 9,
                "description": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
              },
              "DACBWIEN": {
                "bit": 10,
                "description": "DAC Buffer Watermark Interrupt Enable"
              },
              "LPEN": {
                "bit": 11,
                "description": "DAC Low Power Control"
              },
              "DACSWTRG": {
                "bit": 12,
                "description": "DAC Software Trigger"
              },
              "DACTRGSEL": {
                "bit": 13,
                "description": "DAC Trigger Select"
              },
              "DACRFS": {
                "bit": 14,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 15,
                "description": "DAC Enable"
              },
              "DACBFEN": {
                "bit": 16,
                "description": "DAC Buffer Enable"
              },
              "DACBFMD": {
                "bit": 17,
                "description": "DAC Buffer Work Mode Select",
                "width": 2
              },
              "DACBFWM": {
                "bit": 19,
                "description": "DAC Buffer Watermark Select",
                "width": 2
              },
              "TESTOUTEN": {
                "bit": 21,
                "description": "DAC test output enable"
              },
              "BFOUTEN": {
                "bit": 22,
                "description": "DAC output buffer enable"
              },
              "DMAEN": {
                "bit": 23,
                "description": "DMA Enable Select"
              },
              "DACBFUP": {
                "bit": 24,
                "description": "DAC Buffer Upper Limit",
                "width": 4
              },
              "DACBFRP": {
                "bit": 28,
                "description": "DAC Buffer Read Pointer",
                "width": 4
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40048000"
            }
          ],
          "registers": {
            "CHIPCTL": {
              "offset": "0x04",
              "size": 32,
              "description": "Chip Control register"
            },
            "FTMOPT0": {
              "offset": "0x0C",
              "size": 32,
              "description": "FTM Option Register 0"
            },
            "ADCOPT": {
              "offset": "0x18",
              "size": 32,
              "description": "ADC Options Register"
            },
            "FTMOPT1": {
              "offset": "0x1C",
              "size": 32,
              "description": "FTM Option Register 1"
            },
            "SDID": {
              "offset": "0x24",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "PLATCGC": {
              "offset": "0x40",
              "size": 32,
              "description": "Platform Clock Gating Control Register"
            },
            "FCFG1": {
              "offset": "0x4C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x50",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDH": {
              "offset": "0x54",
              "size": 32,
              "description": "Unique Identification Register High"
            },
            "UIDMH": {
              "offset": "0x58",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x5C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x60",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "CLKDIV4": {
              "offset": "0x68",
              "size": 32,
              "description": "System Clock Divider Register 4"
            },
            "MISCTRL": {
              "offset": "0x6C",
              "size": 32,
              "description": "Miscellaneous Control register"
            }
          },
          "bits": {
            "CHIPCTL": {
              "ADC_INTERLEAVE_EN": {
                "bit": 0,
                "description": "ADC interleave channel enable",
                "width": 4
              },
              "CLKOUTDIV": {
                "bit": 4,
                "description": "CLKOUT divider",
                "width": 2
              },
              "CLKOUTSEL": {
                "bit": 6,
                "description": "CLKOUT Select",
                "width": 2
              },
              "TRACECLK_SEL": {
                "bit": 12,
                "description": "Debug trace clock select"
              },
              "PDB_BB_SEL": {
                "bit": 13,
                "description": "PDB back-to-back select"
              },
              "CAN_FLT_CLK_SEL": {
                "bit": 15,
                "description": "CAN filter clock select"
              },
              "PWT_CLKSEL": {
                "bit": 16,
                "description": "PWT clock select",
                "width": 2
              },
              "RTC_CLKSEL": {
                "bit": 18,
                "description": "RTC clock select",
                "width": 2
              }
            },
            "FTMOPT0": {
              "FTM0FLTxSEL": {
                "bit": 0,
                "description": "FTM0 Fault X Select",
                "width": 3
              },
              "FTM1FLTxSEL": {
                "bit": 4,
                "description": "FTM1 Fault X Select",
                "width": 3
              },
              "FTM2FLTxSEL": {
                "bit": 8,
                "description": "FTM2 Fault X Select",
                "width": 3
              },
              "FTM3FLTxSEL": {
                "bit": 12,
                "description": "FTM3 Fault X Select",
                "width": 3
              },
              "FTM0CLKSEL": {
                "bit": 24,
                "description": "FTM0 External Clock Pin Select",
                "width": 2
              },
              "FTM1CLKSEL": {
                "bit": 26,
                "description": "FTM1 External Clock Pin Select",
                "width": 2
              },
              "FTM2CLKSEL": {
                "bit": 28,
                "description": "FTM2 External Clock Pin Select",
                "width": 2
              },
              "FTM3CLKSEL": {
                "bit": 30,
                "description": "FTM3 External Clock Pin Select",
                "width": 2
              }
            },
            "ADCOPT": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 trigger source select"
              },
              "ADC0SWPRETRG": {
                "bit": 1,
                "description": "ADC0 software pre-trigger sources",
                "width": 3
              },
              "ADC0PRETRGSEL": {
                "bit": 4,
                "description": "ADC0 pre-trigger source select",
                "width": 2
              },
              "ADC1TRGSEL": {
                "bit": 8,
                "description": "ADC1 trigger source select"
              },
              "ADC1SWPRETRG": {
                "bit": 9,
                "description": "ADC1 software pre-trigger sources",
                "width": 3
              },
              "ADC1PRETRGSEL": {
                "bit": 12,
                "description": "ADC1 pre-trigger source select",
                "width": 2
              },
              "ADC2TRGSEL": {
                "bit": 16,
                "description": "ADC2 trigger source select"
              },
              "ADC2SWPRETRG": {
                "bit": 17,
                "description": "ADC2 software pre-trigger sources",
                "width": 3
              },
              "ADC2PRETRGSEL": {
                "bit": 20,
                "description": "ADC2 pre-trigger source select",
                "width": 2
              }
            },
            "FTMOPT1": {
              "FTM0SYNCBIT": {
                "bit": 0,
                "description": "FTM0 Sync Bit"
              },
              "FTM1SYNCBIT": {
                "bit": 1,
                "description": "FTM1 Sync Bit"
              },
              "FTM2SYNCBIT": {
                "bit": 2,
                "description": "FTM2 Sync Bit"
              },
              "FTM3SYNCBIT": {
                "bit": 3,
                "description": "FTM3 Sync Bit"
              },
              "FTM1CH0SEL": {
                "bit": 4,
                "description": "FTM1 CH0 Select",
                "width": 2
              },
              "FTM2CH0SEL": {
                "bit": 6,
                "description": "FTM2 CH0 Select",
                "width": 2
              },
              "FTM2CH1SEL": {
                "bit": 8,
                "description": "FTM2 CH1 Select"
              },
              "FTM0_OUTSEL": {
                "bit": 16,
                "description": "FTM0 channel modulation select with FTM1_CH1",
                "width": 8
              },
              "FTM3_OUTSEL": {
                "bit": 24,
                "description": "FTM3 channel modulation select with FTM2_CH1",
                "width": 8
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pin identification",
                "width": 7
              },
              "PROJECTID": {
                "bit": 7,
                "description": "Project ID",
                "width": 5
              },
              "REVID": {
                "bit": 12,
                "description": "Device revision number",
                "width": 4
              },
              "RAMSIZE": {
                "bit": 16,
                "description": "RAM size",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis E-series Sub-Family ID",
                "width": 4
              },
              "FAMILYID": {
                "bit": 28,
                "description": "Kinetis E-series Family ID",
                "width": 4
              }
            },
            "PLATCGC": {
              "CGCMSCM": {
                "bit": 0,
                "description": "MSCM Clock Gating Control"
              },
              "CGCMPU": {
                "bit": 1,
                "description": "MPU Clock Gating Control"
              },
              "CGCDMA": {
                "bit": 2,
                "description": "DMA Clock Gating Control"
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "DEPART": {
                "bit": 12,
                "description": "FlexNVM partition",
                "width": 4
              },
              "EEERAMSIZE": {
                "bit": 16,
                "description": "EEE SRAM SIZE",
                "width": 4
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program flash size",
                "width": 4
              },
              "NVMSIZE": {
                "bit": 28,
                "description": "FlexNVM size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR1": {
                "bit": 16,
                "description": "Max address block 1",
                "width": 7
              },
              "PFLSHEN": {
                "bit": 23,
                "description": "Program Flash Enable bit"
              },
              "MAXADDR0": {
                "bit": 24,
                "description": "Max address block 0",
                "width": 7
              },
              "PFLASHSWAP": {
                "bit": 31,
                "description": "Program Flash Swap bit"
              }
            },
            "UIDH": {
              "UID127_96": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDMH": {
              "UID95_64": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDML": {
              "UID63_32": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID31_0": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "CLKDIV4": {
              "TRACEFRAC": {
                "bit": 0,
                "description": "Trace clock divider fraction To configure TRACEDIV and TRACEFRAC, the user must clear TRACEDIVEN at first to disable the trace clock divide function."
              },
              "TRACEDIV": {
                "bit": 1,
                "description": "Trace clock divider divisor To configure TRACEDIV, the user must disable TRACEDIVEN at first, and then enable it after setting TRACEDIV.",
                "width": 3
              },
              "TRACEDIVEN": {
                "bit": 28,
                "description": "Debug Trace Divider Control"
              }
            },
            "MISCTRL": {
              "SW_TRG": {
                "bit": 0,
                "description": "Software Trigger bit to TRGMUX"
              },
              "SW_INTERRUPT": {
                "bit": 16,
                "description": "Software Interrupt"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 59
            },
            {
              "name": "PORTB",
              "base": "0x4004A000",
              "irq": 60
            },
            {
              "name": "PORTC",
              "base": "0x4004B000",
              "irq": 61
            },
            {
              "name": "PORTD",
              "base": "0x4004C000",
              "irq": 62
            },
            {
              "name": "PORTE",
              "base": "0x4004D000",
              "irq": 63
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000",
              "irq": 59
            },
            {
              "name": "GPIOB",
              "base": "0x400FF040",
              "irq": 60
            },
            {
              "name": "GPIOC",
              "base": "0x400FF080",
              "irq": 61
            },
            {
              "name": "GPIOD",
              "base": "0x400FF0C0",
              "irq": 62
            },
            {
              "name": "GPIOE",
              "base": "0x400FF100",
              "irq": 63
            }
          ],
          "registers": {
            "PCR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR6": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR8": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR9": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR10": {
              "offset": "0x28",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR12": {
              "offset": "0x30",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR13": {
              "offset": "0x34",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR14": {
              "offset": "0x38",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR16": {
              "offset": "0x40",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR17": {
              "offset": "0x44",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR18": {
              "offset": "0x48",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR19": {
              "offset": "0x4C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR20": {
              "offset": "0x50",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR21": {
              "offset": "0x54",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR22": {
              "offset": "0x58",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR23": {
              "offset": "0x5C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR24": {
              "offset": "0x60",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR25": {
              "offset": "0x64",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR26": {
              "offset": "0x68",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR27": {
              "offset": "0x6C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR28": {
              "offset": "0x70",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR29": {
              "offset": "0x74",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR30": {
              "offset": "0x78",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR31": {
              "offset": "0x7C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            },
            "DFER": {
              "offset": "0xC0",
              "size": 32,
              "description": "Digital Filter Enable Register"
            },
            "DFCR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Digital Filter Clock Register"
            },
            "DFWR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Digital Filter Width Register"
            }
          },
          "bits": {
            "PCR0": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR1": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR2": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR3": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR4": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR5": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR6": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR7": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR8": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR9": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR10": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR11": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR12": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR13": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR14": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR15": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR16": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR17": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR18": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR19": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR20": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR21": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR22": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR23": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR24": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR25": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR26": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR27": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR28": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR29": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR30": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR31": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            },
            "DFER": {
              "DFE": {
                "bit": 0,
                "description": "Digital Filter Enable",
                "width": 32
              }
            },
            "DFCR": {
              "CS": {
                "bit": 0,
                "description": "Clock Source"
              }
            },
            "DFWR": {
              "FILT": {
                "bit": 0,
                "description": "Filter Length",
                "width": 5
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x40052000",
              "irq": 22
            }
          ],
          "registers": {
            "CS": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog Control and Status Register"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog Counter Register"
            },
            "TOVAL": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog Timeout Value Register"
            },
            "WIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog Window Register"
            }
          },
          "bits": {
            "CS": {
              "STOP": {
                "bit": 0,
                "description": "Stop Enable"
              },
              "WAIT": {
                "bit": 1,
                "description": "Wait Enable"
              },
              "DBG": {
                "bit": 2,
                "description": "Debug Enable"
              },
              "TST": {
                "bit": 3,
                "description": "Watchdog Test",
                "width": 2
              },
              "UPDATE": {
                "bit": 5,
                "description": "Allow updates"
              },
              "INT": {
                "bit": 6,
                "description": "Watchdog Interrupt"
              },
              "EN": {
                "bit": 7,
                "description": "Watchdog Enable"
              },
              "CLK": {
                "bit": 8,
                "description": "Watchdog Clock",
                "width": 2
              },
              "RCS": {
                "bit": 10,
                "description": "Reconfiguration Success"
              },
              "ULK": {
                "bit": 11,
                "description": "Unlock status"
              },
              "PRES": {
                "bit": 12,
                "description": "Watchdog prescaler"
              },
              "CMD32EN": {
                "bit": 13,
                "description": "Enables or disables WDOG support for 32-bit (or 16-bit or 8-bit) refresh/unlock command write words"
              },
              "FLG": {
                "bit": 14,
                "description": "Watchdog Interrupt Flag"
              },
              "WIN": {
                "bit": 15,
                "description": "Watchdog Window"
              }
            },
            "CNT": {
              "CNTLOW": {
                "bit": 0,
                "description": "Low byte of the Watchdog Counter",
                "width": 8
              },
              "CNTHIGH": {
                "bit": 8,
                "description": "High byte of the Watchdog Counter",
                "width": 8
              }
            },
            "TOVAL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "Low byte of the timeout value",
                "width": 8
              },
              "TOVALHIGH": {
                "bit": 8,
                "description": "High byte of the timeout value",
                "width": 8
              }
            },
            "WIN": {
              "WINLOW": {
                "bit": 0,
                "description": "Low byte of Watchdog Window",
                "width": 8
              },
              "WINHIGH": {
                "bit": 8,
                "description": "High byte of Watchdog Window",
                "width": 8
              }
            }
          }
        },
        "PWT": {
          "instances": [
            {
              "name": "PWT",
              "base": "0x40056000",
              "irq": 29
            }
          ],
          "registers": {
            "CS": {
              "offset": "0x00",
              "size": 8,
              "description": "Pulse Width Timer Control and Status Register"
            },
            "CR": {
              "offset": "0x01",
              "size": 8,
              "description": "Pulse Width Timer Control Register"
            },
            "PPH": {
              "offset": "0x02",
              "size": 8,
              "description": "Pulse Width Timer Positive Pulse Width Register: High"
            },
            "PPL": {
              "offset": "0x03",
              "size": 8,
              "description": "Pulse Width Timer Positive Pulse Width Register: Loq"
            },
            "NPH": {
              "offset": "0x04",
              "size": 8,
              "description": "Pulse Width Timer Negative Pulse Width Register: High"
            },
            "NPL": {
              "offset": "0x05",
              "size": 8,
              "description": "Pulse Width Timer Negative Pulse Width Register: Low"
            },
            "CNTH": {
              "offset": "0x06",
              "size": 8,
              "description": "Pulse Width Timer Counter Register: High"
            },
            "CNTL": {
              "offset": "0x07",
              "size": 8,
              "description": "Pulse Width Timer Counter Register: Low"
            }
          },
          "bits": {
            "CS": {
              "PWTOV": {
                "bit": 0,
                "description": "PWT Counter Overflow"
              },
              "PWTRDY": {
                "bit": 1,
                "description": "PWT Pulse Width Valid"
              },
              "FCTLE": {
                "bit": 2,
                "description": "First counter load enable after enable"
              },
              "PWTSR": {
                "bit": 3,
                "description": "PWT Soft Reset"
              },
              "POVIE": {
                "bit": 4,
                "description": "PWT Counter Overflow Interrupt Enable"
              },
              "PRDYIE": {
                "bit": 5,
                "description": "PWT Pulse Width Data Ready Interrupt Enable"
              },
              "PWTIE": {
                "bit": 6,
                "description": "PWT Module Interrupt Enable"
              },
              "PWTEN": {
                "bit": 7,
                "description": "PWT Module Enable"
              }
            },
            "CR": {
              "PRE": {
                "bit": 0,
                "description": "PWT Clock Prescaler (CLKPRE) Setting",
                "width": 3
              },
              "LVL": {
                "bit": 3,
                "description": "PWTIN Level when Overflows"
              },
              "TGL": {
                "bit": 4,
                "description": "PWTIN states Toggled from last state"
              },
              "PINSEL": {
                "bit": 5,
                "description": "PWT Pulse Inputs Selection",
                "width": 2
              },
              "PCLKS": {
                "bit": 7,
                "description": "PWT Clock Source Selection"
              }
            },
            "PPH": {
              "PPWH": {
                "bit": 0,
                "description": "Positive Pulse Width[15:8]",
                "width": 8
              }
            },
            "PPL": {
              "PPWL": {
                "bit": 0,
                "description": "Positive Pulse Width[7:0]",
                "width": 8
              }
            },
            "NPH": {
              "NPWH": {
                "bit": 0,
                "description": "Negative Pulse Width[15:8]",
                "width": 8
              }
            },
            "NPL": {
              "NPWL": {
                "bit": 0,
                "description": "Negative Pulse Width[7:0]",
                "width": 8
              }
            },
            "CNTH": {
              "PWTH": {
                "bit": 0,
                "description": "PWT counter[15:8]",
                "width": 8
              }
            },
            "CNTL": {
              "PWTL": {
                "bit": 0,
                "description": "PWT counter[7:0]",
                "width": 8
              }
            }
          }
        },
        "FLEXIO": {
          "instances": [
            {
              "name": "FLEXIO",
              "base": "0x4005A000",
              "irq": 69
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "FlexIO Control Register"
            },
            "PIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin State Register"
            },
            "SHIFTSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "Shifter Status Register"
            },
            "SHIFTERR": {
              "offset": "0x14",
              "size": 32,
              "description": "Shifter Error Register"
            },
            "TIMSTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer Status Register"
            },
            "SHIFTSIEN": {
              "offset": "0x20",
              "size": 32,
              "description": "Shifter Status Interrupt Enable"
            },
            "SHIFTEIEN": {
              "offset": "0x24",
              "size": 32,
              "description": "Shifter Error Interrupt Enable"
            },
            "TIMIEN": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer Interrupt Enable Register"
            },
            "SHIFTSDEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Shifter Status DMA Enable"
            },
            "SHIFTSTATE": {
              "offset": "0x40",
              "size": 32,
              "description": "Shifter State Register"
            },
            "SHIFTCTL%s": {
              "offset": "0x80",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "SHIFTCFG%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "SHIFTBUF%s": {
              "offset": "0x200",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "SHIFTBUFBIS%s": {
              "offset": "0x280",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "SHIFTBUFBYS%s": {
              "offset": "0x300",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "SHIFTBUFBBS%s": {
              "offset": "0x380",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "TIMCTL%s": {
              "offset": "0x400",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "TIMCFG%s": {
              "offset": "0x480",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "TIMCMP%s": {
              "offset": "0x500",
              "size": 32,
              "description": "Timer Compare N Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "SHIFTER": {
                "bit": 0,
                "description": "Shifter Number",
                "width": 8
              },
              "TIMER": {
                "bit": 8,
                "description": "Timer Number",
                "width": 8
              },
              "PIN": {
                "bit": 16,
                "description": "Pin Number",
                "width": 8
              },
              "TRIGGER": {
                "bit": 24,
                "description": "Trigger Number",
                "width": 8
              }
            },
            "CTRL": {
              "FLEXEN": {
                "bit": 0,
                "description": "FlexIO Enable"
              },
              "SWRST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FASTACC": {
                "bit": 2,
                "description": "Fast Access"
              },
              "DBGE": {
                "bit": 30,
                "description": "Debug Enable"
              },
              "DOZEN": {
                "bit": 31,
                "description": "Doze Enable"
              }
            },
            "PIN": {
              "PDI": {
                "bit": 0,
                "description": "Pin Data Input",
                "width": 8
              }
            },
            "SHIFTSTAT": {
              "SSF": {
                "bit": 0,
                "description": "Shifter Status Flag",
                "width": 4
              }
            },
            "SHIFTERR": {
              "SEF": {
                "bit": 0,
                "description": "Shifter Error Flags",
                "width": 4
              }
            },
            "TIMSTAT": {
              "TSF": {
                "bit": 0,
                "description": "Timer Status Flags",
                "width": 4
              }
            },
            "SHIFTSIEN": {
              "SSIE": {
                "bit": 0,
                "description": "Shifter Status Interrupt Enable",
                "width": 4
              }
            },
            "SHIFTEIEN": {
              "SEIE": {
                "bit": 0,
                "description": "Shifter Error Interrupt Enable",
                "width": 4
              }
            },
            "TIMIEN": {
              "TEIE": {
                "bit": 0,
                "description": "Timer Status Interrupt Enable",
                "width": 4
              }
            },
            "SHIFTSDEN": {
              "SSDE": {
                "bit": 0,
                "description": "Shifter Status DMA Enable",
                "width": 4
              }
            },
            "SHIFTSTATE": {
              "STATE": {
                "bit": 0,
                "description": "Current State Pointer",
                "width": 3
              }
            },
            "SHIFTCTL%s": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 3
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 2
              }
            },
            "SHIFTCFG%s": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              }
            },
            "SHIFTBUF%s": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBIS%s": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBYS%s": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBBS%s": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "TIMCTL%s": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 3
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 4
              }
            },
            "TIMCFG%s": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "TIMCMP%s": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            }
          }
        },
        "OSC32": {
          "instances": [
            {
              "name": "OSC32",
              "base": "0x40060000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "RTC Oscillator Control Register"
            }
          },
          "bits": {
            "CR": {
              "ROSCEREFS": {
                "bit": 4,
                "description": "RTC 32k Oscillator external reference clcok selection"
              },
              "ROSCSTB": {
                "bit": 5,
                "description": "RTC 32k Oscillator stable flag"
              },
              "ROSCSTPEN": {
                "bit": 6,
                "description": "RTC 32k Oscillator stop mode enable"
              },
              "ROSCEN": {
                "bit": 7,
                "description": "RTC 32k Oscillator enable"
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x40061000",
              "irq": 22
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            },
            "CLKPRESCALER": {
              "offset": "0x05",
              "size": 8,
              "description": "Clock Prescaler Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              },
              "INTEN": {
                "bit": 3,
                "description": "Interrupt Enable."
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "The EWM refresh mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum refresh time is required",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum refresh time is required",
                "width": 8
              }
            },
            "CLKPRESCALER": {
              "CLK_DIV": {
                "bit": 0,
                "description": "Selected low power clock source for running the EWM counter can be prescaled as below",
                "width": 8
              }
            }
          }
        },
        "TRGMUX0": {
          "instances": [
            {
              "name": "TRGMUX0",
              "base": "0x40062000"
            }
          ],
          "registers": {
            "TRGMUX_DMAMUX0": {
              "offset": "0x00",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_EXTOUT0": {
              "offset": "0x04",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_EXTOUT1": {
              "offset": "0x08",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_ADC0": {
              "offset": "0x0C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_ADC1": {
              "offset": "0x10",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_ADC2": {
              "offset": "0x14",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_DAC0": {
              "offset": "0x18",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_CMP0": {
              "offset": "0x1C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_CMP1": {
              "offset": "0x20",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_CMP2": {
              "offset": "0x24",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_FTM0": {
              "offset": "0x28",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_FTM1": {
              "offset": "0x2C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_FTM2": {
              "offset": "0x30",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_FTM3": {
              "offset": "0x34",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_PDB0": {
              "offset": "0x38",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_PDB1": {
              "offset": "0x3C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_PDB2": {
              "offset": "0x40",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_FLEXIO": {
              "offset": "0x44",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPIT0": {
              "offset": "0x48",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPUART0": {
              "offset": "0x4C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPUART1": {
              "offset": "0x50",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPI2C0": {
              "offset": "0x54",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPI2C1": {
              "offset": "0x58",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPSPI0": {
              "offset": "0x5C",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPSPI1": {
              "offset": "0x60",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_LPTMR0": {
              "offset": "0x64",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_PWT": {
              "offset": "0x6C",
              "size": 32,
              "description": "TRGMUX Register"
            }
          },
          "bits": {
            "TRGMUX_DMAMUX0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_EXTOUT0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_EXTOUT1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_ADC0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_ADC1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_ADC2": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_DAC0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_CMP0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_CMP1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_CMP2": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_FTM0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_FTM1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_FTM2": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_FTM3": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_PDB0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_PDB1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_PDB2": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_FLEXIO": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPIT0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPUART0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPUART1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPI2C0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPI2C1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPSPI0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPSPI1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_LPTMR0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_PWT": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            }
          }
        },
        "TRGMUX1": {
          "instances": [
            {
              "name": "TRGMUX1",
              "base": "0x40063000"
            }
          ],
          "registers": {
            "TRGMUX_CTRL0": {
              "offset": "0x00",
              "size": 32,
              "description": "TRGMUX Register"
            },
            "TRGMUX_CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "TRGMUX Register"
            }
          },
          "bits": {
            "TRGMUX_CTRL0": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "TRGMUX_CTRL1": {
              "SEL0": {
                "bit": 0,
                "description": "Trigger MUX Input 0 Source Select",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Trigger MUX Input 1 Source Select",
                "width": 6
              },
              "SEL2": {
                "bit": 16,
                "description": "Trigger MUX Input 2 Source Select",
                "width": 6
              },
              "SEL3": {
                "bit": 24,
                "description": "Trigger MUX Input 3 Source Select",
                "width": 6
              },
              "LK": {
                "bit": 31,
                "description": "Enable"
              }
            }
          }
        },
        "SCG": {
          "instances": [
            {
              "name": "SCG",
              "base": "0x40064000",
              "irq": 57
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Status Register"
            },
            "RCCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Run Clock Control Register"
            },
            "VCCR": {
              "offset": "0x18",
              "size": 32,
              "description": "VLPR Clock Control Register"
            },
            "HCCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "HSRUN Clock Control Register"
            },
            "CLKOUTCNFG": {
              "offset": "0x20",
              "size": 32,
              "description": "SCG CLKOUT Configuration Register"
            },
            "SOSCCSR": {
              "offset": "0x100",
              "size": 32,
              "description": "System OSC Control Status Register"
            },
            "SOSCDIV": {
              "offset": "0x104",
              "size": 32,
              "description": "System OSC Divide Register"
            },
            "SOSCCFG": {
              "offset": "0x108",
              "size": 32,
              "description": "System Oscillator Configuration Register"
            },
            "SIRCCSR": {
              "offset": "0x200",
              "size": 32,
              "description": "Slow IRC Control Status Register"
            },
            "SIRCDIV": {
              "offset": "0x204",
              "size": 32,
              "description": "Slow IRC Divide Register"
            },
            "SIRCCFG": {
              "offset": "0x208",
              "size": 32,
              "description": "Slow IRC Configuration Register"
            },
            "FIRCCSR": {
              "offset": "0x300",
              "size": 32,
              "description": "Fast IRC Control Status Register"
            },
            "FIRCDIV": {
              "offset": "0x304",
              "size": 32,
              "description": "Fast IRC Divide Register"
            },
            "FIRCCFG": {
              "offset": "0x308",
              "size": 32,
              "description": "Fast IRC Configuration Register"
            },
            "FIRCTCFG": {
              "offset": "0x30C",
              "size": 32,
              "description": "Fast IRC Trim Configuration Register"
            },
            "FIRCSTAT": {
              "offset": "0x318",
              "size": 32,
              "description": "Fast IRC Status Register"
            },
            "SPLLCSR": {
              "offset": "0x600",
              "size": 32,
              "description": "System PLL Control Status Register"
            },
            "SPLLDIV": {
              "offset": "0x604",
              "size": 32,
              "description": "System PLL Divide Register"
            },
            "SPLLCFG": {
              "offset": "0x608",
              "size": 32,
              "description": "System PLL Configuration Register"
            }
          },
          "bits": {
            "VERID": {
              "VERSION": {
                "bit": 0,
                "description": "SCG Version Number",
                "width": 32
              }
            },
            "PARAM": {
              "CLKPRES": {
                "bit": 0,
                "description": "Clock Present",
                "width": 8
              },
              "DIVPRES": {
                "bit": 27,
                "description": "Divider Present",
                "width": 5
              }
            },
            "CSR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVBUS": {
                "bit": 4,
                "description": "Bus Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "RCCR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVBUS": {
                "bit": 4,
                "description": "Bus Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "VCCR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVBUS": {
                "bit": 4,
                "description": "Bus Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "HCCR": {
              "DIVSLOW": {
                "bit": 0,
                "description": "Slow Clock Divide Ratio",
                "width": 4
              },
              "DIVBUS": {
                "bit": 4,
                "description": "Bus Clock Divide Ratio",
                "width": 4
              },
              "DIVCORE": {
                "bit": 16,
                "description": "Core Clock Divide Ratio",
                "width": 4
              },
              "SCS": {
                "bit": 24,
                "description": "System Clock Source",
                "width": 4
              }
            },
            "CLKOUTCNFG": {
              "CLKOUTSEL": {
                "bit": 24,
                "description": "SCG Clkout Select",
                "width": 4
              }
            },
            "SOSCCSR": {
              "SOSCEN": {
                "bit": 0,
                "description": "System OSC Enable"
              },
              "SOSCSTEN": {
                "bit": 1,
                "description": "System OSC Stop Enable"
              },
              "SOSCLPEN": {
                "bit": 2,
                "description": "System OSC Low Power Enable"
              },
              "SOSCERCLKEN": {
                "bit": 3,
                "description": "System OSC 3V ERCLK Enable"
              },
              "SOSCCM": {
                "bit": 16,
                "description": "System OSC Clock Monitor"
              },
              "SOSCCMRE": {
                "bit": 17,
                "description": "System OSC Clock Monitor Reset Enable"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "SOSCVLD": {
                "bit": 24,
                "description": "System OSC Valid"
              },
              "SOSCSEL": {
                "bit": 25,
                "description": "System OSC Selected"
              },
              "SOSCERR": {
                "bit": 26,
                "description": "System OSC Clock Error"
              }
            },
            "SOSCDIV": {
              "SOSCDIV1": {
                "bit": 0,
                "description": "System OSC Clock Divide 1",
                "width": 3
              },
              "SOSCDIV2": {
                "bit": 8,
                "description": "System OSC Clock Divide 2",
                "width": 3
              }
            },
            "SOSCCFG": {
              "EREFS": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 4,
                "description": "System OSC Range Select",
                "width": 2
              }
            },
            "SIRCCSR": {
              "SIRCEN": {
                "bit": 0,
                "description": "Slow IRC Enable"
              },
              "SIRCSTEN": {
                "bit": 1,
                "description": "Slow IRC Stop Enable"
              },
              "SIRCLPEN": {
                "bit": 2,
                "description": "Slow IRC Low Power Enable"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "SIRCVLD": {
                "bit": 24,
                "description": "Slow IRC Valid"
              },
              "SIRCSEL": {
                "bit": 25,
                "description": "Slow IRC Selected"
              }
            },
            "SIRCDIV": {
              "SIRCDIV1": {
                "bit": 0,
                "description": "Slow IRC Clock Divide 1",
                "width": 3
              },
              "SIRCDIV2": {
                "bit": 8,
                "description": "Slow IRC Clock Divide 2",
                "width": 3
              }
            },
            "SIRCCFG": {
              "RANGE": {
                "bit": 0,
                "description": "Frequency Range"
              }
            },
            "FIRCCSR": {
              "FIRCEN": {
                "bit": 0,
                "description": "Fast IRC Enable"
              },
              "FIRCSTEN": {
                "bit": 1,
                "description": "Fast IRC Stop Enable"
              },
              "FIRCLPEN": {
                "bit": 2,
                "description": "Fast IRC Low Power Enable"
              },
              "FIRCREGOFF": {
                "bit": 3,
                "description": "Fast IRC Regulator Enable"
              },
              "FIRCTREN": {
                "bit": 8,
                "description": "Fast IRC Trim Enable"
              },
              "FIRCTRUP": {
                "bit": 9,
                "description": "Fast IRC Trim Update"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "FIRCVLD": {
                "bit": 24,
                "description": "Fast IRC Valid status"
              },
              "FIRCSEL": {
                "bit": 25,
                "description": "Fast IRC Selected status"
              },
              "FIRCERR": {
                "bit": 26,
                "description": "Fast IRC Clock Error"
              }
            },
            "FIRCDIV": {
              "FIRCDIV1": {
                "bit": 0,
                "description": "Fast IRC Clock Divide 1",
                "width": 3
              },
              "FIRCDIV2": {
                "bit": 8,
                "description": "Fast IRC Clock Divide 2",
                "width": 3
              }
            },
            "FIRCCFG": {
              "RANGE": {
                "bit": 0,
                "description": "Frequency Range",
                "width": 2
              }
            },
            "FIRCTCFG": {
              "TRIMSRC": {
                "bit": 0,
                "description": "Trim Source",
                "width": 2
              },
              "TRIMDIV": {
                "bit": 8,
                "description": "Fast IRC Trim Predivide",
                "width": 3
              }
            },
            "FIRCSTAT": {
              "TRIMFINE": {
                "bit": 0,
                "description": "Trim Fine Status",
                "width": 7
              },
              "TRIMCOAR": {
                "bit": 8,
                "description": "Trim Coarse",
                "width": 6
              }
            },
            "SPLLCSR": {
              "SPLLEN": {
                "bit": 0,
                "description": "System PLL Enable"
              },
              "SPLLSTEN": {
                "bit": 1,
                "description": "System PLL Stop Enable"
              },
              "SPLLCM": {
                "bit": 16,
                "description": "System PLL Clock Monitor"
              },
              "SPLLCMRE": {
                "bit": 17,
                "description": "System PLL Clock Monitor Reset Enable"
              },
              "LK": {
                "bit": 23,
                "description": "Lock Register"
              },
              "SPLLVLD": {
                "bit": 24,
                "description": "System PLL Valid"
              },
              "SPLLSEL": {
                "bit": 25,
                "description": "System PLL Selected"
              },
              "SPLLERR": {
                "bit": 26,
                "description": "System PLL Clock Error"
              }
            },
            "SPLLDIV": {
              "SPLLDIV1": {
                "bit": 0,
                "description": "System PLL Clock Divide 1",
                "width": 3
              },
              "SPLLDIV2": {
                "bit": 8,
                "description": "System PLL Clock Divide 2",
                "width": 3
              }
            },
            "SPLLCFG": {
              "SOURCE": {
                "bit": 0,
                "description": "Clock Source"
              },
              "PREDIV": {
                "bit": 8,
                "description": "PLL Reference Clock Divider",
                "width": 3
              },
              "MULT": {
                "bit": 16,
                "description": "System PLL Multiplier",
                "width": 5
              }
            }
          }
        },
        "PCC": {
          "instances": [
            {
              "name": "PCC",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "PCC_PCC_DMA0": {
              "offset": "0x20",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_MPU": {
              "offset": "0x34",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_FLASH": {
              "offset": "0x80",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_DMAMUX0": {
              "offset": "0x84",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_CAN0": {
              "offset": "0x90",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_FLEXTMR3": {
              "offset": "0x98",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_ADC1": {
              "offset": "0x9C",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_LPSPI0": {
              "offset": "0xB0",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_LPSPI1": {
              "offset": "0xB4",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_PDB1": {
              "offset": "0xC4",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_CRC": {
              "offset": "0xC8",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_PDB2": {
              "offset": "0xCC",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_PDB0": {
              "offset": "0xD8",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_LPIT0": {
              "offset": "0xDC",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_FLEXTMR0": {
              "offset": "0xE0",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_FLEXTMR1": {
              "offset": "0xE4",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_FLEXTMR2": {
              "offset": "0xE8",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_ADC0": {
              "offset": "0xEC",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_ADC2": {
              "offset": "0xF0",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_RTC": {
              "offset": "0xF4",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_DAC0": {
              "offset": "0xFC",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_LPTMR0": {
              "offset": "0x100",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_PORTA": {
              "offset": "0x124",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_PORTB": {
              "offset": "0x128",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_PORTC": {
              "offset": "0x12C",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_PORTD": {
              "offset": "0x130",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_PORTE": {
              "offset": "0x134",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_PWT": {
              "offset": "0x158",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_FLEXIO": {
              "offset": "0x168",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_OSC32": {
              "offset": "0x180",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_EWM": {
              "offset": "0x184",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_LPI2C0": {
              "offset": "0x198",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_LPI2C1": {
              "offset": "0x19C",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_LPUART0": {
              "offset": "0x1A8",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_LPUART1": {
              "offset": "0x1AC",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_LPUART2": {
              "offset": "0x1B0",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_CMP0": {
              "offset": "0x1CC",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_CMP1": {
              "offset": "0x1D0",
              "size": 32,
              "description": "PCC Register"
            },
            "PCC_PCC_CMP2": {
              "offset": "0x1D4",
              "size": 32,
              "description": "PCC Register"
            }
          },
          "bits": {
            "PCC_PCC_DMA0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_MPU": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_FLASH": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_DMAMUX0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_CAN0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_FLEXTMR3": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_ADC1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_LPSPI0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_LPSPI1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_PDB1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_CRC": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_PDB2": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_PDB0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_LPIT0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_FLEXTMR0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_FLEXTMR1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_FLEXTMR2": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_ADC0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_ADC2": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_RTC": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_DAC0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_LPTMR0": {
              "PCD": {
                "bit": 0,
                "description": "Peripheral Clock Divider Select",
                "width": 3
              },
              "FRAC": {
                "bit": 3,
                "description": "Peripheral Clock Divider Fraction"
              },
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_PORTA": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_PORTB": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_PORTC": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_PORTD": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_PORTE": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_PWT": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_FLEXIO": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_OSC32": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_EWM": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_LPI2C0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_LPI2C1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_LPUART0": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_LPUART1": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_LPUART2": {
              "PCS": {
                "bit": 24,
                "description": "Peripheral Clock Source Select",
                "width": 3
              },
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_CMP0": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_CMP1": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            },
            "PCC_PCC_CMP2": {
              "INUSE": {
                "bit": 29,
                "description": "Clock Gate Control"
              },
              "CGC": {
                "bit": 30,
                "description": "Clock Control"
              },
              "PR": {
                "bit": 31,
                "description": "Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "LPI2C0",
              "base": "0x40066000",
              "irq": 24
            },
            {
              "name": "LPI2C1",
              "base": "0x40067000",
              "irq": 25
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "MCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Master Control Register"
            },
            "MSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Master Status Register"
            },
            "MIER": {
              "offset": "0x18",
              "size": 32,
              "description": "Master Interrupt Enable Register"
            },
            "MDER": {
              "offset": "0x1C",
              "size": 32,
              "description": "Master DMA Enable Register"
            },
            "MCFGR0": {
              "offset": "0x20",
              "size": 32,
              "description": "Master Configuration Register 0"
            },
            "MCFGR1": {
              "offset": "0x24",
              "size": 32,
              "description": "Master Configuration Register 1"
            },
            "MCFGR2": {
              "offset": "0x28",
              "size": 32,
              "description": "Master Configuration Register 2"
            },
            "MCFGR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "Master Configuration Register 3"
            },
            "MDMR": {
              "offset": "0x40",
              "size": 32,
              "description": "Master Data Match Register"
            },
            "MCCR0": {
              "offset": "0x48",
              "size": 32,
              "description": "Master Clock Configuration Register 0"
            },
            "MCCR1": {
              "offset": "0x50",
              "size": 32,
              "description": "Master Clock Configuration Register 1"
            },
            "MFCR": {
              "offset": "0x58",
              "size": 32,
              "description": "Master FIFO Control Register"
            },
            "MFSR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Master FIFO Status Register"
            },
            "MTDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Master Transmit Data Register"
            },
            "MRDR": {
              "offset": "0x70",
              "size": 32,
              "description": "Master Receive Data Register"
            },
            "SCR": {
              "offset": "0x110",
              "size": 32,
              "description": "Slave Control Register"
            },
            "SSR": {
              "offset": "0x114",
              "size": 32,
              "description": "Slave Status Register"
            },
            "SIER": {
              "offset": "0x118",
              "size": 32,
              "description": "Slave Interrupt Enable Register"
            },
            "SDER": {
              "offset": "0x11C",
              "size": 32,
              "description": "Slave DMA Enable Register"
            },
            "SCFGR1": {
              "offset": "0x124",
              "size": 32,
              "description": "Slave Configuration Register 1"
            },
            "SCFGR2": {
              "offset": "0x128",
              "size": 32,
              "description": "Slave Configuration Register 2"
            },
            "SAMR": {
              "offset": "0x140",
              "size": 32,
              "description": "Slave Address Match Register"
            },
            "SASR": {
              "offset": "0x150",
              "size": 32,
              "description": "Slave Address Status Register"
            },
            "STAR": {
              "offset": "0x154",
              "size": 32,
              "description": "Slave Transmit ACK Register"
            },
            "STDR": {
              "offset": "0x160",
              "size": 32,
              "description": "Slave Transmit Data Register"
            },
            "SRDR": {
              "offset": "0x170",
              "size": 32,
              "description": "Slave Receive Data Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "MTXFIFO": {
                "bit": 0,
                "description": "Master Transmit FIFO Size",
                "width": 4
              },
              "MRXFIFO": {
                "bit": 8,
                "description": "Master Receive FIFO Size",
                "width": 4
              }
            },
            "MCR": {
              "MEN": {
                "bit": 0,
                "description": "Master Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "DOZEN": {
                "bit": 2,
                "description": "Doze mode enable"
              },
              "DBGEN": {
                "bit": 3,
                "description": "Debug Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "MSR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "EPF": {
                "bit": 8,
                "description": "End Packet Flag"
              },
              "SDF": {
                "bit": 9,
                "description": "STOP Detect Flag"
              },
              "NDF": {
                "bit": 10,
                "description": "NACK Detect Flag"
              },
              "ALF": {
                "bit": 11,
                "description": "Arbitration Lost Flag"
              },
              "FEF": {
                "bit": 12,
                "description": "FIFO Error Flag"
              },
              "PLTF": {
                "bit": 13,
                "description": "Pin Low Timeout Flag"
              },
              "DMF": {
                "bit": 14,
                "description": "Data Match Flag"
              },
              "MBF": {
                "bit": 24,
                "description": "Master Busy Flag"
              },
              "BBF": {
                "bit": 25,
                "description": "Bus Busy Flag"
              }
            },
            "MIER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "EPIE": {
                "bit": 8,
                "description": "End Packet Interrupt Enable"
              },
              "SDIE": {
                "bit": 9,
                "description": "STOP Detect Interrupt Enable"
              },
              "NDIE": {
                "bit": 10,
                "description": "NACK Detect Interrupt Enable"
              },
              "ALIE": {
                "bit": 11,
                "description": "Arbitration Lost Interrupt Enable"
              },
              "FEIE": {
                "bit": 12,
                "description": "FIFO Error Interrupt Enable"
              },
              "PLTIE": {
                "bit": 13,
                "description": "Pin Low Timeout Interrupt Enable"
              },
              "DMIE": {
                "bit": 14,
                "description": "Data Match Interrupt Enable"
              }
            },
            "MDER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              }
            },
            "MCFGR0": {
              "HREN": {
                "bit": 0,
                "description": "Host Request Enable"
              },
              "HRPOL": {
                "bit": 1,
                "description": "Host Request Polarity"
              },
              "HRSEL": {
                "bit": 2,
                "description": "Host Request Select"
              },
              "CIRFIFO": {
                "bit": 8,
                "description": "Circular FIFO Enable"
              },
              "RDMO": {
                "bit": 9,
                "description": "Receive Data Match Only"
              }
            },
            "MCFGR1": {
              "PRESCALE": {
                "bit": 0,
                "description": "Prescaler",
                "width": 3
              },
              "AUTOSTOP": {
                "bit": 8,
                "description": "Automatic STOP Generation"
              },
              "IGNACK": {
                "bit": 9,
                "description": "When set, the received NACK field is ignored and assumed to be ACK"
              },
              "TIMECFG": {
                "bit": 10,
                "description": "Timeout Configuration"
              },
              "MATCFG": {
                "bit": 16,
                "description": "Match Configuration",
                "width": 3
              },
              "PINCFG": {
                "bit": 24,
                "description": "Pin Configuration",
                "width": 3
              }
            },
            "MCFGR2": {
              "BUSIDLE": {
                "bit": 0,
                "description": "Bus Idle Timeout",
                "width": 12
              },
              "FILTSCL": {
                "bit": 16,
                "description": "Glitch Filter SCL",
                "width": 4
              },
              "FILTSDA": {
                "bit": 24,
                "description": "Glitch Filter SDA",
                "width": 4
              }
            },
            "MCFGR3": {
              "PINLOW": {
                "bit": 8,
                "description": "Pin Low Timeout",
                "width": 12
              }
            },
            "MDMR": {
              "MATCH0": {
                "bit": 0,
                "description": "Match 0 Value",
                "width": 8
              },
              "MATCH1": {
                "bit": 16,
                "description": "Match 1 Value",
                "width": 8
              }
            },
            "MCCR0": {
              "CLKLO": {
                "bit": 0,
                "description": "Clock Low Period",
                "width": 6
              },
              "CLKHI": {
                "bit": 8,
                "description": "Clock High Period",
                "width": 6
              },
              "SETHOLD": {
                "bit": 16,
                "description": "Setup Hold Delay",
                "width": 6
              },
              "DATAVD": {
                "bit": 24,
                "description": "Data Valid Delay",
                "width": 6
              }
            },
            "MCCR1": {
              "CLKLO": {
                "bit": 0,
                "description": "Clock Low Period",
                "width": 6
              },
              "CLKHI": {
                "bit": 8,
                "description": "Clock High Period",
                "width": 6
              },
              "SETHOLD": {
                "bit": 16,
                "description": "Setup Hold Delay",
                "width": 6
              },
              "DATAVD": {
                "bit": 24,
                "description": "Data Valid Delay",
                "width": 6
              }
            },
            "MFCR": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 8
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive FIFO Watermark",
                "width": 8
              }
            },
            "MFSR": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit FIFO Count",
                "width": 8
              },
              "RXCOUNT": {
                "bit": 16,
                "description": "Receive FIFO Count",
                "width": 8
              }
            },
            "MTDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 8
              },
              "CMD": {
                "bit": 8,
                "description": "Command Data",
                "width": 3
              }
            },
            "MRDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 8
              },
              "RXEMPTY": {
                "bit": 14,
                "description": "RX Empty"
              }
            },
            "SCR": {
              "SEN": {
                "bit": 0,
                "description": "Slave Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FILTEN": {
                "bit": 4,
                "description": "Filter Enable"
              },
              "FILTDZ": {
                "bit": 5,
                "description": "Filter Doze Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "SSR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "AVF": {
                "bit": 2,
                "description": "Address Valid Flag"
              },
              "TAF": {
                "bit": 3,
                "description": "Transmit ACK Flag"
              },
              "RSF": {
                "bit": 8,
                "description": "Repeated Start Flag"
              },
              "SDF": {
                "bit": 9,
                "description": "STOP Detect Flag"
              },
              "BEF": {
                "bit": 10,
                "description": "Bit Error Flag"
              },
              "FEF": {
                "bit": 11,
                "description": "FIFO Error Flag"
              },
              "AM0F": {
                "bit": 12,
                "description": "Address Match 0 Flag"
              },
              "AM1F": {
                "bit": 13,
                "description": "Address Match 1 Flag"
              },
              "GCF": {
                "bit": 14,
                "description": "General Call Flag"
              },
              "SARF": {
                "bit": 15,
                "description": "SMBus Alert Response Flag"
              },
              "SBF": {
                "bit": 24,
                "description": "Slave Busy Flag"
              },
              "BBF": {
                "bit": 25,
                "description": "Bus Busy Flag"
              }
            },
            "SIER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "AVIE": {
                "bit": 2,
                "description": "Address Valid Interrupt Enable"
              },
              "TAIE": {
                "bit": 3,
                "description": "Transmit ACK Interrupt Enable"
              },
              "RSIE": {
                "bit": 8,
                "description": "Repeated Start Interrupt Enable"
              },
              "SDIE": {
                "bit": 9,
                "description": "STOP Detect Interrupt Enable"
              },
              "BEIE": {
                "bit": 10,
                "description": "Bit Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 11,
                "description": "FIFO Error Interrupt Enable"
              },
              "AM0IE": {
                "bit": 12,
                "description": "Address Match 0 Interrupt Enable"
              },
              "AM1F": {
                "bit": 13,
                "description": "Address Match 1 Interrupt Enable"
              },
              "GCIE": {
                "bit": 14,
                "description": "General Call Interrupt Enable"
              },
              "SARIE": {
                "bit": 15,
                "description": "SMBus Alert Response Interrupt Enable"
              }
            },
            "SDER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              },
              "AVDE": {
                "bit": 2,
                "description": "Address Valid DMA Enable"
              }
            },
            "SCFGR1": {
              "ADRSTALL": {
                "bit": 0,
                "description": "Address SCL Stall"
              },
              "RXSTALL": {
                "bit": 1,
                "description": "RX SCL Stall"
              },
              "TXDSTALL": {
                "bit": 2,
                "description": "TX Data SCL Stall"
              },
              "ACKSTALL": {
                "bit": 3,
                "description": "ACK SCL Stall"
              },
              "GCEN": {
                "bit": 8,
                "description": "General Call Enable"
              },
              "SAEN": {
                "bit": 9,
                "description": "SMBus Alert Enable"
              },
              "TXCFG": {
                "bit": 10,
                "description": "Transmit Flag Configuration"
              },
              "RXCFG": {
                "bit": 11,
                "description": "Receive Data Configuration"
              },
              "IGNACK": {
                "bit": 12,
                "description": "Ignore NACK"
              },
              "HSMEN": {
                "bit": 13,
                "description": "High Speed Mode Enable"
              },
              "ADDRCFG": {
                "bit": 16,
                "description": "Address Configuration",
                "width": 3
              }
            },
            "SCFGR2": {
              "CLKHOLD": {
                "bit": 0,
                "description": "Clock Hold Time",
                "width": 4
              },
              "DATAVD": {
                "bit": 8,
                "description": "Data Valid Delay",
                "width": 6
              },
              "FILTSCL": {
                "bit": 16,
                "description": "Glitch Filter SCL",
                "width": 4
              },
              "FILTSDA": {
                "bit": 24,
                "description": "Glitch Filter SDA",
                "width": 4
              }
            },
            "SAMR": {
              "ADDR0": {
                "bit": 1,
                "description": "Address 0 Value",
                "width": 10
              },
              "ADDR1": {
                "bit": 17,
                "description": "Address 1 Value",
                "width": 10
              }
            },
            "SASR": {
              "RADDR": {
                "bit": 0,
                "description": "Received Address",
                "width": 11
              },
              "ANV": {
                "bit": 14,
                "description": "Address Not Valid"
              }
            },
            "STAR": {
              "TXNACK": {
                "bit": 0,
                "description": "Transmit NACK"
              }
            },
            "STDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 8
              }
            },
            "SRDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 8
              },
              "RXEMPTY": {
                "bit": 14,
                "description": "RX Empty"
              },
              "SOF": {
                "bit": 15,
                "description": "Start Of Frame"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART0",
              "base": "0x4006A000",
              "irq": 31
            },
            {
              "name": "LPUART1",
              "base": "0x4006B000",
              "irq": 33
            },
            {
              "name": "LPUART2",
              "base": "0x4006C000",
              "irq": 35
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "GLOBAL": {
              "offset": "0x08",
              "size": 32,
              "description": "LPUART Global Register"
            },
            "PINCFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "LPUART Pin Configuration Register"
            },
            "BAUD": {
              "offset": "0x10",
              "size": 32,
              "description": "LPUART Baud Rate Register"
            },
            "STAT": {
              "offset": "0x14",
              "size": 32,
              "description": "LPUART Status Register"
            },
            "CTRL": {
              "offset": "0x18",
              "size": 32,
              "description": "LPUART Control Register"
            },
            "DATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "LPUART Data Register"
            },
            "MATCH": {
              "offset": "0x20",
              "size": 32,
              "description": "LPUART Match Address Register"
            },
            "MODIR": {
              "offset": "0x24",
              "size": 32,
              "description": "LPUART Modem IrDA Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Identification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "TXFIFO": {
                "bit": 0,
                "description": "Transmit FIFO Size",
                "width": 8
              },
              "RXFIFO": {
                "bit": 8,
                "description": "Receive FIFO Size",
                "width": 8
              }
            },
            "GLOBAL": {
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              }
            },
            "PINCFG": {
              "TRGSEL": {
                "bit": 0,
                "description": "Trigger Select",
                "width": 2
              }
            },
            "BAUD": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 13
              },
              "SBNS": {
                "bit": 13,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 14,
                "description": "RX Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 15,
                "description": "LIN Break Detect Interrupt Enable"
              },
              "RESYNCDIS": {
                "bit": 16,
                "description": "Resynchronization Disable"
              },
              "BOTHEDGE": {
                "bit": 17,
                "description": "Both Edge Sampling"
              },
              "MATCFG": {
                "bit": 18,
                "description": "Match Configuration",
                "width": 2
              },
              "RDMAE": {
                "bit": 21,
                "description": "Receiver Full DMA Enable"
              },
              "TDMAE": {
                "bit": 23,
                "description": "Transmitter DMA Enable"
              },
              "OSR": {
                "bit": 24,
                "description": "Oversampling Ratio",
                "width": 5
              },
              "M10": {
                "bit": 29,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 30,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 31,
                "description": "Match Address Mode Enable 1"
              }
            },
            "STAT": {
              "MA2F": {
                "bit": 14,
                "description": "Match 2 Flag"
              },
              "MA1F": {
                "bit": 15,
                "description": "Match 1 Flag"
              },
              "PF": {
                "bit": 16,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 17,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 18,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 19,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 20,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 21,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 22,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 23,
                "description": "Transmit Data Register Empty Flag"
              },
              "RAF": {
                "bit": 24,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 25,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 26,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 27,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 28,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 29,
                "description": "MSB First"
              },
              "RXEDGIF": {
                "bit": 30,
                "description": "LPUART_RX Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 31,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "CTRL": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "DOZEEN": {
                "bit": 6,
                "description": "Doze Enable"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              },
              "IDLECFG": {
                "bit": 8,
                "description": "Idle Configuration",
                "width": 3
              },
              "MA2IE": {
                "bit": 14,
                "description": "Match 2 Interrupt Enable"
              },
              "MA1IE": {
                "bit": 15,
                "description": "Match 1 Interrupt Enable"
              },
              "SBK": {
                "bit": 16,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 17,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 18,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 19,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 20,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 21,
                "description": "Receiver Interrupt Enable"
              },
              "TCIE": {
                "bit": 22,
                "description": "Transmission Complete Interrupt Enable for"
              },
              "TIE": {
                "bit": 23,
                "description": "Transmit Interrupt Enable"
              },
              "PEIE": {
                "bit": 24,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 25,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 26,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 27,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 28,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 29,
                "description": "LPUART_TX Pin Direction in Single-Wire Mode"
              },
              "R9T8": {
                "bit": 30,
                "description": "Receive Bit 9 / Transmit Bit 8"
              },
              "R8T9": {
                "bit": 31,
                "description": "Receive Bit 8 / Transmit Bit 9"
              }
            },
            "DATA": {
              "R0T0": {
                "bit": 0,
                "description": "Read receive data buffer 0 or write transmit data buffer 0."
              },
              "R1T1": {
                "bit": 1,
                "description": "Read receive data buffer 1 or write transmit data buffer 1."
              },
              "R2T2": {
                "bit": 2,
                "description": "Read receive data buffer 2 or write transmit data buffer 2."
              },
              "R3T3": {
                "bit": 3,
                "description": "Read receive data buffer 3 or write transmit data buffer 3."
              },
              "R4T4": {
                "bit": 4,
                "description": "Read receive data buffer 4 or write transmit data buffer 4."
              },
              "R5T5": {
                "bit": 5,
                "description": "Read receive data buffer 5 or write transmit data buffer 5."
              },
              "R6T6": {
                "bit": 6,
                "description": "Read receive data buffer 6 or write transmit data buffer 6."
              },
              "R7T7": {
                "bit": 7,
                "description": "Read receive data buffer 7 or write transmit data buffer 7."
              },
              "R8T8": {
                "bit": 8,
                "description": "Read receive data buffer 8 or write transmit data buffer 8."
              },
              "R9T9": {
                "bit": 9,
                "description": "Read receive data buffer 9 or write transmit data buffer 9."
              },
              "IDLINE": {
                "bit": 11,
                "description": "Idle Line"
              },
              "RXEMPT": {
                "bit": 12,
                "description": "Receive Buffer Empty"
              },
              "FRETSC": {
                "bit": 13,
                "description": "Frame Error / Transmit Special Character"
              },
              "PARITYE": {
                "bit": 14,
                "description": "The current received dataword contained in DATA[R9:R0] was received with a parity error."
              },
              "NOISY": {
                "bit": 15,
                "description": "The current received dataword contained in DATA[R9:R0] was received with noise."
              }
            },
            "MATCH": {
              "MA1": {
                "bit": 0,
                "description": "Match Address 1",
                "width": 10
              },
              "MA2": {
                "bit": 16,
                "description": "Match Address 2",
                "width": 10
              }
            },
            "MODIR": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              },
              "TXCTSC": {
                "bit": 4,
                "description": "Transmit CTS Configuration"
              },
              "TXCTSSRC": {
                "bit": 5,
                "description": "Transmit CTS Source"
              },
              "TNP": {
                "bit": 16,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 18,
                "description": "Infrared enable"
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 40
            }
          ],
          "registers": {
            "C0": {
              "offset": "0x00",
              "size": 32,
              "description": "CMP Control Register 0"
            },
            "C1": {
              "offset": "0x04",
              "size": 32,
              "description": "CMP Control Register 1"
            },
            "C2": {
              "offset": "0x08",
              "size": 32,
              "description": "CMP Control Register 2"
            }
          },
          "bits": {
            "C0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level",
                "width": 2
              },
              "OFFSET": {
                "bit": 2,
                "description": "Comparator hard block offset control. See chip data sheet to get the actual offset value with each level"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              },
              "EN": {
                "bit": 8,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 9,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 10,
                "description": "Comparator Output Select"
              },
              "INVT": {
                "bit": 11,
                "description": "Comparator invert"
              },
              "PMODE": {
                "bit": 12,
                "description": "Power Mode Select"
              },
              "WE": {
                "bit": 14,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 15,
                "description": "Sample Enable"
              },
              "FPR": {
                "bit": 16,
                "description": "Filter Sample Period",
                "width": 8
              },
              "COUT": {
                "bit": 24,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 25,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 26,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 27,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 28,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 30,
                "description": "DMA Enable"
              }
            },
            "C1": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 8
              },
              "MSEL": {
                "bit": 8,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 11,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "VRSEL": {
                "bit": 14,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 15,
                "description": "DAC Enable"
              },
              "CHN0": {
                "bit": 16,
                "description": "Channel 0 input enable"
              },
              "CHN1": {
                "bit": 17,
                "description": "Channel 1 input enable"
              },
              "CHN2": {
                "bit": 18,
                "description": "Channel 2 input enable"
              },
              "CHN3": {
                "bit": 19,
                "description": "Channel 3 input enable"
              },
              "CHN4": {
                "bit": 20,
                "description": "Channel 4 input enable"
              },
              "CHN5": {
                "bit": 21,
                "description": "Channel 5 input enable"
              },
              "CHN6": {
                "bit": 22,
                "description": "Channel 6 input enable"
              },
              "CHN7": {
                "bit": 23,
                "description": "Channel 7 input enable"
              },
              "INNSEL": {
                "bit": 24,
                "description": "Selection of the input to the negative port of the comparator",
                "width": 2
              },
              "INPSEL": {
                "bit": 27,
                "description": "Selection of the input to the positive port of the comparator",
                "width": 2
              }
            },
            "C2": {
              "ACOn": {
                "bit": 0,
                "description": "The result of the input comparison for channel n",
                "width": 8
              },
              "INITMOD": {
                "bit": 8,
                "description": "Comparator and DAC initialization delay modulus.",
                "width": 6
              },
              "NSAM": {
                "bit": 14,
                "description": "Number of sample clocks",
                "width": 2
              },
              "CH0F": {
                "bit": 16,
                "description": "Channel 0 input changed flag"
              },
              "CH1F": {
                "bit": 17,
                "description": "Channel 1 input changed flag"
              },
              "CH2F": {
                "bit": 18,
                "description": "Channel 2 input changed flag"
              },
              "CH3F": {
                "bit": 19,
                "description": "Channel 3 input changed flag"
              },
              "CH4F": {
                "bit": 20,
                "description": "Channel 4 input changed flag"
              },
              "CH5F": {
                "bit": 21,
                "description": "Channel 5 input changed flag"
              },
              "CH6F": {
                "bit": 22,
                "description": "Channel 6 input changed flag"
              },
              "CH7F": {
                "bit": 23,
                "description": "Channel 7 input changed flag"
              },
              "FXMXCH": {
                "bit": 25,
                "description": "Fixed channel selection",
                "width": 3
              },
              "FXMP": {
                "bit": 29,
                "description": "Fixed MUX Port"
              },
              "RRIE": {
                "bit": 30,
                "description": "Round-Robin interrupt enable"
              },
              "RRE": {
                "bit": 31,
                "description": "Round-Robin Enable"
              }
            }
          }
        },
        "CMP1": {
          "instances": [
            {
              "name": "CMP1",
              "base": "0x40074000",
              "irq": 41
            }
          ],
          "registers": {
            "C0": {
              "offset": "0x00",
              "size": 32,
              "description": "CMP Control Register 0"
            },
            "C1": {
              "offset": "0x04",
              "size": 32,
              "description": "CMP Control Register 1"
            },
            "C2": {
              "offset": "0x08",
              "size": 32,
              "description": "CMP Control Register 2"
            }
          },
          "bits": {
            "C0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level",
                "width": 2
              },
              "OFFSET": {
                "bit": 2,
                "description": "Comparator hard block offset control. See chip data sheet to get the actual offset value with each level"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              },
              "EN": {
                "bit": 8,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 9,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 10,
                "description": "Comparator Output Select"
              },
              "INVT": {
                "bit": 11,
                "description": "Comparator invert"
              },
              "PMODE": {
                "bit": 12,
                "description": "Power Mode Select"
              },
              "WE": {
                "bit": 14,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 15,
                "description": "Sample Enable"
              },
              "FPR": {
                "bit": 16,
                "description": "Filter Sample Period",
                "width": 8
              },
              "COUT": {
                "bit": 24,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 25,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 26,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 27,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 28,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 30,
                "description": "DMA Enable"
              }
            },
            "C1": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 8
              },
              "MSEL": {
                "bit": 8,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 11,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "VRSEL": {
                "bit": 14,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 15,
                "description": "DAC Enable"
              },
              "CHN0": {
                "bit": 16,
                "description": "Channel 0 input enable"
              },
              "CHN1": {
                "bit": 17,
                "description": "Channel 1 input enable"
              },
              "CHN2": {
                "bit": 18,
                "description": "Channel 2 input enable"
              },
              "CHN3": {
                "bit": 19,
                "description": "Channel 3 input enable"
              },
              "CHN4": {
                "bit": 20,
                "description": "Channel 4 input enable"
              },
              "CHN5": {
                "bit": 21,
                "description": "Channel 5 input enable"
              },
              "CHN6": {
                "bit": 22,
                "description": "Channel 6 input enable"
              },
              "CHN7": {
                "bit": 23,
                "description": "Channel 7 input enable"
              },
              "INNSEL": {
                "bit": 24,
                "description": "Selection of the input to the negative port of the comparator",
                "width": 2
              },
              "INPSEL": {
                "bit": 27,
                "description": "Selection of the input to the positive port of the comparator",
                "width": 2
              }
            },
            "C2": {
              "ACOn": {
                "bit": 0,
                "description": "The result of the input comparison for channel n",
                "width": 8
              },
              "INITMOD": {
                "bit": 8,
                "description": "Comparator and DAC initialization delay modulus.",
                "width": 6
              },
              "NSAM": {
                "bit": 14,
                "description": "Number of sample clocks",
                "width": 2
              },
              "CH0F": {
                "bit": 16,
                "description": "Channel 0 input changed flag"
              },
              "CH1F": {
                "bit": 17,
                "description": "Channel 1 input changed flag"
              },
              "CH2F": {
                "bit": 18,
                "description": "Channel 2 input changed flag"
              },
              "CH3F": {
                "bit": 19,
                "description": "Channel 3 input changed flag"
              },
              "CH4F": {
                "bit": 20,
                "description": "Channel 4 input changed flag"
              },
              "CH5F": {
                "bit": 21,
                "description": "Channel 5 input changed flag"
              },
              "CH6F": {
                "bit": 22,
                "description": "Channel 6 input changed flag"
              },
              "CH7F": {
                "bit": 23,
                "description": "Channel 7 input changed flag"
              },
              "FXMXCH": {
                "bit": 25,
                "description": "Fixed channel selection",
                "width": 3
              },
              "FXMP": {
                "bit": 29,
                "description": "Fixed MUX Port"
              },
              "RRIE": {
                "bit": 30,
                "description": "Round-Robin interrupt enable"
              },
              "RRE": {
                "bit": 31,
                "description": "Round-Robin Enable"
              }
            }
          }
        },
        "CMP2": {
          "instances": [
            {
              "name": "CMP2",
              "base": "0x40075000",
              "irq": 70
            }
          ],
          "registers": {
            "C0": {
              "offset": "0x00",
              "size": 32,
              "description": "CMP Control Register 0"
            },
            "C1": {
              "offset": "0x04",
              "size": 32,
              "description": "CMP Control Register 1"
            },
            "C2": {
              "offset": "0x08",
              "size": 32,
              "description": "CMP Control Register 2"
            }
          },
          "bits": {
            "C0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level",
                "width": 2
              },
              "OFFSET": {
                "bit": 2,
                "description": "Comparator hard block offset control. See chip data sheet to get the actual offset value with each level"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              },
              "EN": {
                "bit": 8,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 9,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 10,
                "description": "Comparator Output Select"
              },
              "INVT": {
                "bit": 11,
                "description": "Comparator invert"
              },
              "PMODE": {
                "bit": 12,
                "description": "Power Mode Select"
              },
              "WE": {
                "bit": 14,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 15,
                "description": "Sample Enable"
              },
              "FPR": {
                "bit": 16,
                "description": "Filter Sample Period",
                "width": 8
              },
              "COUT": {
                "bit": 24,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 25,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 26,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 27,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 28,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 30,
                "description": "DMA Enable"
              }
            },
            "C1": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 8
              },
              "MSEL": {
                "bit": 8,
                "description": "Minus Input MUX Control",
                "width": 3
              },
              "PSEL": {
                "bit": 11,
                "description": "Plus Input MUX Control",
                "width": 3
              },
              "VRSEL": {
                "bit": 14,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 15,
                "description": "DAC Enable"
              },
              "CHN0": {
                "bit": 16,
                "description": "Channel 0 input enable"
              },
              "CHN1": {
                "bit": 17,
                "description": "Channel 1 input enable"
              },
              "CHN2": {
                "bit": 18,
                "description": "Channel 2 input enable"
              },
              "CHN3": {
                "bit": 19,
                "description": "Channel 3 input enable"
              },
              "CHN4": {
                "bit": 20,
                "description": "Channel 4 input enable"
              },
              "CHN5": {
                "bit": 21,
                "description": "Channel 5 input enable"
              },
              "CHN6": {
                "bit": 22,
                "description": "Channel 6 input enable"
              },
              "CHN7": {
                "bit": 23,
                "description": "Channel 7 input enable"
              },
              "INNSEL": {
                "bit": 24,
                "description": "Selection of the input to the negative port of the comparator",
                "width": 2
              },
              "INPSEL": {
                "bit": 27,
                "description": "Selection of the input to the positive port of the comparator",
                "width": 2
              }
            },
            "C2": {
              "ACOn": {
                "bit": 0,
                "description": "The result of the input comparison for channel n",
                "width": 8
              },
              "INITMOD": {
                "bit": 8,
                "description": "Comparator and DAC initialization delay modulus.",
                "width": 6
              },
              "NSAM": {
                "bit": 14,
                "description": "Number of sample clocks",
                "width": 2
              },
              "CH0F": {
                "bit": 16,
                "description": "Channel 0 input changed flag"
              },
              "CH1F": {
                "bit": 17,
                "description": "Channel 1 input changed flag"
              },
              "CH2F": {
                "bit": 18,
                "description": "Channel 2 input changed flag"
              },
              "CH3F": {
                "bit": 19,
                "description": "Channel 3 input changed flag"
              },
              "CH4F": {
                "bit": 20,
                "description": "Channel 4 input changed flag"
              },
              "CH5F": {
                "bit": 21,
                "description": "Channel 5 input changed flag"
              },
              "CH6F": {
                "bit": 22,
                "description": "Channel 6 input changed flag"
              },
              "CH7F": {
                "bit": 23,
                "description": "Channel 7 input changed flag"
              },
              "FXMXCH": {
                "bit": 25,
                "description": "Fixed channel selection",
                "width": 3
              },
              "FXMP": {
                "bit": 29,
                "description": "Fixed MUX Port"
              },
              "RRIE": {
                "bit": 30,
                "description": "Round-Robin interrupt enable"
              },
              "RRE": {
                "bit": 31,
                "description": "Round-Robin Enable"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 20
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status and Control 1 Register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status and Control 2 Register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status and Control Register"
            },
            "LPOTRIM": {
              "offset": "0x04",
              "size": 8,
              "description": "Low Power Oscillator Trim Register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDRE": {
                "bit": 4,
                "description": "Low Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BIASEN": {
                "bit": 0,
                "description": "Bias Enable Bit"
              },
              "CLKBIASDIS": {
                "bit": 1,
                "description": "Clock Bias Disable Bit"
              },
              "REGFPM": {
                "bit": 2,
                "description": "Regulator in Full Performance Mode Status Bit"
              },
              "LPOSTAT": {
                "bit": 6,
                "description": "LPO Status Bit"
              },
              "LPODIS": {
                "bit": 7,
                "description": "LPO Disable Bit"
              }
            },
            "LPOTRIM": {
              "LPOTRIM": {
                "bit": 0,
                "description": "LPO trimming bits",
                "width": 5
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "SMC Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "SMC Parameter Register"
            },
            "PMPROT": {
              "offset": "0x08",
              "size": 32,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x14",
              "size": 32,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "EHSRUN": {
                "bit": 0,
                "description": "Enable HSRUN"
              },
              "ELLS": {
                "bit": 3,
                "description": "Enable LLS (if this mode exists on the SOC)"
              },
              "ELLS2": {
                "bit": 5,
                "description": "Enable LLS2 (if this mode exists on the SOC)"
              },
              "EVLLS0": {
                "bit": 6,
                "description": "Enable VLLS0 (if this mode exists on the SOC)"
              }
            },
            "PMPROT": {
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              },
              "AHSRUN": {
                "bit": 7,
                "description": "Allow High Speed Run mode"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000"
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "SRS": {
              "offset": "0x08",
              "size": 32,
              "description": "System Reset Status Register"
            },
            "RPC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Reset Pin Control register"
            },
            "MR": {
              "offset": "0x10",
              "size": 32,
              "description": "Mode Register"
            },
            "FM": {
              "offset": "0x14",
              "size": 32,
              "description": "Force Mode Register"
            },
            "SSRS": {
              "offset": "0x18",
              "size": 32,
              "description": "Sticky System Reset Status Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "RSTSRC": {
                "bit": 0,
                "description": "Reset Source",
                "width": 32
              }
            },
            "SRS": {
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset or High-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              },
              "JTAG": {
                "bit": 8,
                "description": "JTAG generated reset"
              },
              "LOCKUP": {
                "bit": 9,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 10,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 11,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 13,
                "description": "Stop Acknowledge Error"
              }
            },
            "RPC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              },
              "RSTFLTSEL": {
                "bit": 8,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            },
            "MR": {
              "BOOTROM": {
                "bit": 1,
                "description": "Boot ROM Configuration",
                "width": 2
              }
            },
            "FM": {
              "FORCEROM": {
                "bit": 1,
                "description": "Force ROM Boot",
                "width": 2
              }
            },
            "SSRS": {
              "SLVD": {
                "bit": 1,
                "description": "Sticky Low-Voltage Detect Reset"
              },
              "SLOC": {
                "bit": 2,
                "description": "Sticky Loss-of-Clock Reset"
              },
              "SLOL": {
                "bit": 3,
                "description": "Sticky Loss-of-Lock Reset"
              },
              "SWDOG": {
                "bit": 5,
                "description": "Sticky Watchdog"
              },
              "SPIN": {
                "bit": 6,
                "description": "Sticky External Reset Pin"
              },
              "SPOR": {
                "bit": 7,
                "description": "Sticky Power-On Reset"
              },
              "SJTAG": {
                "bit": 8,
                "description": "Sticky JTAG generated reset"
              },
              "SLOCKUP": {
                "bit": 9,
                "description": "Sticky Core Lockup"
              },
              "SSW": {
                "bit": 10,
                "description": "Sticky Software"
              },
              "SMDM_AP": {
                "bit": 11,
                "description": "Sticky MDM-AP System Reset Request"
              },
              "SSACKERR": {
                "bit": 13,
                "description": "Sticky Stop Acknowledge Error"
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xE0080000",
              "irq": 17
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "CPCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Core Platform Control Register"
            },
            "ISCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status and Control Register"
            },
            "FADR": {
              "offset": "0x20",
              "size": 32,
              "description": "Store Buffer Fault address register"
            },
            "FATR": {
              "offset": "0x24",
              "size": 32,
              "description": "Store Buffer Fault Attributes register"
            },
            "FDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Store Buffer Fault Data Register"
            },
            "PID": {
              "offset": "0x30",
              "size": 32,
              "description": "Process ID register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            },
            "LMDR%s": {
              "offset": "0x400",
              "size": 32,
              "description": "Local Memory Descriptor Register"
            },
            "LMPECR": {
              "offset": "0x480",
              "size": 32,
              "description": "LMEM Parity & ECC Control Register"
            },
            "LMPEIR": {
              "offset": "0x488",
              "size": 32,
              "description": "LMEM Parity & ECC Interrupt Register"
            },
            "LMFAR": {
              "offset": "0x490",
              "size": 32,
              "description": "LMEM Fault Address Register"
            },
            "LMFATR": {
              "offset": "0x494",
              "size": 32,
              "description": "LMEM Fault Attribute Register"
            },
            "LMFDHR": {
              "offset": "0x4A0",
              "size": 32,
              "description": "LMEM Fault Data High Register"
            },
            "LMFDLR": {
              "offset": "0x4A4",
              "size": 32,
              "description": "LMEM Fault Data Low Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "CPCR": {
              "CBRR": {
                "bit": 9,
                "description": "Crossbar round-robin arbitration enable"
              },
              "SRAMUAP": {
                "bit": 24,
                "description": "SRAM_U arbitration priority",
                "width": 2
              },
              "SRAMUWP": {
                "bit": 26,
                "description": "SRAM_U write protect"
              },
              "SRAMLAP": {
                "bit": 28,
                "description": "SRAM_L arbitration priority",
                "width": 2
              },
              "SRAMLWP": {
                "bit": 30,
                "description": "SRAM_L Write Protect"
              }
            },
            "ISCR": {
              "CWBER": {
                "bit": 4,
                "description": "Cache write buffer error status"
              },
              "FIOC": {
                "bit": 8,
                "description": "FPU invalid operation interrupt status"
              },
              "FDZC": {
                "bit": 9,
                "description": "FPU divide-by-zero interrupt status"
              },
              "FOFC": {
                "bit": 10,
                "description": "FPU overflow interrupt status"
              },
              "FUFC": {
                "bit": 11,
                "description": "FPU underflow interrupt status"
              },
              "FIXC": {
                "bit": 12,
                "description": "FPU inexact interrupt status"
              },
              "FIDC": {
                "bit": 15,
                "description": "FPU input denormal interrupt status"
              },
              "CWBEE": {
                "bit": 20,
                "description": "Cache write buffer error enable"
              },
              "FIOCE": {
                "bit": 24,
                "description": "FPU invalid operation interrupt enable"
              },
              "FDZCE": {
                "bit": 25,
                "description": "FPU divide-by-zero interrupt enable"
              },
              "FOFCE": {
                "bit": 26,
                "description": "FPU overflow interrupt enable"
              },
              "FUFCE": {
                "bit": 27,
                "description": "FPU underflow interrupt enable"
              },
              "FIXCE": {
                "bit": 28,
                "description": "FPU inexact interrupt enable"
              },
              "FIDCE": {
                "bit": 31,
                "description": "FPU input denormal interrupt enable"
              }
            },
            "FADR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Fault address",
                "width": 32
              }
            },
            "FATR": {
              "BEDA": {
                "bit": 0,
                "description": "Bus Error Data Access type"
              },
              "BEMD": {
                "bit": 1,
                "description": "Bus error privilege level"
              },
              "BESZ": {
                "bit": 4,
                "description": "Bus error size",
                "width": 2
              },
              "BEWT": {
                "bit": 7,
                "description": "Bus error write"
              },
              "BEMN": {
                "bit": 8,
                "description": "Bus error master number",
                "width": 4
              },
              "BEOVR": {
                "bit": 31,
                "description": "Bus error overrun"
              }
            },
            "FDR": {
              "DATA": {
                "bit": 0,
                "description": "Fault data",
                "width": 32
              }
            },
            "PID": {
              "PID": {
                "bit": 0,
                "description": "M0_PID And M1_PID For MPU",
                "width": 8
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation wakeup on interrupt"
              }
            },
            "LMDR%s": {
              "CF0": {
                "bit": 0,
                "description": "Control Field 0",
                "width": 4
              },
              "CF1": {
                "bit": 4,
                "description": "Control Field 1 - for Cache Parity control functions",
                "width": 4
              },
              "MT": {
                "bit": 13,
                "description": "Memory Type",
                "width": 3
              },
              "RO": {
                "bit": 16,
                "description": "(??TBD?? current content from \"MSCM OCMEM Configuration Register Descriptions\")"
              },
              "DPW": {
                "bit": 17,
                "description": "LMEM Data Path Width. This read-only field defines the width of the local memory.",
                "width": 3
              },
              "WY": {
                "bit": 20,
                "description": "Level 1 Cache Ways",
                "width": 4
              },
              "LMSZ": {
                "bit": 24,
                "description": "(??TBD?? current content from \"MSCM OCMEM Configuration Register Descriptions\")",
                "width": 4
              },
              "LMSZH": {
                "bit": 28,
                "description": "(??TBD?? current content from \"MSCM OCMEM Configuration Register Descriptions\")"
              },
              "V": {
                "bit": 31,
                "description": "Local memory Valid bit. This read-only field defines the validity (presence) of the local memory."
              }
            },
            "LMPECR": {
              "ERNCR": {
                "bit": 0,
                "description": "Enable RAM ECC Noncorrectable Reporting"
              },
              "ER1BR": {
                "bit": 8,
                "description": "Enable RAM ECC 1 Bit Reporting"
              },
              "ERPR": {
                "bit": 16,
                "description": "Enable RAM Parity Reporting"
              },
              "ECPR": {
                "bit": 20,
                "description": "Enable Cache Parity Reporting"
              }
            },
            "LMPEIR": {
              "ENC": {
                "bit": 0,
                "description": "ENCn = ECC Noncorrectable Error n",
                "width": 8
              },
              "E1B": {
                "bit": 8,
                "description": "E1Bn = ECC 1-bit Error n",
                "width": 8
              },
              "PE": {
                "bit": 16,
                "description": "Parity Error",
                "width": 8
              },
              "PEELOC": {
                "bit": 24,
                "description": "Parity or ECC Error Location 5'h00 - a non-correctable ECC event from SRAM_L 5'h01 - a non-correctable ECC event from SRAM_U 5'h08 - a 1-bit correctable ECC event from SRAM_L 5'h09 - a 1-bit correctable ECC event from SRAM_U 5'h14 - a PC Tag Parity Error 5'h15 - a PC Data Parity Error",
                "width": 5
              },
              "V": {
                "bit": 31,
                "description": "Valid bit"
              }
            },
            "LMFAR": {
              "EFADD": {
                "bit": 0,
                "description": "ECC Fault Address",
                "width": 32
              }
            },
            "LMFATR": {
              "PEFPRT": {
                "bit": 0,
                "description": "Parity/ECC Fault Protection FATR[3] is Cacheable: 0=Non-cacheable, 1=Cacheable FATR[2] is Bufferable: 0=Non-bufferable, 1=Bufferable FATR[1] is Mode: 0=User mode, 1=Supervisor mode FATR[0] is Type: 0=I-Fetch, 1=Data",
                "width": 4
              },
              "PEFSIZE": {
                "bit": 4,
                "description": "Parity/ECC Fault Master Size 3'b000 = 8-bit access 3'b001 = 16-bit access 3'b010 = 32-bit access 3'b011 = 64-bit access 3'b1xx = Reserved",
                "width": 3
              },
              "PEFW": {
                "bit": 7,
                "description": "Parity/ECC Fault Write"
              },
              "PEFMST": {
                "bit": 8,
                "description": "Parity/ECC Fault Master Number",
                "width": 8
              },
              "OVR": {
                "bit": 31,
                "description": "Overrun"
              }
            },
            "LMFDHR": {
              "PEFDH": {
                "bit": 0,
                "description": "Parity or ECC Fault Data High",
                "width": 32
              }
            },
            "LMFDLR": {
              "PEFDL": {
                "bit": 0,
                "description": "Parity or ECC Fault Data Low",
                "width": 32
              }
            }
          }
        },
        "LMEM": {
          "instances": [
            {
              "name": "LMEM",
              "base": "0xE0082000"
            }
          ],
          "registers": {
            "PCCCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Cache control register"
            },
            "PCCLCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Cache line control register"
            },
            "PCCSAR": {
              "offset": "0x08",
              "size": 32,
              "description": "Cache search address register"
            },
            "PCCCVR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Cache read/write value register"
            },
            "PCCRMR": {
              "offset": "0x20",
              "size": 32,
              "description": "Cache regions mode register"
            }
          },
          "bits": {
            "PCCCR": {
              "ENCACHE": {
                "bit": 0,
                "description": "Cache enable"
              },
              "ENWRBUF": {
                "bit": 1,
                "description": "Enable Write Buffer"
              },
              "PCCR2": {
                "bit": 2,
                "description": "Forces all cacheable spaces to write through"
              },
              "PCCR3": {
                "bit": 3,
                "description": "Forces no allocation on cache misses (must also have PCCR2 asserted)"
              },
              "INVW0": {
                "bit": 24,
                "description": "Invalidate Way 0"
              },
              "PUSHW0": {
                "bit": 25,
                "description": "Push Way 0"
              },
              "INVW1": {
                "bit": 26,
                "description": "Invalidate Way 1"
              },
              "PUSHW1": {
                "bit": 27,
                "description": "Push Way 1"
              },
              "GO": {
                "bit": 31,
                "description": "Initiate Cache Command"
              }
            },
            "PCCLCR": {
              "LGO": {
                "bit": 0,
                "description": "Initiate Cache Line Command"
              },
              "CACHEADDR": {
                "bit": 2,
                "description": "Cache address",
                "width": 12
              },
              "WSEL": {
                "bit": 14,
                "description": "Way select"
              },
              "TDSEL": {
                "bit": 16,
                "description": "Tag/Data Select"
              },
              "LCIVB": {
                "bit": 20,
                "description": "Line Command Initial Valid Bit"
              },
              "LCIMB": {
                "bit": 21,
                "description": "Line Command Initial Modified Bit"
              },
              "LCWAY": {
                "bit": 22,
                "description": "Line Command Way"
              },
              "LCMD": {
                "bit": 24,
                "description": "Line Command",
                "width": 2
              },
              "LADSEL": {
                "bit": 26,
                "description": "Line Address Select"
              },
              "LACC": {
                "bit": 27,
                "description": "Line access type"
              }
            },
            "PCCSAR": {
              "LGO": {
                "bit": 0,
                "description": "Initiate Cache Line Command"
              },
              "PHYADDR": {
                "bit": 2,
                "description": "Physical Address",
                "width": 30
              }
            },
            "PCCCVR": {
              "DATA": {
                "bit": 0,
                "description": "Cache read/write Data",
                "width": 32
              }
            },
            "PCCRMR": {
              "R15": {
                "bit": 0,
                "description": "Region 15 mode",
                "width": 2
              },
              "R14": {
                "bit": 2,
                "description": "Region 14 mode",
                "width": 2
              },
              "R13": {
                "bit": 4,
                "description": "Region 13 mode",
                "width": 2
              },
              "R12": {
                "bit": 6,
                "description": "Region 12 mode",
                "width": 2
              },
              "R11": {
                "bit": 8,
                "description": "Region 11 mode",
                "width": 2
              },
              "R10": {
                "bit": 10,
                "description": "Region 10 mode",
                "width": 2
              },
              "R9": {
                "bit": 12,
                "description": "Region 9 mode",
                "width": 2
              },
              "R8": {
                "bit": 14,
                "description": "Region 8 mode",
                "width": 2
              },
              "R7": {
                "bit": 16,
                "description": "Region 7 mode",
                "width": 2
              },
              "R6": {
                "bit": 18,
                "description": "Region 6 mode",
                "width": 2
              },
              "R5": {
                "bit": 20,
                "description": "Region 5 mode",
                "width": 2
              },
              "R4": {
                "bit": 22,
                "description": "Region 4 mode",
                "width": 2
              },
              "R3": {
                "bit": 24,
                "description": "Region 3 mode",
                "width": 2
              },
              "R2": {
                "bit": 26,
                "description": "Region 2 mode",
                "width": 2
              },
              "R1": {
                "bit": 28,
                "description": "Region 1 mode",
                "width": 2
              },
              "R0": {
                "bit": 30,
                "description": "Region 0 mode",
                "width": 2
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 101,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_IRQHandler"
          },
          {
            "number": 20,
            "name": "DMA4_IRQHandler"
          },
          {
            "number": 21,
            "name": "DMA5_IRQHandler"
          },
          {
            "number": 22,
            "name": "DMA6_IRQHandler"
          },
          {
            "number": 23,
            "name": "DMA7_IRQHandler"
          },
          {
            "number": 24,
            "name": "DMA8_IRQHandler"
          },
          {
            "number": 25,
            "name": "DMA9_IRQHandler"
          },
          {
            "number": 26,
            "name": "DMA10_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA11_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA12_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA13_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA14_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA15_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA_Error_IRQHandler"
          },
          {
            "number": 33,
            "name": "MCM_IRQHandler"
          },
          {
            "number": 34,
            "name": "FTFE_IRQHandler"
          },
          {
            "number": 35,
            "name": "Read_Collision_IRQHandler"
          },
          {
            "number": 36,
            "name": "LVD_LVW_IRQHandler"
          },
          {
            "number": 37,
            "name": "Doublebit_Fault_IRQHandler"
          },
          {
            "number": 38,
            "name": "WDOG_EWM_IRQHandler"
          },
          {
            "number": 40,
            "name": "LPI2C0_IRQHandler"
          },
          {
            "number": 41,
            "name": "LPI2C1_IRQHandler"
          },
          {
            "number": 42,
            "name": "LPSPI0_IRQHandler"
          },
          {
            "number": 43,
            "name": "LPSPI1_IRQHandler"
          },
          {
            "number": 45,
            "name": "PWT_IRQHandler"
          },
          {
            "number": 47,
            "name": "LPUART0_TX_IRQHandler"
          },
          {
            "number": 48,
            "name": "LPUART0_RX_IRQHandler"
          },
          {
            "number": 49,
            "name": "LPUART1_TX_IRQHandler"
          },
          {
            "number": 50,
            "name": "LPUART1_RX_IRQHandler"
          },
          {
            "number": 51,
            "name": "LPUART2_TX_IRQHandler"
          },
          {
            "number": 52,
            "name": "LPUART2_RX_IRQHandler"
          },
          {
            "number": 55,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 56,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 57,
            "name": "CMP1_IRQHandler"
          },
          {
            "number": 58,
            "name": "FTM0_IRQHandler"
          },
          {
            "number": 59,
            "name": "FTM1_IRQHandler"
          },
          {
            "number": 60,
            "name": "FTM2_IRQHandler"
          },
          {
            "number": 62,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 63,
            "name": "RTC_Seconds_IRQHandler"
          },
          {
            "number": 64,
            "name": "LPIT0_IRQHandler"
          },
          {
            "number": 68,
            "name": "PDB0_IRQHandler"
          },
          {
            "number": 72,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 73,
            "name": "SCG_RCM_IRQHandler"
          },
          {
            "number": 74,
            "name": "LPTMR0_IRQHandler"
          },
          {
            "number": 75,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 76,
            "name": "PORTB_IRQHandler"
          },
          {
            "number": 77,
            "name": "PORTC_IRQHandler"
          },
          {
            "number": 78,
            "name": "PORTD_IRQHandler"
          },
          {
            "number": 79,
            "name": "PORTE_IRQHandler"
          },
          {
            "number": 84,
            "name": "PDB1_IRQHandler"
          },
          {
            "number": 85,
            "name": "FLEXIO_IRQHandler"
          },
          {
            "number": 86,
            "name": "CMP2_IRQHandler"
          },
          {
            "number": 87,
            "name": "FTM3_IRQHandler"
          },
          {
            "number": 89,
            "name": "ADC1_IRQHandler"
          },
          {
            "number": 90,
            "name": "ADC2_IRQHandler"
          },
          {
            "number": 93,
            "name": "PDB2_IRQHandler"
          },
          {
            "number": 94,
            "name": "CAN0_ORed_IRQHandler"
          },
          {
            "number": 95,
            "name": "CAN0_Error_IRQHandler"
          },
          {
            "number": 96,
            "name": "CAN0_Wake_Up_IRQHandler"
          },
          {
            "number": 97,
            "name": "CAN0_ORed_Message_buffer_IRQHandler"
          },
          {
            "number": 98,
            "name": "CAN0_Reserved1_IRQHandler"
          },
          {
            "number": 99,
            "name": "CAN0_Reserved2_IRQHandler"
          },
          {
            "number": 100,
            "name": "CAN0_Reserved3_IRQHandler"
          }
        ]
      }
    }
  }
}