#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Thu Nov 14 08:53:47 2024
# Process ID: 14256
# Current directory: C:/Projects/ERN24004/Projects/DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3020 C:\Projects\ERN24004\Projects\DMA\DMA.xpr
# Log file: C:/Projects/ERN24004/Projects/DMA/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/DMA\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :24439 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/DMA/DMA.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [BD 41-2576] File 'c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/hw_handoff/dma.hwh' referenced by design 'dma' could not be found.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/Projects/DMA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1832.730 ; gain = 400.301
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd}
Reading block design file <C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/axi_dma_0/M_AXIS_MM2S'. Parameter ignored.
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/axi_dma_0/M_AXIS_MM2S'. Parameter ignored.
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- spicerconsulting:IP:AD1DMA:1.0 - AD1DMA_0
Successfully read diagram <dma> from block design file <C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1998.426 ; gain = 139.375
ipx::edit_ip_in_project -upgrade true -name AD1DMA_v1_0_project -directory C:/Projects/ERN24004/Projects/DMA/DMA.tmp/AD1DMA_v1_0_project c:/Projects/ERN24004/Projects/DMA/ip_repo/ip/Pmods/PmodAD1_v1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/Projects/DMA/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-3664] IP 'pmod_bridge_0' generated file not found 'c:/Projects/ERN24004/Projects/DMA/ip_repo/ip/Pmods/PmodAD1_v1_0/src/pmod_bridge_0/pmod_bridge_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pmod_bridge_0' generated file not found 'c:/Projects/ERN24004/Projects/DMA/ip_repo/ip/Pmods/PmodAD1_v1_0/src/pmod_bridge_0/pmod_bridge_0.veo'. Please regenerate to continue.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'PmodAD1_v1_0'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
c:/Projects/ERN24004/Projects/DMA/ip_repo/ip/Pmods/PmodAD1_v1_0/src/pmod_bridge_0/pmod_bridge_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/ern24004/projects/dma/dma.tmp/ad1dma_v1_0_project/AD1DMA_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'c:/projects/ern24004/projects/dma/dma.tmp/ad1dma_v1_0_project/AD1DMA_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PmodAD1_v1_0' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/projects/ern24004/projects/dma/dma.tmp/ad1dma_v1_0_project/AD1DMA_v1_0_project.gen/sources_1/ip/pmod_bridge_0/pmod_bridge_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/ern24004/projects/dma/dma.tmp/ad1dma_v1_0_project/AD1DMA_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PmodAD1_v1_0_vlog.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../ip_repo/ip/Pmods/PmodAD1_v1_0/hdl/PmodAD1_v1_0_S00_AXI.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] PmodAD1_v1_0_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/ERN24004/Projects/DMA/DMA.tmp/ad1dma_v1_0_project/AD1DMA_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/ERN24004/Projects/DMA/DMA.tmp/ad1dma_v1_0_project/AD1DMA_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project DMA
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/ERN24004/Projects/DMA/DMA.srcs/utils_1/imports/synth_1/dma_wrapper.dcp with file C:/Projects/ERN24004/Projects/DMA/DMA.runs/synth_1/dma_wrapper.dcp
reset_run dma_xbar_0_synth_1
reset_run dma_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Projects\ERN24004\Projects\DMA\ip_repo\ip\Pmods\PmodAD1_v1_0\hdl\ad1_dma_master_lite_v1_0_M_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Projects\ERN24004\Projects\DMA\ip_repo\ip\Pmods\PmodAD1_v1_0\src\ad1_spi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Projects\ERN24004\Projects\DMA\ip_repo\ip\Pmods\PmodAD1_v1_0\src\ad1_spi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Projects\ERN24004\Projects\DMA\ip_repo\ip\Pmods\PmodAD1_v1_0\src\ad1_spi.v:]
ERROR: [Common 17-180] Spawn failed: No error
Wrote  : <C:\Projects\ERN24004\Projects\DMA\DMA.srcs\sources_1\bd\dma\dma.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/synth/dma.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/sim/dma.v
Verilog Output written to : c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/hdl/dma_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
Exporting to file c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/hw_handoff/dma.hwh
Generated Hardware Definition File c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/synth/dma.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dma_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dma_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dma_s01_mmu_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8303ab40dec7ec38 to dir: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/dma_auto_pc_0.dcp to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/dma_auto_pc_0_sim_netlist.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/dma_auto_pc_0_sim_netlist.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/dma_auto_pc_0_stub.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/dma_auto_pc_0_stub.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dma_auto_pc_0, cache-ID = 8303ab40dec7ec38; cache size = 9.913 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 50892183888ec938 to dir: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/5/0/50892183888ec938/dma_auto_pc_1.dcp to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/5/0/50892183888ec938/dma_auto_pc_1_sim_netlist.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/5/0/50892183888ec938/dma_auto_pc_1_sim_netlist.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/5/0/50892183888ec938/dma_auto_pc_1_stub.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/5/0/50892183888ec938/dma_auto_pc_1_stub.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dma_auto_pc_1, cache-ID = 50892183888ec938; cache size = 9.913 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_s01_mmu_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a926c1a971544122 to dir: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/a/9/a926c1a971544122/dma_s01_mmu_0.dcp to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/a/9/a926c1a971544122/dma_s01_mmu_0_sim_netlist.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/a/9/a926c1a971544122/dma_s01_mmu_0_sim_netlist.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/a/9/a926c1a971544122/dma_s01_mmu_0_stub.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/a/9/a926c1a971544122/dma_s01_mmu_0_stub.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dma_s01_mmu_0, cache-ID = a926c1a971544122; cache size = 9.913 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Projects\ERN24004\Projects\DMA\ip_repo\ip\Pmods\PmodAD1_v1_0\hdl\ad1_dma_master_lite_v1_0_M_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Projects\ERN24004\Projects\DMA\ip_repo\ip\Pmods\PmodAD1_v1_0\src\ad1_spi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Projects\ERN24004\Projects\DMA\ip_repo\ip\Pmods\PmodAD1_v1_0\src\ad1_spi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Projects\ERN24004\Projects\DMA\ip_repo\ip\Pmods\PmodAD1_v1_0\src\ad1_spi.v:]
current_project AD1DMA_v1_0_project
ERROR: [Common 17-180] Spawn failed: No error
close_project
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 14 10:08:21 2024] Launched dma_xbar_0_synth_1, dma_xbar_1_synth_1, synth_1...
Run output will be captured here:
dma_xbar_0_synth_1: C:/Projects/ERN24004/Projects/DMA/DMA.runs/dma_xbar_0_synth_1/runme.log
dma_xbar_1_synth_1: C:/Projects/ERN24004/Projects/DMA/DMA.runs/dma_xbar_1_synth_1/runme.log
synth_1: C:/Projects/ERN24004/Projects/DMA/DMA.runs/synth_1/runme.log
[Thu Nov 14 10:08:21 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/DMA/DMA.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name AD1DMA_v1_0_project -directory C:/Projects/ERN24004/Projects/DMA/DMA.tmp/AD1DMA_v1_0_project c:/Projects/ERN24004/Projects/DMA/ip_repo/ip/Pmods/PmodAD1_v1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/Projects/DMA/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-3664] IP 'pmod_bridge_0' generated file not found 'c:/Projects/ERN24004/Projects/DMA/ip_repo/ip/Pmods/PmodAD1_v1_0/src/pmod_bridge_0/pmod_bridge_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pmod_bridge_0' generated file not found 'c:/Projects/ERN24004/Projects/DMA/ip_repo/ip/Pmods/PmodAD1_v1_0/src/pmod_bridge_0/pmod_bridge_0.veo'. Please regenerate to continue.
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] pmod_bridge_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:arty:part0:1.1'
INFO: [IP_Flow 19-4657] Not packaging board specific IP generated file 'c:/Projects/ERN24004/Projects/DMA/ip_repo/ip/Pmods/PmodAD1_v1_0/utils/board/board.xit'.
set_property core_revision 39 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/PmodAD1_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_DATA_WIDTH (C S00 AXI DATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_ADDR_WIDTH (C S00 AXI ADDR WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-3507] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': The referenced subcore 'digilentinc.com:ip:pmod_bridge:1.0' is not the latest version in the IP catalog. The latest version is 'digilentinc.com:ip:pmod_bridge:1.1'.
WARNING: [IP_Flow 19-3507] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': The referenced subcore 'digilentinc.com:ip:pmod_bridge:1.0' is not the latest version in the IP catalog. The latest version is 'digilentinc.com:ip:pmod_bridge:1.1'.
WARNING: [IP_Flow 19-3507] File Group 'xilinx_implementation (Implementation)': The referenced subcore 'digilentinc.com:ip:pmod_bridge:1.0' is not the latest version in the IP catalog. The latest version is 'digilentinc.com:ip:pmod_bridge:1.1'.
WARNING: [IP_Flow 19-11770] Clock interface 'AXI_LITE_SAMPLE_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11886] Bus Interface 'Pmod_out' is not associated with any clock interface
WARNING: [IP_Flow 19-11770] Clock interface 'm_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/Projects/ERN24004/Projects/DMA/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Projects/ERN24004/Projects/DMA/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv spicerconsulting:IP:AD1DMA:1.0 [get_ips  dma_AD1DMA_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd'
INFO: [IP_Flow 19-3422] Upgraded dma_AD1DMA_0_0 (AD1DMA_v1_0 1.0) from revision 38 to revision 39
Wrote  : <C:\Projects\ERN24004\Projects\DMA\DMA.srcs\sources_1\bd\dma\dma.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/ERN24004/Projects/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips dma_AD1DMA_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd]
Wrote  : <C:\Projects\ERN24004\Projects\DMA\DMA.srcs\sources_1\bd\dma\dma.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/synth/dma.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/sim/dma.v
Verilog Output written to : c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/hdl/dma_wrapper.v
CRITICAL WARNING: [IP_Flow 19-4965] IP pmod_bridge_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:cora-z7-07s:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-1972] Upgraded pmod_bridge_0 from Pmod Bridge 1.0 to Pmod Bridge 1.1
RUNNING BOARD.XIT
    c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_AD1DMA_0_0/src/pmod_bridge_0/pmod_bridge_0_board.xdc
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD1DMA_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
Exporting to file c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/hw_handoff/dma.hwh
Generated Hardware Definition File c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/synth/dma.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2427.074 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all dma_AD1DMA_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_AD1DMA_0_0
catch { config_ip_cache -export [get_ips -all dma_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8303ab40dec7ec38 to dir: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/dma_auto_pc_0.dcp to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/dma_auto_pc_0_sim_netlist.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/dma_auto_pc_0_sim_netlist.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/dma_auto_pc_0_stub.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/dma_auto_pc_0_stub.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_0/dma_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dma_auto_pc_0, cache-ID = 8303ab40dec7ec38; cache size = 9.913 MB.
catch { config_ip_cache -export [get_ips -all dma_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 50892183888ec938 to dir: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/5/0/50892183888ec938/dma_auto_pc_1.dcp to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/5/0/50892183888ec938/dma_auto_pc_1_sim_netlist.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/5/0/50892183888ec938/dma_auto_pc_1_sim_netlist.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/5/0/50892183888ec938/dma_auto_pc_1_stub.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/5/0/50892183888ec938/dma_auto_pc_1_stub.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_auto_pc_1/dma_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dma_auto_pc_1, cache-ID = 50892183888ec938; cache size = 9.913 MB.
catch { config_ip_cache -export [get_ips -all dma_s01_mmu_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_s01_mmu_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a926c1a971544122 to dir: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/a/9/a926c1a971544122/dma_s01_mmu_0.dcp to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/a/9/a926c1a971544122/dma_s01_mmu_0_sim_netlist.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/a/9/a926c1a971544122/dma_s01_mmu_0_sim_netlist.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/a/9/a926c1a971544122/dma_s01_mmu_0_stub.v to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/DMA/DMA.cache/ip/2024.1.2/a/9/a926c1a971544122/dma_s01_mmu_0_stub.vhdl to c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/ip/dma_s01_mmu_0/dma_s01_mmu_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dma_s01_mmu_0, cache-ID = a926c1a971544122; cache size = 9.913 MB.
export_ip_user_files -of_objects [get_files C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd]
launch_runs dma_AD1DMA_0_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_AD1DMA_0_0
[Thu Nov 14 11:06:57 2024] Launched dma_AD1DMA_0_0_synth_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/DMA/DMA.runs/dma_AD1DMA_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd] -directory C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files -ipstatic_source_dir C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/ERN24004/Projects/DMA/DMA.cache/compile_simlib/modelsim} {questa=C:/Projects/ERN24004/Projects/DMA/DMA.cache/compile_simlib/questa} {riviera=C:/Projects/ERN24004/Projects/DMA/DMA.cache/compile_simlib/riviera} {activehdl=C:/Projects/ERN24004/Projects/DMA/DMA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/ERN24004/Projects/DMA/DMA.srcs/utils_1/imports/synth_1/dma_wrapper.dcp with file C:/Projects/ERN24004/Projects/DMA/DMA.runs/synth_1/dma_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 14 11:07:58 2024] Launched synth_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/DMA/DMA.runs/synth_1/runme.log
[Thu Nov 14 11:07:58 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/DMA/DMA.runs/impl_1/runme.log
write_bd_tcl -force C:/Projects/ERN24004/Projects/DMA/pynq/dma.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/AD1DMA_0
Please add the following user repository(s):
c:/Projects/ERN24004/Projects/DMA/ip_repo
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out <C:/Projects/ERN24004/Projects/DMA/pynq/dma.tcl>.

file copy -force C:/Projects/ERN24004/Projects/DMA/DMA.runs/impl_1/dma_wrapper.bit C:/Projects/ERN24004/Projects/DMA/pynq/dma.bit
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 12:50:35 2024...
