$date
	Mon Sep 22 16:53:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fa_v1_tb $end
$var wire 1 ! test_sum $end
$var wire 1 " test_c_out $end
$var reg 1 # test_a $end
$var reg 1 $ test_b $end
$var reg 1 % test_c_in $end
$scope module fa1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 ! sum $end
$var wire 1 & s1 $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module semisumador1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module semisumador2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2000
1!
1%
#4000
1&
0%
1$
#6000
1"
0!
1'
1%
#8000
0"
1!
0'
0%
0$
1#
#10000
1"
0!
1'
1%
#12000
0'
0&
1(
0%
1$
#14000
1!
1%
#16000
