library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Chap7Ex1 is
port (A,B : in std_logic_vector(7 downto 0);
LDA,SEL,CLK : in std_logic;
F: out std_logic_vector(7 downto 0));
end Chap7Ex1;

architecture Chap7Ex1_behavioral of Chap7Ex1 is
signal mux_output : std_logic_vector(7 downto 0);

begin
with SEL select
mux_output <= A when '1',
B when '0',
(others => '0') when others;

rega: process(CLK) 
begin
if (rising_edge(CLK)) then
if (LDA = '1') then
F <= mux_output;
end if;
end if;
end process;

end Chap7Ex1_behavioral;
