{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696977511950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696977511959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 15:38:31 2023 " "Processing started: Tue Oct 10 15:38:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696977511959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696977511959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_371 -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_371 -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696977511959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696977512531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696977512531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3 " "Found entity 1: ram32x3" {  } { { "ram32x3.v" "" { Text "C:/Users/across4/Desktop/lab2/ram32x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696977523370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696977523370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 2 2 " "Found 2 design units, including 2 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "C:/Users/across4/Desktop/lab2/task1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696977523372 ""} { "Info" "ISGN_ENTITY_NAME" "2 task1tb " "Found entity 2: task1tb" {  } { { "task1.sv" "" { Text "C:/Users/across4/Desktop/lab2/task1.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696977523372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696977523372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/across4/Desktop/lab2/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696977523373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696977523373 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2.sv(9) " "Verilog HDL information at task2.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696977523375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 4 4 " "Found 4 design units, including 4 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array32x3 " "Found entity 1: array32x3" {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696977523376 ""} { "Info" "ISGN_ENTITY_NAME" "2 addressHelp " "Found entity 2: addressHelp" {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696977523376 ""} { "Info" "ISGN_ENTITY_NAME" "3 task2 " "Found entity 3: task2" {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696977523376 ""} { "Info" "ISGN_ENTITY_NAME" "4 task2tb " "Found entity 4: task2tb" {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696977523376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696977523376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/across4/Desktop/lab2/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696977523377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696977523377 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW4 task2.sv(22) " "Verilog HDL error at task2.sv(22): object \"SW4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696977523377 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW5 task2.sv(22) " "Verilog HDL error at task2.sv(22): object \"SW5\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696977523377 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW6 task2.sv(22) " "Verilog HDL error at task2.sv(22): object \"SW6\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696977523377 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW7 task2.sv(22) " "Verilog HDL error at task2.sv(22): object \"SW7\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696977523377 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW8 task2.sv(22) " "Verilog HDL error at task2.sv(22): object \"SW8\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696977523377 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "SW task2.sv(23) " "Verilog HDL Module Declaration error at task2.sv(23): top module port \"SW\" is not found in the port list" {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 23 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1696977523377 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock task2.sv(26) " "Verilog HDL error at task2.sv(26): object \"clock\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "task2.sv" "" { Text "C:/Users/across4/Desktop/lab2/task2.sv" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696977523377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/across4/Desktop/lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/across4/Desktop/lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696977523404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696977523458 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 10 15:38:43 2023 " "Processing ended: Tue Oct 10 15:38:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696977523458 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696977523458 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696977523458 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696977523458 ""}
