Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:19:00 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp/post_route_timing.rpt
| Design       : bilinearintrp
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
vl_reg[3]/C                    i2g_reg[6]/D                   6.039         
vl_reg[2]/C                    i2b_reg[6]/D                   6.115         
vl_reg[2]/C                    i2b_reg[5]/D                   6.164         
vl_reg[3]/C                    i2r_reg[6]/D                   6.300         
vl_reg[1]/C                    i2g_reg[5]/D                   6.306         
ul_reg[0]/C                    i1b_reg[6]/D                   6.382         
rul_reg[0]/C                   i1r_reg[6]/D                   6.388         
vl_reg[2]/C                    i2b_reg[4]/D                   6.416         
ul_reg[0]/C                    i1b_reg[5]/D                   6.427         
vl_reg[0]/C                    i2r_reg[5]/D                   6.429         
rul_reg[0]/C                   i1r_reg[5]/D                   6.433         
vl_reg[1]/C                    i2g_reg[4]/D                   6.569         
wl_reg[2]/C                    i3b_reg[6]/D                   6.604         
wl_reg[2]/C                    i3b_reg[5]/D                   6.649         
ul_reg[0]/C                    i1g_reg[6]/D                   6.653         
ul_reg[0]/C                    i1b_reg[4]/D                   6.663         
wl_reg[1]/C                    i3r_reg[6]/D                   6.668         
vl_reg[2]/C                    i2b_reg[3]/D                   6.673         
vl_reg[0]/C                    i2r_reg[4]/D                   6.678         
ul_reg[2]/C                    i1g_reg[5]/D                   6.731         
wl_reg[1]/C                    i3r_reg[5]/D                   6.756         
gwl_reg[2]/C                   i3g_reg[6]/D                   6.758         
gwl_reg[2]/C                   i3g_reg[5]/D                   6.803         
rul_reg[0]/C                   i1r_reg[4]/D                   6.853         
wl_reg[2]/C                    i3b_reg[4]/D                   6.912         
gwl_reg[2]/C                   i3g_reg[4]/D                   6.953         
vl_reg[0]/C                    i2r_reg[3]/D                   6.976         
ul_reg[2]/C                    i1g_reg[4]/D                   6.994         
ul_reg[0]/C                    i1b_reg[3]/D                   7.002         
wl_reg[1]/C                    i3r_reg[4]/D                   7.019         
rul_reg[0]/C                   i1r_reg[3]/D                   7.052         
wl_reg[1]/C                    i3r_reg[3]/D                   7.222         
ul_reg[0]/C                    i1g_reg[3]/D                   7.292         
gwl_reg[2]/C                   i3g_reg[3]/D                   7.300         
wl_reg[2]/C                    i3b_reg[3]/D                   7.436         
gvl_reg[2]/C                   i2g_reg[3]/D                   7.525         
ul_reg[0]/C                    i1b_reg[2]/D                   7.734         
ul_reg[0]/C                    i1b_reg[1]/D                   7.837         
ul_reg[0]/C                    i1b_reg[0]/D                   7.950         
rul_reg[0]/C                   i1r_reg[2]/D                   7.999         
vl_reg[1]/C                    i2r_reg[2]/D                   8.013         
vl_reg[0]/C                    i2b_reg[2]/D                   8.061         
wl_reg[1]/C                    i3r_reg[2]/D                   8.126         
rul_reg[0]/C                   i1r_reg[1]/D                   8.127         
ul_reg[1]/C                    i1g_reg[2]/D                   8.131         
rul_reg[0]/C                   i1r_reg[0]/D                   8.243         
vl_reg[1]/C                    i2r_reg[1]/D                   8.276         
wl_reg[0]/C                    i3r_reg[1]/D                   8.320         
vl_reg[0]/C                    i2b_reg[1]/D                   8.322         
bwl_reg[0]/C                   i3b_reg[2]/D                   8.380         
vl_reg[1]/C                    i2g_reg[2]/D                   8.392         
ul_reg[1]/C                    i1g_reg[1]/D                   8.394         
vl_reg[0]/C                    i2r_reg[0]/D                   8.431         
wl_reg[0]/C                    i3r_reg[0]/D                   8.436         
wl_reg[0]/C                    i3g_reg[2]/D                   8.454         
vl_reg[0]/C                    i2b_reg[0]/D                   8.474         
bwl_reg[0]/C                   i3b_reg[1]/D                   8.517         
ul_reg[0]/C                    i1g_reg[0]/D                   8.585         
gwl_reg[0]/C                   i3g_reg[1]/D                   8.589         
bwl_reg[0]/C                   i3b_reg[0]/D                   8.633         
vl_reg[1]/C                    i2g_reg[1]/D                   8.655         
gwl_reg[0]/C                   i3g_reg[0]/D                   8.705         
vl_reg[0]/C                    i2g_reg[0]/D                   8.793         



