[2025-09-18 07:18:16] START suite=qualcomm_srv trace=srv448_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv448_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2549367 heartbeat IPC: 3.923 cumulative IPC: 3.923 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4922326 heartbeat IPC: 4.214 cumulative IPC: 4.063 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4922326 cumulative IPC: 4.063 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4922326 cumulative IPC: 4.063 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 11745390 heartbeat IPC: 1.466 cumulative IPC: 1.466 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 18281904 heartbeat IPC: 1.53 cumulative IPC: 1.497 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 24826624 heartbeat IPC: 1.528 cumulative IPC: 1.507 (Simulation time: 00 hr 04 min 03 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 31589548 heartbeat IPC: 1.479 cumulative IPC: 1.5 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 38484406 heartbeat IPC: 1.45 cumulative IPC: 1.49 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 45244459 heartbeat IPC: 1.479 cumulative IPC: 1.488 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 51990973 heartbeat IPC: 1.482 cumulative IPC: 1.487 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 58623495 heartbeat IPC: 1.508 cumulative IPC: 1.49 (Simulation time: 00 hr 08 min 57 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv448_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 65337189 heartbeat IPC: 1.489 cumulative IPC: 1.49 (Simulation time: 00 hr 09 min 57 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 67196141 cumulative IPC: 1.488 (Simulation time: 00 hr 10 min 55 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 67196141 cumulative IPC: 1.488 (Simulation time: 00 hr 10 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv448_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.488 instructions: 100000003 cycles: 67196141
CPU 0 Branch Prediction Accuracy: 93.81% MPKI: 11.54 Average ROB Occupancy at Mispredict: 31.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00716
BRANCH_INDIRECT: 0.4236
BRANCH_CONDITIONAL: 10.89
BRANCH_DIRECT_CALL: 0.00259
BRANCH_INDIRECT_CALL: 0.2041
BRANCH_RETURN: 0.0104


====Backend Stall Breakdown====
ROB_STALL: 176892
LQ_STALL: 0
SQ_STALL: 2


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 322.03705
REPLAY_LOAD: 73.951614
NON_REPLAY_LOAD: 22.373917

== Total ==
ADDR_TRANS: 17390
REPLAY_LOAD: 4585
NON_REPLAY_LOAD: 154917

== Counts ==
ADDR_TRANS: 54
REPLAY_LOAD: 62
NON_REPLAY_LOAD: 6924

cpu0->cpu0_STLB TOTAL        ACCESS:    1754975 HIT:    1754225 MISS:        750 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1754975 HIT:    1754225 MISS:        750 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 178.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7977667 HIT:    7777141 MISS:     200526 MSHR_MERGE:       1355
cpu0->cpu0_L2C LOAD         ACCESS:    7312000 HIT:    7140112 MISS:     171888 MSHR_MERGE:         10
cpu0->cpu0_L2C RFO          ACCESS:     177246 HIT:     156598 MISS:      20648 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      21022 HIT:      16399 MISS:       4623 MSHR_MERGE:       1345
cpu0->cpu0_L2C WRITE        ACCESS:     466377 HIT:     463789 MISS:       2588 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1022 HIT:        243 MISS:        779 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:       9549 ISSUED:       9549 USEFUL:       1271 USELESS:        278
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.07 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15683842 HIT:    7145420 MISS:    8538422 MSHR_MERGE:    2230672
cpu0->cpu0_L1I LOAD         ACCESS:   15683842 HIT:    7145420 MISS:    8538422 MSHR_MERGE:    2230672
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27444568 HIT:   25634016 MISS:    1810552 MSHR_MERGE:     616550
cpu0->cpu0_L1D LOAD         ACCESS:   15034114 HIT:   13668794 MISS:    1365320 MSHR_MERGE:     361063
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      32333 HIT:      19825 MISS:      12508 MSHR_MERGE:       1035
cpu0->cpu0_L1D WRITE        ACCESS:   12376613 HIT:   11944913 MISS:     431700 MSHR_MERGE:     254450
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1508 HIT:        484 MISS:       1024 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:      34483 ISSUED:      32333 USEFUL:       5730 USELESS:       5747
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13046914 HIT:   11069062 MISS:    1977852 MSHR_MERGE:    1019144
cpu0->cpu0_ITLB LOAD         ACCESS:   13046914 HIT:   11069062 MISS:    1977852 MSHR_MERGE:    1019144
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.023 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25809101 HIT:   24674858 MISS:    1134243 MSHR_MERGE:     337976
cpu0->cpu0_DTLB LOAD         ACCESS:   25809101 HIT:   24674858 MISS:    1134243 MSHR_MERGE:     337976
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.155 cycles
cpu0->LLC TOTAL        ACCESS:     261485 HIT:     254476 MISS:       7009 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     171877 HIT:     169382 MISS:       2495 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      20648 HIT:      17384 MISS:       3264 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       3278 HIT:       2391 MISS:        887 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      64903 HIT:      64900 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        779 HIT:        419 MISS:        360 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 80.47 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        577
  ROW_BUFFER_MISS:       6429
  AVG DBUS CONGESTED CYCLE: 3.795
Channel 0 WQ ROW_BUFFER_HIT:         39
  ROW_BUFFER_MISS:        502
  FULL:          0
Channel 0 REFRESHES ISSUED:       5599

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       601943       335513        31731          521
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          143           58           40
  STLB miss resolved @ L2C                0          101           94           44            3
  STLB miss resolved @ LLC                0           81           89          128           23
  STLB miss resolved @ MEM                0            0           21          114          276

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             149899        41566      1469310        25438          119
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           14          191           75            0
  STLB miss resolved @ L2C                0          108           69           28            1
  STLB miss resolved @ LLC                0          171          127           60            0
  STLB miss resolved @ MEM                0            1            8           19            0
[2025-09-18 07:29:12] END   suite=qualcomm_srv trace=srv448_ap (rc=0)
