INFO: [VRFC 10-2263] Analyzing Verilog file "E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/downloads/.xinstall/Vivado/FSM/FSM.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
