

================================================================
== Vivado HLS Report for 'Loop_writeoutput_pro'
================================================================
* Date:           Wed Oct 19 18:16:24 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        BlockMatrix_multiplication
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.383 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10| 0.100 us | 0.100 us |   10|   10|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeoutput  |        8|        8|         3|          2|          1|     4|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   4775|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    123|    -|
|Register         |        -|      -|     621|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     621|   4898|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |i_fu_140_p2               |     +    |      0|  0|   12|           3|           1|
    |sub_ln34_10_fu_480_p2     |     -    |      0|  0|   15|           8|           8|
    |sub_ln34_11_fu_510_p2     |     -    |      0|  0|   15|           7|           8|
    |sub_ln34_1_fu_210_p2      |     -    |      0|  0|   15|           8|           8|
    |sub_ln34_2_fu_240_p2      |     -    |      0|  0|   15|           7|           8|
    |sub_ln34_3_fu_288_p2      |     -    |      0|  0|   15|           8|           8|
    |sub_ln34_4_fu_300_p2      |     -    |      0|  0|   15|           8|           8|
    |sub_ln34_5_fu_330_p2      |     -    |      0|  0|   15|           7|           8|
    |sub_ln34_6_fu_378_p2      |     -    |      0|  0|   15|           8|           8|
    |sub_ln34_7_fu_390_p2      |     -    |      0|  0|   15|           8|           8|
    |sub_ln34_8_fu_420_p2      |     -    |      0|  0|   15|           7|           8|
    |sub_ln34_9_fu_468_p2      |     -    |      0|  0|   15|           8|           8|
    |sub_ln34_fu_198_p2        |     -    |      0|  0|   15|           8|           8|
    |and_ln34_1_fu_572_p2      |    and   |      0|  0|  128|         128|         128|
    |and_ln34_2_fu_591_p2      |    and   |      0|  0|  128|         128|         128|
    |and_ln34_3_fu_609_p2      |    and   |      0|  0|  128|         128|         128|
    |and_ln34_fu_553_p2        |    and   |      0|  0|  128|         128|         128|
    |icmp_ln32_fu_134_p2       |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln34_1_fu_265_p2     |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln34_2_fu_355_p2     |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln34_3_fu_445_p2     |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln34_fu_175_p2       |   icmp   |      0|  0|   11|           7|           7|
    |lshr_ln34_1_fu_547_p2     |   lshr   |      0|  0|  423|           2|         128|
    |lshr_ln34_2_fu_340_p2     |   lshr   |      0|  0|  423|         128|         128|
    |lshr_ln34_3_fu_566_p2     |   lshr   |      0|  0|  423|           2|         128|
    |lshr_ln34_4_fu_430_p2     |   lshr   |      0|  0|  423|         128|         128|
    |lshr_ln34_5_fu_585_p2     |   lshr   |      0|  0|  423|           2|         128|
    |lshr_ln34_6_fu_520_p2     |   lshr   |      0|  0|  423|         128|         128|
    |lshr_ln34_7_fu_603_p2     |   lshr   |      0|  0|  423|           2|         128|
    |lshr_ln34_fu_250_p2       |   lshr   |      0|  0|  423|         128|         128|
    |ap_block_state1           |    or    |      0|  0|    2|           1|           1|
    |empty_102_fu_169_p2       |    or    |      0|  0|    7|           7|           5|
    |or_ln34_1_fu_618_p2       |    or    |      0|  0|    5|           5|           2|
    |or_ln34_2_fu_632_p2       |    or    |      0|  0|    5|           5|           2|
    |or_ln34_fu_530_p2         |    or    |      0|  0|    5|           5|           1|
    |select_ln34_10_fu_494_p3  |  select  |      0|  0|  128|           1|         128|
    |select_ln34_11_fu_502_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln34_1_fu_224_p3   |  select  |      0|  0|  128|           1|         128|
    |select_ln34_2_fu_232_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln34_3_fu_306_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln34_4_fu_314_p3   |  select  |      0|  0|  128|           1|         128|
    |select_ln34_5_fu_322_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln34_6_fu_396_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln34_7_fu_404_p3   |  select  |      0|  0|  128|           1|         128|
    |select_ln34_8_fu_412_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln34_9_fu_486_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln34_fu_216_p3     |  select  |      0|  0|    8|           1|           8|
    |ap_enable_pp0             |    xor   |      0|  0|    2|           1|           2|
    |xor_ln34_1_fu_294_p2      |    xor   |      0|  0|    8|           8|           7|
    |xor_ln34_2_fu_384_p2      |    xor   |      0|  0|    8|           8|           7|
    |xor_ln34_3_fu_474_p2      |    xor   |      0|  0|    8|           8|           7|
    |xor_ln34_fu_204_p2        |    xor   |      0|  0|    8|           8|           7|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 4775|        1226|        2282|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ABpartial_out_address0           |  15|          3|    4|         12|
    |ABpartial_out_address1           |  15|          3|    4|         12|
    |ABpartial_out_d0                 |  15|          3|   32|         96|
    |ABpartial_out_d1                 |  15|          3|   32|         96|
    |ap_NS_fsm                        |  27|          5|    1|          5|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_i3_0_i_phi_fu_127_p4  |   9|          2|    3|          6|
    |i3_0_i_reg_123                   |   9|          2|    3|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 123|         25|   81|        237|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i3_0_i_reg_123           |    3|   0|    3|          0|
    |i_reg_662                |    3|   0|    3|          0|
    |icmp_ln32_reg_658        |    1|   0|    1|          0|
    |lshr_ln34_2_reg_690      |  128|   0|  128|          0|
    |lshr_ln34_4_reg_700      |  128|   0|  128|          0|
    |lshr_ln34_6_reg_710      |  128|   0|  128|          0|
    |lshr_ln34_reg_680        |  128|   0|  128|          0|
    |sub_ln34_11_reg_705      |    7|   0|    8|          1|
    |sub_ln34_2_reg_675       |    7|   0|    8|          1|
    |sub_ln34_5_reg_685       |    7|   0|    8|          1|
    |sub_ln34_8_reg_695       |    7|   0|    8|          1|
    |tmp_reg_667              |    3|   0|    5|          2|
    |trunc_ln34_3_reg_715     |   32|   0|   32|          0|
    |trunc_ln34_4_reg_720     |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  621|   0|  627|          6|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Loop_writeoutput_pro | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Loop_writeoutput_pro | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Loop_writeoutput_pro | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Loop_writeoutput_pro | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Loop_writeoutput_pro | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Loop_writeoutput_pro | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Loop_writeoutput_pro | return value |
|p_read                  |  in |  512|   ap_none  |        p_read        |    scalar    |
|ABpartial_out_address0  | out |    4|  ap_memory |     ABpartial_out    |     array    |
|ABpartial_out_ce0       | out |    1|  ap_memory |     ABpartial_out    |     array    |
|ABpartial_out_we0       | out |    1|  ap_memory |     ABpartial_out    |     array    |
|ABpartial_out_d0        | out |   32|  ap_memory |     ABpartial_out    |     array    |
|ABpartial_out_address1  | out |    4|  ap_memory |     ABpartial_out    |     array    |
|ABpartial_out_ce1       | out |    1|  ap_memory |     ABpartial_out    |     array    |
|ABpartial_out_we1       | out |    1|  ap_memory |     ABpartial_out    |     array    |
|ABpartial_out_d1        | out |   32|  ap_memory |     ABpartial_out    |     array    |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_1 = call i512 @_ssdm_op_Read.ap_auto.i512(i512 %p_read)"   --->   Operation 6 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.preheader.i"   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i3_0_i = phi i3 [ %i, %writeoutput ], [ 0, %entry ]"   --->   Operation 8 'phi' 'i3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln32 = icmp eq i3 %i3_0_i, -4" [BlockMatrix_design.cpp:32]   --->   Operation 9 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%i = add i3 %i3_0_i, 1" [BlockMatrix_design.cpp:32]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %Loop_writeoutput_proc.exit, label %writeoutput" [BlockMatrix_design.cpp:32]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i3_0_i, i2 0)" [BlockMatrix_design.cpp:34]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34)   --->   "%trunc_ln34 = trunc i512 %p_read_1 to i128" [BlockMatrix_design.cpp:34]   --->   Operation 14 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_101 = trunc i3 %i3_0_i to i2" [BlockMatrix_design.cpp:32]   --->   Operation 15 'trunc' 'empty_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %empty_101, i5 0)" [BlockMatrix_design.cpp:32]   --->   Operation 16 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_102 = or i7 %tmp_5, 31" [BlockMatrix_design.cpp:32]   --->   Operation 17 'or' 'empty_102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%icmp_ln34 = icmp ugt i7 %tmp_5, %empty_102" [BlockMatrix_design.cpp:34]   --->   Operation 18 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i7 %tmp_5 to i8" [BlockMatrix_design.cpp:34]   --->   Operation 19 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i7 %empty_102 to i8" [BlockMatrix_design.cpp:34]   --->   Operation 20 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34)   --->   "%tmp_4 = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 127, i32 0)" [BlockMatrix_design.cpp:34]   --->   Operation 21 'partselect' 'tmp_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%sub_ln34 = sub i8 %zext_ln34_1, %zext_ln34_2" [BlockMatrix_design.cpp:34]   --->   Operation 22 'sub' 'sub_ln34' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34)   --->   "%xor_ln34 = xor i8 %zext_ln34_1, 127" [BlockMatrix_design.cpp:34]   --->   Operation 23 'xor' 'xor_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%sub_ln34_1 = sub i8 %zext_ln34_2, %zext_ln34_1" [BlockMatrix_design.cpp:34]   --->   Operation 24 'sub' 'sub_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34_2)   --->   "%select_ln34 = select i1 %icmp_ln34, i8 %sub_ln34, i8 %sub_ln34_1" [BlockMatrix_design.cpp:34]   --->   Operation 25 'select' 'select_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34)   --->   "%select_ln34_1 = select i1 %icmp_ln34, i128 %tmp_4, i128 %trunc_ln34" [BlockMatrix_design.cpp:34]   --->   Operation 26 'select' 'select_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34)   --->   "%select_ln34_2 = select i1 %icmp_ln34, i8 %xor_ln34, i8 %zext_ln34_1" [BlockMatrix_design.cpp:34]   --->   Operation 27 'select' 'select_ln34_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln34_2 = sub i8 127, %select_ln34" [BlockMatrix_design.cpp:34]   --->   Operation 28 'sub' 'sub_ln34_2' <Predicate = (!icmp_ln32)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34)   --->   "%zext_ln34_3 = zext i8 %select_ln34_2 to i128" [BlockMatrix_design.cpp:34]   --->   Operation 29 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln34 = lshr i128 %select_ln34_1, %zext_ln34_3" [BlockMatrix_design.cpp:34]   --->   Operation 30 'lshr' 'lshr_ln34' <Predicate = (!icmp_ln32)> <Delay = 4.89> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_2)   --->   "%tmp_72_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 128, i32 255)" [BlockMatrix_design.cpp:34]   --->   Operation 31 'partselect' 'tmp_72_i' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.48ns)   --->   "%icmp_ln34_1 = icmp ugt i7 %tmp_5, %empty_102" [BlockMatrix_design.cpp:34]   --->   Operation 32 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i7 %tmp_5 to i8" [BlockMatrix_design.cpp:34]   --->   Operation 33 'zext' 'zext_ln34_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i7 %empty_102 to i8" [BlockMatrix_design.cpp:34]   --->   Operation 34 'zext' 'zext_ln34_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_2)   --->   "%tmp_6 = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 255, i32 128)" [BlockMatrix_design.cpp:34]   --->   Operation 35 'partselect' 'tmp_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.87ns)   --->   "%sub_ln34_3 = sub i8 %zext_ln34_5, %zext_ln34_6" [BlockMatrix_design.cpp:34]   --->   Operation 36 'sub' 'sub_ln34_3' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_2)   --->   "%xor_ln34_1 = xor i8 %zext_ln34_5, 127" [BlockMatrix_design.cpp:34]   --->   Operation 37 'xor' 'xor_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.87ns)   --->   "%sub_ln34_4 = sub i8 %zext_ln34_6, %zext_ln34_5" [BlockMatrix_design.cpp:34]   --->   Operation 38 'sub' 'sub_ln34_4' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34_5)   --->   "%select_ln34_3 = select i1 %icmp_ln34_1, i8 %sub_ln34_3, i8 %sub_ln34_4" [BlockMatrix_design.cpp:34]   --->   Operation 39 'select' 'select_ln34_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_2)   --->   "%select_ln34_4 = select i1 %icmp_ln34_1, i128 %tmp_6, i128 %tmp_72_i" [BlockMatrix_design.cpp:34]   --->   Operation 40 'select' 'select_ln34_4' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_2)   --->   "%select_ln34_5 = select i1 %icmp_ln34_1, i8 %xor_ln34_1, i8 %zext_ln34_5" [BlockMatrix_design.cpp:34]   --->   Operation 41 'select' 'select_ln34_5' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln34_5 = sub i8 127, %select_ln34_3" [BlockMatrix_design.cpp:34]   --->   Operation 42 'sub' 'sub_ln34_5' <Predicate = (!icmp_ln32)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_2)   --->   "%zext_ln34_7 = zext i8 %select_ln34_5 to i128" [BlockMatrix_design.cpp:34]   --->   Operation 43 'zext' 'zext_ln34_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln34_2 = lshr i128 %select_ln34_4, %zext_ln34_7" [BlockMatrix_design.cpp:34]   --->   Operation 44 'lshr' 'lshr_ln34_2' <Predicate = (!icmp_ln32)> <Delay = 4.89> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_4)   --->   "%tmp_74_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 256, i32 383)" [BlockMatrix_design.cpp:34]   --->   Operation 45 'partselect' 'tmp_74_i' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.48ns)   --->   "%icmp_ln34_2 = icmp ugt i7 %tmp_5, %empty_102" [BlockMatrix_design.cpp:34]   --->   Operation 46 'icmp' 'icmp_ln34_2' <Predicate = (!icmp_ln32)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i7 %tmp_5 to i8" [BlockMatrix_design.cpp:34]   --->   Operation 47 'zext' 'zext_ln34_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln34_10 = zext i7 %empty_102 to i8" [BlockMatrix_design.cpp:34]   --->   Operation 48 'zext' 'zext_ln34_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_4)   --->   "%tmp_7 = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 383, i32 256)" [BlockMatrix_design.cpp:34]   --->   Operation 49 'partselect' 'tmp_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.87ns)   --->   "%sub_ln34_6 = sub i8 %zext_ln34_9, %zext_ln34_10" [BlockMatrix_design.cpp:34]   --->   Operation 50 'sub' 'sub_ln34_6' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_4)   --->   "%xor_ln34_2 = xor i8 %zext_ln34_9, 127" [BlockMatrix_design.cpp:34]   --->   Operation 51 'xor' 'xor_ln34_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.87ns)   --->   "%sub_ln34_7 = sub i8 %zext_ln34_10, %zext_ln34_9" [BlockMatrix_design.cpp:34]   --->   Operation 52 'sub' 'sub_ln34_7' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34_8)   --->   "%select_ln34_6 = select i1 %icmp_ln34_2, i8 %sub_ln34_6, i8 %sub_ln34_7" [BlockMatrix_design.cpp:34]   --->   Operation 53 'select' 'select_ln34_6' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_4)   --->   "%select_ln34_7 = select i1 %icmp_ln34_2, i128 %tmp_7, i128 %tmp_74_i" [BlockMatrix_design.cpp:34]   --->   Operation 54 'select' 'select_ln34_7' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_4)   --->   "%select_ln34_8 = select i1 %icmp_ln34_2, i8 %xor_ln34_2, i8 %zext_ln34_9" [BlockMatrix_design.cpp:34]   --->   Operation 55 'select' 'select_ln34_8' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln34_8 = sub i8 127, %select_ln34_6" [BlockMatrix_design.cpp:34]   --->   Operation 56 'sub' 'sub_ln34_8' <Predicate = (!icmp_ln32)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_4)   --->   "%zext_ln34_11 = zext i8 %select_ln34_8 to i128" [BlockMatrix_design.cpp:34]   --->   Operation 57 'zext' 'zext_ln34_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln34_4 = lshr i128 %select_ln34_7, %zext_ln34_11" [BlockMatrix_design.cpp:34]   --->   Operation 58 'lshr' 'lshr_ln34_4' <Predicate = (!icmp_ln32)> <Delay = 4.89> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_6)   --->   "%tmp_76_i = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 384, i32 511)" [BlockMatrix_design.cpp:34]   --->   Operation 59 'partselect' 'tmp_76_i' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.48ns)   --->   "%icmp_ln34_3 = icmp ugt i7 %tmp_5, %empty_102" [BlockMatrix_design.cpp:34]   --->   Operation 60 'icmp' 'icmp_ln34_3' <Predicate = (!icmp_ln32)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln34_13 = zext i7 %tmp_5 to i8" [BlockMatrix_design.cpp:34]   --->   Operation 61 'zext' 'zext_ln34_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln34_14 = zext i7 %empty_102 to i8" [BlockMatrix_design.cpp:34]   --->   Operation 62 'zext' 'zext_ln34_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_6)   --->   "%tmp_8 = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %p_read_1, i32 511, i32 384)" [BlockMatrix_design.cpp:34]   --->   Operation 63 'partselect' 'tmp_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.87ns)   --->   "%sub_ln34_9 = sub i8 %zext_ln34_13, %zext_ln34_14" [BlockMatrix_design.cpp:34]   --->   Operation 64 'sub' 'sub_ln34_9' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_6)   --->   "%xor_ln34_3 = xor i8 %zext_ln34_13, 127" [BlockMatrix_design.cpp:34]   --->   Operation 65 'xor' 'xor_ln34_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.87ns)   --->   "%sub_ln34_10 = sub i8 %zext_ln34_14, %zext_ln34_13" [BlockMatrix_design.cpp:34]   --->   Operation 66 'sub' 'sub_ln34_10' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34_11)   --->   "%select_ln34_9 = select i1 %icmp_ln34_3, i8 %sub_ln34_9, i8 %sub_ln34_10" [BlockMatrix_design.cpp:34]   --->   Operation 67 'select' 'select_ln34_9' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_6)   --->   "%select_ln34_10 = select i1 %icmp_ln34_3, i128 %tmp_8, i128 %tmp_76_i" [BlockMatrix_design.cpp:34]   --->   Operation 68 'select' 'select_ln34_10' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_6)   --->   "%select_ln34_11 = select i1 %icmp_ln34_3, i8 %xor_ln34_3, i8 %zext_ln34_13" [BlockMatrix_design.cpp:34]   --->   Operation 69 'select' 'select_ln34_11' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln34_11 = sub i8 127, %select_ln34_9" [BlockMatrix_design.cpp:34]   --->   Operation 70 'sub' 'sub_ln34_11' <Predicate = (!icmp_ln32)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln34_6)   --->   "%zext_ln34_15 = zext i8 %select_ln34_11 to i128" [BlockMatrix_design.cpp:34]   --->   Operation 71 'zext' 'zext_ln34_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln34_6 = lshr i128 %select_ln34_10, %zext_ln34_15" [BlockMatrix_design.cpp:34]   --->   Operation 72 'lshr' 'lshr_ln34_6' <Predicate = (!icmp_ln32)> <Delay = 4.89> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.47>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i5 %tmp to i64" [BlockMatrix_design.cpp:34]   --->   Operation 73 'zext' 'zext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%ABpartial_out_addr = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %zext_ln34" [BlockMatrix_design.cpp:34]   --->   Operation 74 'getelementptr' 'ABpartial_out_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln34 = or i5 %tmp, 1" [BlockMatrix_design.cpp:34]   --->   Operation 75 'or' 'or_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln34)" [BlockMatrix_design.cpp:34]   --->   Operation 76 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%ABpartial_out_addr_1 = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %tmp_1" [BlockMatrix_design.cpp:34]   --->   Operation 77 'getelementptr' 'ABpartial_out_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%zext_ln34_4 = zext i8 %sub_ln34_2 to i128" [BlockMatrix_design.cpp:34]   --->   Operation 78 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%lshr_ln34_1 = lshr i128 -1, %zext_ln34_4" [BlockMatrix_design.cpp:34]   --->   Operation 79 'lshr' 'lshr_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln34 = and i128 %lshr_ln34, %lshr_ln34_1" [BlockMatrix_design.cpp:34]   --->   Operation 80 'and' 'and_ln34' <Predicate = (!icmp_ln32)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i128 %and_ln34 to i32" [BlockMatrix_design.cpp:34]   --->   Operation 81 'trunc' 'trunc_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.32ns)   --->   "store i32 %trunc_ln34_1, i32* %ABpartial_out_addr, align 4" [BlockMatrix_design.cpp:34]   --->   Operation 82 'store' <Predicate = (!icmp_ln32)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_1)   --->   "%zext_ln34_8 = zext i8 %sub_ln34_5 to i128" [BlockMatrix_design.cpp:34]   --->   Operation 83 'zext' 'zext_ln34_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_1)   --->   "%lshr_ln34_3 = lshr i128 -1, %zext_ln34_8" [BlockMatrix_design.cpp:34]   --->   Operation 84 'lshr' 'lshr_ln34_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln34_1 = and i128 %lshr_ln34_2, %lshr_ln34_3" [BlockMatrix_design.cpp:34]   --->   Operation 85 'and' 'and_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i128 %and_ln34_1 to i32" [BlockMatrix_design.cpp:34]   --->   Operation 86 'trunc' 'trunc_ln34_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (2.32ns)   --->   "store i32 %trunc_ln34_2, i32* %ABpartial_out_addr_1, align 4" [BlockMatrix_design.cpp:34]   --->   Operation 87 'store' <Predicate = (!icmp_ln32)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_2)   --->   "%zext_ln34_12 = zext i8 %sub_ln34_8 to i128" [BlockMatrix_design.cpp:34]   --->   Operation 88 'zext' 'zext_ln34_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_2)   --->   "%lshr_ln34_5 = lshr i128 -1, %zext_ln34_12" [BlockMatrix_design.cpp:34]   --->   Operation 89 'lshr' 'lshr_ln34_5' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln34_2 = and i128 %lshr_ln34_4, %lshr_ln34_5" [BlockMatrix_design.cpp:34]   --->   Operation 90 'and' 'and_ln34_2' <Predicate = (!icmp_ln32)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i128 %and_ln34_2 to i32" [BlockMatrix_design.cpp:34]   --->   Operation 91 'trunc' 'trunc_ln34_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_3)   --->   "%zext_ln34_16 = zext i8 %sub_ln34_11 to i128" [BlockMatrix_design.cpp:34]   --->   Operation 92 'zext' 'zext_ln34_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln34_3)   --->   "%lshr_ln34_7 = lshr i128 -1, %zext_ln34_16" [BlockMatrix_design.cpp:34]   --->   Operation 93 'lshr' 'lshr_ln34_7' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln34_3 = and i128 %lshr_ln34_6, %lshr_ln34_7" [BlockMatrix_design.cpp:34]   --->   Operation 94 'and' 'and_ln34_3' <Predicate = (!icmp_ln32)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i128 %and_ln34_3 to i32" [BlockMatrix_design.cpp:34]   --->   Operation 95 'trunc' 'trunc_ln34_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [BlockMatrix_design.cpp:32]   --->   Operation 96 'specloopname' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_69_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [BlockMatrix_design.cpp:32]   --->   Operation 97 'specregionbegin' 'tmp_69_i' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [BlockMatrix_design.cpp:33]   --->   Operation 98 'specpipeline' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln34_1 = or i5 %tmp, 2" [BlockMatrix_design.cpp:34]   --->   Operation 99 'or' 'or_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln34_1)" [BlockMatrix_design.cpp:34]   --->   Operation 100 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%ABpartial_out_addr_2 = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %tmp_2" [BlockMatrix_design.cpp:34]   --->   Operation 101 'getelementptr' 'ABpartial_out_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln34_2 = or i5 %tmp, 3" [BlockMatrix_design.cpp:34]   --->   Operation 102 'or' 'or_ln34_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln34_2)" [BlockMatrix_design.cpp:34]   --->   Operation 103 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%ABpartial_out_addr_3 = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %tmp_3" [BlockMatrix_design.cpp:34]   --->   Operation 104 'getelementptr' 'ABpartial_out_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.32ns)   --->   "store i32 %trunc_ln34_3, i32* %ABpartial_out_addr_2, align 4" [BlockMatrix_design.cpp:34]   --->   Operation 105 'store' <Predicate = (!icmp_ln32)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 106 [1/1] (2.32ns)   --->   "store i32 %trunc_ln34_4, i32* %ABpartial_out_addr_3, align 4" [BlockMatrix_design.cpp:34]   --->   Operation 106 'store' <Predicate = (!icmp_ln32)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_69_i)" [BlockMatrix_design.cpp:36]   --->   Operation 107 'specregionend' 'empty_103' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader.i" [BlockMatrix_design.cpp:32]   --->   Operation 108 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 109 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ABpartial_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1             (read             ) [ 001110]
br_ln0               (br               ) [ 011110]
i3_0_i               (phi              ) [ 001000]
icmp_ln32            (icmp             ) [ 001110]
empty                (speclooptripcount) [ 000000]
i                    (add              ) [ 011110]
br_ln32              (br               ) [ 000000]
tmp                  (bitconcatenate   ) [ 001110]
trunc_ln34           (trunc            ) [ 000000]
empty_101            (trunc            ) [ 000000]
tmp_5                (bitconcatenate   ) [ 000000]
empty_102            (or               ) [ 000000]
icmp_ln34            (icmp             ) [ 000000]
zext_ln34_1          (zext             ) [ 000000]
zext_ln34_2          (zext             ) [ 000000]
tmp_4                (partselect       ) [ 000000]
sub_ln34             (sub              ) [ 000000]
xor_ln34             (xor              ) [ 000000]
sub_ln34_1           (sub              ) [ 000000]
select_ln34          (select           ) [ 000000]
select_ln34_1        (select           ) [ 000000]
select_ln34_2        (select           ) [ 000000]
sub_ln34_2           (sub              ) [ 000100]
zext_ln34_3          (zext             ) [ 000000]
lshr_ln34            (lshr             ) [ 000100]
tmp_72_i             (partselect       ) [ 000000]
icmp_ln34_1          (icmp             ) [ 000000]
zext_ln34_5          (zext             ) [ 000000]
zext_ln34_6          (zext             ) [ 000000]
tmp_6                (partselect       ) [ 000000]
sub_ln34_3           (sub              ) [ 000000]
xor_ln34_1           (xor              ) [ 000000]
sub_ln34_4           (sub              ) [ 000000]
select_ln34_3        (select           ) [ 000000]
select_ln34_4        (select           ) [ 000000]
select_ln34_5        (select           ) [ 000000]
sub_ln34_5           (sub              ) [ 000100]
zext_ln34_7          (zext             ) [ 000000]
lshr_ln34_2          (lshr             ) [ 000100]
tmp_74_i             (partselect       ) [ 000000]
icmp_ln34_2          (icmp             ) [ 000000]
zext_ln34_9          (zext             ) [ 000000]
zext_ln34_10         (zext             ) [ 000000]
tmp_7                (partselect       ) [ 000000]
sub_ln34_6           (sub              ) [ 000000]
xor_ln34_2           (xor              ) [ 000000]
sub_ln34_7           (sub              ) [ 000000]
select_ln34_6        (select           ) [ 000000]
select_ln34_7        (select           ) [ 000000]
select_ln34_8        (select           ) [ 000000]
sub_ln34_8           (sub              ) [ 000100]
zext_ln34_11         (zext             ) [ 000000]
lshr_ln34_4          (lshr             ) [ 000100]
tmp_76_i             (partselect       ) [ 000000]
icmp_ln34_3          (icmp             ) [ 000000]
zext_ln34_13         (zext             ) [ 000000]
zext_ln34_14         (zext             ) [ 000000]
tmp_8                (partselect       ) [ 000000]
sub_ln34_9           (sub              ) [ 000000]
xor_ln34_3           (xor              ) [ 000000]
sub_ln34_10          (sub              ) [ 000000]
select_ln34_9        (select           ) [ 000000]
select_ln34_10       (select           ) [ 000000]
select_ln34_11       (select           ) [ 000000]
sub_ln34_11          (sub              ) [ 000100]
zext_ln34_15         (zext             ) [ 000000]
lshr_ln34_6          (lshr             ) [ 000100]
zext_ln34            (zext             ) [ 000000]
ABpartial_out_addr   (getelementptr    ) [ 000000]
or_ln34              (or               ) [ 000000]
tmp_1                (bitconcatenate   ) [ 000000]
ABpartial_out_addr_1 (getelementptr    ) [ 000000]
zext_ln34_4          (zext             ) [ 000000]
lshr_ln34_1          (lshr             ) [ 000000]
and_ln34             (and              ) [ 000000]
trunc_ln34_1         (trunc            ) [ 000000]
store_ln34           (store            ) [ 000000]
zext_ln34_8          (zext             ) [ 000000]
lshr_ln34_3          (lshr             ) [ 000000]
and_ln34_1           (and              ) [ 000000]
trunc_ln34_2         (trunc            ) [ 000000]
store_ln34           (store            ) [ 000000]
zext_ln34_12         (zext             ) [ 000000]
lshr_ln34_5          (lshr             ) [ 000000]
and_ln34_2           (and              ) [ 000000]
trunc_ln34_3         (trunc            ) [ 001010]
zext_ln34_16         (zext             ) [ 000000]
lshr_ln34_7          (lshr             ) [ 000000]
and_ln34_3           (and              ) [ 000000]
trunc_ln34_4         (trunc            ) [ 001010]
specloopname_ln32    (specloopname     ) [ 000000]
tmp_69_i             (specregionbegin  ) [ 000000]
specpipeline_ln33    (specpipeline     ) [ 000000]
or_ln34_1            (or               ) [ 000000]
tmp_2                (bitconcatenate   ) [ 000000]
ABpartial_out_addr_2 (getelementptr    ) [ 000000]
or_ln34_2            (or               ) [ 000000]
tmp_3                (bitconcatenate   ) [ 000000]
ABpartial_out_addr_3 (getelementptr    ) [ 000000]
store_ln34           (store            ) [ 000000]
store_ln34           (store            ) [ 000000]
empty_103            (specregionend    ) [ 000000]
br_ln32              (br               ) [ 011110]
ret_ln0              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ABpartial_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ABpartial_out"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="512" slack="0"/>
<pin id="78" dir="0" index="1" bw="512" slack="0"/>
<pin id="79" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ABpartial_out_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ABpartial_out_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="ABpartial_out_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="64" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ABpartial_out_addr_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="4" slack="0"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 store_ln34/3 store_ln34/4 store_ln34/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="ABpartial_out_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="64" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ABpartial_out_addr_2/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ABpartial_out_addr_3_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ABpartial_out_addr_3/4 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i3_0_i_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="1"/>
<pin id="125" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i3_0_i (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="i3_0_i_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0_i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln32_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln34_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="512" slack="1"/>
<pin id="156" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="empty_101_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_101/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_5_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="empty_102_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="0"/>
<pin id="172" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_102/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln34_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln34_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln34_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_4_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="128" slack="0"/>
<pin id="191" dir="0" index="1" bw="512" slack="1"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="0" index="3" bw="1" slack="0"/>
<pin id="194" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sub_ln34_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xor_ln34_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln34_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln34_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln34_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="128" slack="0"/>
<pin id="227" dir="0" index="2" bw="128" slack="0"/>
<pin id="228" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln34_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sub_ln34_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln34_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="lshr_ln34_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="128" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln34/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_72_i_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="128" slack="0"/>
<pin id="258" dir="0" index="1" bw="512" slack="1"/>
<pin id="259" dir="0" index="2" bw="9" slack="0"/>
<pin id="260" dir="0" index="3" bw="9" slack="0"/>
<pin id="261" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_72_i/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln34_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln34_5_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_5/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln34_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_6/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="128" slack="0"/>
<pin id="281" dir="0" index="1" bw="512" slack="1"/>
<pin id="282" dir="0" index="2" bw="9" slack="0"/>
<pin id="283" dir="0" index="3" bw="9" slack="0"/>
<pin id="284" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sub_ln34_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_3/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="xor_ln34_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln34_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="7" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_4/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln34_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln34_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="128" slack="0"/>
<pin id="317" dir="0" index="2" bw="128" slack="0"/>
<pin id="318" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_4/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln34_5_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_5/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sub_ln34_5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_5/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln34_7_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_7/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="lshr_ln34_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="128" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln34_2/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_74_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="128" slack="0"/>
<pin id="348" dir="0" index="1" bw="512" slack="1"/>
<pin id="349" dir="0" index="2" bw="10" slack="0"/>
<pin id="350" dir="0" index="3" bw="10" slack="0"/>
<pin id="351" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74_i/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln34_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_2/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln34_9_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_9/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln34_10_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_10/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="128" slack="0"/>
<pin id="371" dir="0" index="1" bw="512" slack="1"/>
<pin id="372" dir="0" index="2" bw="10" slack="0"/>
<pin id="373" dir="0" index="3" bw="10" slack="0"/>
<pin id="374" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sub_ln34_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="7" slack="0"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_6/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln34_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34_2/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln34_7_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_7/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln34_6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="0" index="2" bw="8" slack="0"/>
<pin id="400" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_6/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln34_7_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="128" slack="0"/>
<pin id="407" dir="0" index="2" bw="128" slack="0"/>
<pin id="408" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_7/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln34_8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="0" index="2" bw="8" slack="0"/>
<pin id="416" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_8/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sub_ln34_8_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_8/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln34_11_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_11/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="lshr_ln34_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="128" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln34_4/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_76_i_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="128" slack="0"/>
<pin id="438" dir="0" index="1" bw="512" slack="1"/>
<pin id="439" dir="0" index="2" bw="10" slack="0"/>
<pin id="440" dir="0" index="3" bw="10" slack="0"/>
<pin id="441" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76_i/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln34_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="7" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_3/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln34_13_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_13/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln34_14_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_14/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_8_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="128" slack="0"/>
<pin id="461" dir="0" index="1" bw="512" slack="1"/>
<pin id="462" dir="0" index="2" bw="10" slack="0"/>
<pin id="463" dir="0" index="3" bw="10" slack="0"/>
<pin id="464" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sub_ln34_9_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="0" index="1" bw="7" slack="0"/>
<pin id="471" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_9/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln34_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34_3/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sub_ln34_10_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="0" index="1" bw="7" slack="0"/>
<pin id="483" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_10/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln34_9_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="0" index="2" bw="8" slack="0"/>
<pin id="490" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_9/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln34_10_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="128" slack="0"/>
<pin id="497" dir="0" index="2" bw="128" slack="0"/>
<pin id="498" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_10/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln34_11_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="0" index="2" bw="8" slack="0"/>
<pin id="506" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_11/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln34_11_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_11/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln34_15_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_15/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="lshr_ln34_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="128" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln34_6/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln34_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln34_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="1"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="5" slack="0"/>
<pin id="539" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln34_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="lshr_ln34_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln34_1/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln34_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="128" slack="1"/>
<pin id="555" dir="0" index="1" bw="128" slack="0"/>
<pin id="556" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln34_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="128" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln34_8_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="1"/>
<pin id="565" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_8/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="lshr_ln34_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln34_3/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln34_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="128" slack="1"/>
<pin id="574" dir="0" index="1" bw="128" slack="0"/>
<pin id="575" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_1/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln34_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="128" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_2/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln34_12_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="1"/>
<pin id="584" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_12/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="lshr_ln34_5_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln34_5/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="and_ln34_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="128" slack="1"/>
<pin id="593" dir="0" index="1" bw="128" slack="0"/>
<pin id="594" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_2/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln34_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="128" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_3/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln34_16_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="1"/>
<pin id="602" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_16/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="lshr_ln34_7_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="0"/>
<pin id="606" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln34_7/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="and_ln34_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="128" slack="1"/>
<pin id="611" dir="0" index="1" bw="128" slack="0"/>
<pin id="612" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_3/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln34_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="128" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_4/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="or_ln34_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="2"/>
<pin id="620" dir="0" index="1" bw="5" slack="0"/>
<pin id="621" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_1/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="5" slack="0"/>
<pin id="627" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="or_ln34_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="2"/>
<pin id="634" dir="0" index="1" bw="5" slack="0"/>
<pin id="635" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_2/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="646" class="1005" name="p_read_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="512" slack="1"/>
<pin id="648" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln32_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="662" class="1005" name="i_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="0"/>
<pin id="664" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="1"/>
<pin id="669" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="675" class="1005" name="sub_ln34_2_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34_2 "/>
</bind>
</comp>

<comp id="680" class="1005" name="lshr_ln34_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="128" slack="1"/>
<pin id="682" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln34 "/>
</bind>
</comp>

<comp id="685" class="1005" name="sub_ln34_5_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="1"/>
<pin id="687" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34_5 "/>
</bind>
</comp>

<comp id="690" class="1005" name="lshr_ln34_2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="128" slack="1"/>
<pin id="692" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln34_2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="sub_ln34_8_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34_8 "/>
</bind>
</comp>

<comp id="700" class="1005" name="lshr_ln34_4_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="128" slack="1"/>
<pin id="702" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln34_4 "/>
</bind>
</comp>

<comp id="705" class="1005" name="sub_ln34_11_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34_11 "/>
</bind>
</comp>

<comp id="710" class="1005" name="lshr_ln34_6_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="128" slack="1"/>
<pin id="712" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln34_6 "/>
</bind>
</comp>

<comp id="715" class="1005" name="trunc_ln34_3_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_3 "/>
</bind>
</comp>

<comp id="720" class="1005" name="trunc_ln34_4_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="82" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="89" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="107" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="122"><net_src comp="114" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="127" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="127" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="127" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="160"><net_src comp="127" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="161" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="161" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="169" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="181" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="185" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="181" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="185" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="181" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="175" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="198" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="175" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="189" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="154" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="175" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="204" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="181" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="216" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="232" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="224" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="161" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="169" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="161" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="169" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="292"><net_src comp="271" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="275" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="271" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="275" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="271" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="265" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="288" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="300" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="265" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="279" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="256" pin="4"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="265" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="294" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="271" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="306" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="322" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="314" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="161" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="169" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="161" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="169" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="377"><net_src comp="38" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="382"><net_src comp="361" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="365" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="361" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="365" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="361" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="355" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="378" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="355" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="369" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="346" pin="4"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="355" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="384" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="361" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="32" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="396" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="412" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="404" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="26" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="42" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="444"><net_src comp="44" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="449"><net_src comp="161" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="169" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="161" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="169" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="44" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="472"><net_src comp="451" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="455" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="451" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="32" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="455" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="451" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="445" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="468" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="445" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="459" pin="4"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="436" pin="4"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="445" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="474" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="451" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="32" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="486" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="502" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="494" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="534"><net_src comp="48" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="50" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="52" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="530" pin="2"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="535" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="570"><net_src comp="54" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="572" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="589"><net_src comp="54" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="607"><net_src comp="54" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="609" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="70" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="50" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="52" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="618" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="631"><net_src comp="623" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="636"><net_src comp="72" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="50" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="52" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="632" pin="2"/><net_sink comp="637" pin=2"/></net>

<net id="645"><net_src comp="637" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="649"><net_src comp="76" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="656"><net_src comp="646" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="657"><net_src comp="646" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="661"><net_src comp="134" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="140" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="670"><net_src comp="146" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="674"><net_src comp="667" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="678"><net_src comp="240" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="683"><net_src comp="250" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="688"><net_src comp="330" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="693"><net_src comp="340" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="698"><net_src comp="420" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="703"><net_src comp="430" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="708"><net_src comp="510" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="713"><net_src comp="520" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="718"><net_src comp="596" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="723"><net_src comp="614" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="96" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ABpartial_out | {3 4 }
 - Input state : 
	Port: Loop_writeoutput_pro : p_read | {1 }
	Port: Loop_writeoutput_pro : ABpartial_out | {}
  - Chain level:
	State 1
	State 2
		icmp_ln32 : 1
		i : 1
		br_ln32 : 2
		tmp : 1
		empty_101 : 1
		tmp_5 : 2
		empty_102 : 3
		icmp_ln34 : 3
		zext_ln34_1 : 3
		zext_ln34_2 : 3
		sub_ln34 : 4
		xor_ln34 : 4
		sub_ln34_1 : 4
		select_ln34 : 5
		select_ln34_1 : 4
		select_ln34_2 : 4
		sub_ln34_2 : 6
		zext_ln34_3 : 5
		lshr_ln34 : 6
		icmp_ln34_1 : 3
		zext_ln34_5 : 3
		zext_ln34_6 : 3
		sub_ln34_3 : 4
		xor_ln34_1 : 4
		sub_ln34_4 : 4
		select_ln34_3 : 5
		select_ln34_4 : 4
		select_ln34_5 : 4
		sub_ln34_5 : 6
		zext_ln34_7 : 5
		lshr_ln34_2 : 6
		icmp_ln34_2 : 3
		zext_ln34_9 : 3
		zext_ln34_10 : 3
		sub_ln34_6 : 4
		xor_ln34_2 : 4
		sub_ln34_7 : 4
		select_ln34_6 : 5
		select_ln34_7 : 4
		select_ln34_8 : 4
		sub_ln34_8 : 6
		zext_ln34_11 : 5
		lshr_ln34_4 : 6
		icmp_ln34_3 : 3
		zext_ln34_13 : 3
		zext_ln34_14 : 3
		sub_ln34_9 : 4
		xor_ln34_3 : 4
		sub_ln34_10 : 4
		select_ln34_9 : 5
		select_ln34_10 : 4
		select_ln34_11 : 4
		sub_ln34_11 : 6
		zext_ln34_15 : 5
		lshr_ln34_6 : 6
	State 3
		ABpartial_out_addr : 1
		ABpartial_out_addr_1 : 1
		lshr_ln34_1 : 1
		and_ln34 : 2
		trunc_ln34_1 : 2
		store_ln34 : 3
		lshr_ln34_3 : 1
		and_ln34_1 : 2
		trunc_ln34_2 : 2
		store_ln34 : 3
		lshr_ln34_5 : 1
		and_ln34_2 : 2
		trunc_ln34_3 : 2
		lshr_ln34_7 : 1
		and_ln34_3 : 2
		trunc_ln34_4 : 2
	State 4
		ABpartial_out_addr_2 : 1
		ABpartial_out_addr_3 : 1
		store_ln34 : 2
		store_ln34 : 2
		empty_103 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    lshr_ln34_fu_250   |    0    |   423   |
|          |   lshr_ln34_2_fu_340  |    0    |   423   |
|          |   lshr_ln34_4_fu_430  |    0    |   423   |
|   lshr   |   lshr_ln34_6_fu_520  |    0    |   423   |
|          |   lshr_ln34_1_fu_547  |    0    |    19   |
|          |   lshr_ln34_3_fu_566  |    0    |    19   |
|          |   lshr_ln34_5_fu_585  |    0    |    19   |
|          |   lshr_ln34_7_fu_603  |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |   select_ln34_fu_216  |    0    |    8    |
|          |  select_ln34_1_fu_224 |    0    |   128   |
|          |  select_ln34_2_fu_232 |    0    |    8    |
|          |  select_ln34_3_fu_306 |    0    |    8    |
|          |  select_ln34_4_fu_314 |    0    |   128   |
|  select  |  select_ln34_5_fu_322 |    0    |    8    |
|          |  select_ln34_6_fu_396 |    0    |    8    |
|          |  select_ln34_7_fu_404 |    0    |   128   |
|          |  select_ln34_8_fu_412 |    0    |    8    |
|          |  select_ln34_9_fu_486 |    0    |    8    |
|          | select_ln34_10_fu_494 |    0    |   128   |
|          | select_ln34_11_fu_502 |    0    |    8    |
|----------|-----------------------|---------|---------|
|          |    and_ln34_fu_553    |    0    |   128   |
|    and   |   and_ln34_1_fu_572   |    0    |   128   |
|          |   and_ln34_2_fu_591   |    0    |   128   |
|          |   and_ln34_3_fu_609   |    0    |   128   |
|----------|-----------------------|---------|---------|
|          |    sub_ln34_fu_198    |    0    |    15   |
|          |   sub_ln34_1_fu_210   |    0    |    15   |
|          |   sub_ln34_2_fu_240   |    0    |    15   |
|          |   sub_ln34_3_fu_288   |    0    |    15   |
|          |   sub_ln34_4_fu_300   |    0    |    15   |
|    sub   |   sub_ln34_5_fu_330   |    0    |    15   |
|          |   sub_ln34_6_fu_378   |    0    |    15   |
|          |   sub_ln34_7_fu_390   |    0    |    15   |
|          |   sub_ln34_8_fu_420   |    0    |    15   |
|          |   sub_ln34_9_fu_468   |    0    |    15   |
|          |   sub_ln34_10_fu_480  |    0    |    15   |
|          |   sub_ln34_11_fu_510  |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln32_fu_134   |    0    |    9    |
|          |    icmp_ln34_fu_175   |    0    |    11   |
|   icmp   |   icmp_ln34_1_fu_265  |    0    |    11   |
|          |   icmp_ln34_2_fu_355  |    0    |    11   |
|          |   icmp_ln34_3_fu_445  |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |    xor_ln34_fu_204    |    0    |    8    |
|    xor   |   xor_ln34_1_fu_294   |    0    |    8    |
|          |   xor_ln34_2_fu_384   |    0    |    8    |
|          |   xor_ln34_3_fu_474   |    0    |    8    |
|----------|-----------------------|---------|---------|
|    add   |        i_fu_140       |    0    |    12   |
|----------|-----------------------|---------|---------|
|   read   |  p_read_1_read_fu_76  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_146      |    0    |    0    |
|          |      tmp_5_fu_161     |    0    |    0    |
|bitconcatenate|      tmp_1_fu_535     |    0    |    0    |
|          |      tmp_2_fu_623     |    0    |    0    |
|          |      tmp_3_fu_637     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln34_fu_154   |    0    |    0    |
|          |    empty_101_fu_157   |    0    |    0    |
|   trunc  |  trunc_ln34_1_fu_558  |    0    |    0    |
|          |  trunc_ln34_2_fu_577  |    0    |    0    |
|          |  trunc_ln34_3_fu_596  |    0    |    0    |
|          |  trunc_ln34_4_fu_614  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    empty_102_fu_169   |    0    |    0    |
|    or    |     or_ln34_fu_530    |    0    |    0    |
|          |    or_ln34_1_fu_618   |    0    |    0    |
|          |    or_ln34_2_fu_632   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln34_1_fu_181  |    0    |    0    |
|          |   zext_ln34_2_fu_185  |    0    |    0    |
|          |   zext_ln34_3_fu_246  |    0    |    0    |
|          |   zext_ln34_5_fu_271  |    0    |    0    |
|          |   zext_ln34_6_fu_275  |    0    |    0    |
|          |   zext_ln34_7_fu_336  |    0    |    0    |
|          |   zext_ln34_9_fu_361  |    0    |    0    |
|          |  zext_ln34_10_fu_365  |    0    |    0    |
|   zext   |  zext_ln34_11_fu_426  |    0    |    0    |
|          |  zext_ln34_13_fu_451  |    0    |    0    |
|          |  zext_ln34_14_fu_455  |    0    |    0    |
|          |  zext_ln34_15_fu_516  |    0    |    0    |
|          |    zext_ln34_fu_526   |    0    |    0    |
|          |   zext_ln34_4_fu_544  |    0    |    0    |
|          |   zext_ln34_8_fu_563  |    0    |    0    |
|          |  zext_ln34_12_fu_582  |    0    |    0    |
|          |  zext_ln34_16_fu_600  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_4_fu_189     |    0    |    0    |
|          |    tmp_72_i_fu_256    |    0    |    0    |
|          |      tmp_6_fu_279     |    0    |    0    |
|partselect|    tmp_74_i_fu_346    |    0    |    0    |
|          |      tmp_7_fu_369     |    0    |    0    |
|          |    tmp_76_i_fu_436    |    0    |    0    |
|          |      tmp_8_fu_459     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   3133  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   i3_0_i_reg_123   |    3   |
|      i_reg_662     |    3   |
|  icmp_ln32_reg_658 |    1   |
| lshr_ln34_2_reg_690|   128  |
| lshr_ln34_4_reg_700|   128  |
| lshr_ln34_6_reg_710|   128  |
|  lshr_ln34_reg_680 |   128  |
|  p_read_1_reg_646  |   512  |
| sub_ln34_11_reg_705|    8   |
| sub_ln34_2_reg_675 |    8   |
| sub_ln34_5_reg_685 |    8   |
| sub_ln34_8_reg_695 |    8   |
|     tmp_reg_667    |    5   |
|trunc_ln34_3_reg_715|   32   |
|trunc_ln34_4_reg_720|   32   |
+--------------------+--------+
|        Total       |  1132  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_96 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_96 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_96 |  p4  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   80   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3133  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |  1132  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |  1132  |  3169  |
+-----------+--------+--------+--------+
