#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 21 20:20:41 2021
# Process ID: 24460
# Current directory: /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado
# Command line: vivado
# Log file: /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/vivado.log
# Journal file: /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6385.457 ; gain = 95.574 ; free physical = 148 ; free virtual = 3160
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/PYNQ-Z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'trig_1'. [/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/PYNQ-Z2_v1.0.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/PYNQ-Z2_v1.0.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'echo_1'. [/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/PYNQ-Z2_v1.0.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/PYNQ-Z2_v1.0.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/PYNQ-Z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6693.898 ; gain = 0.000 ; free physical = 129 ; free virtual = 2807
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 6797.871 ; gain = 382.711 ; free physical = 121 ; free virtual = 2780
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*after*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {us_sensor_0_i/after_echo_count_ff[0]} {us_sensor_0_i/after_echo_count_ff[1]} {us_sensor_0_i/after_echo_count_ff[2]} {us_sensor_0_i/after_echo_count_ff[3]} {us_sensor_0_i/after_echo_count_ff[4]} {us_sensor_0_i/after_echo_count_ff[5]} {us_sensor_0_i/after_echo_count_ff[6]} {us_sensor_0_i/after_echo_count_ff[7]} {us_sensor_0_i/after_echo_count_ff[8]} {us_sensor_0_i/after_echo_count_ff[9]} {us_sensor_0_i/after_echo_count_ff[10]} {us_sensor_0_i/after_echo_count_ff[11]} {us_sensor_0_i/after_echo_count_ff[12]} {us_sensor_0_i/after_echo_count_ff[13]} {us_sensor_0_i/after_echo_count_ff[14]} {us_sensor_0_i/after_echo_count_ff[15]} {us_sensor_0_i/after_echo_count_ff[16]} {us_sensor_0_i/after_echo_count_ff[17]} {us_sensor_0_i/after_echo_count_ff[18]} {us_sensor_0_i/after_echo_count_ff[19]} {us_sensor_0_i/after_echo_count_ff[20]} {us_sensor_0_i/after_echo_count_ff[21]} {us_sensor_0_i/after_echo_count_ff[22]} {us_sensor_0_i/after_echo_count_ff[23]} {us_sensor_0_i/after_echo_count_ff[24]} {us_sensor_0_i/after_echo_count_ff[25]} {us_sensor_0_i/after_echo_count_ff[26]} {us_sensor_0_i/after_echo_count_ff[27]} {us_sensor_0_i/after_echo_count_ff[28]} {us_sensor_0_i/after_echo_count_ff[29]} {us_sensor_0_i/after_echo_count_ff[30]} {us_sensor_0_i/after_echo_count_ff[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list object_det_OBUF ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6817.820 ; gain = 0.000 ; free physical = 171 ; free virtual = 2743
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6819.820 ; gain = 0.000 ; free physical = 148 ; free virtual = 2697
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6827.824 ; gain = 0.000 ; free physical = 137 ; free virtual = 2691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6827.824 ; gain = 0.000 ; free physical = 140 ; free virtual = 2694
[Sun Mar 21 20:23:38 2021] Launched impl_1...
Run output will be captured here: /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/runme.log
