
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.0.0.24.1

// backanno -o ModuloAlarmaTP2_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui ModuloAlarmaTP2_impl_1.udb 
// Netlist created on Wed Nov 17 17:30:38 2021
// Netlist written on Wed Nov 17 17:30:43 2021
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module MainModule ( STATUS_OUT, SIREN_OUT, STATUS_SEND, SERCLK_OUT, RESET_OUT, 
                    SENSOR1_IN, SENSOR2_IN, KB_IN, KB_RECV, CTRL_IN, CTRL_RECV, 
                    CTRL_CLK );
  input  SENSOR1_IN, SENSOR2_IN;
  input  [1:0] KB_IN;
  input  KB_RECV, CTRL_IN, CTRL_RECV, CTRL_CLK;
  output STATUS_OUT, SIREN_OUT, STATUS_SEND, SERCLK_OUT, RESET_OUT;
  wire   \STATE_OUT.serial.n3639 , \STATE_OUT.serial.n1465 , VCC_net, 
         \STATE_OUT.counter_31__N_217[31] , \STATE_OUT.counter_31__N_249[31] , 
         \STATE_OUT.serial.n3636 , \STATE_OUT.counter_31__N_217[30] , 
         \STATE_OUT.serial.n1463 , \STATE_OUT.counter_31__N_217[29] , 
         \STATE_OUT.counter_31__N_249[29] , \STATE_OUT.counter_31__N_249[30] , 
         \STATE_OUT.serial.n3633 , \STATE_OUT.counter_31__N_217[28] , 
         \STATE_OUT.serial.n1461 , \STATE_OUT.counter_31__N_217[27] , 
         \STATE_OUT.counter_31__N_249[27] , \STATE_OUT.counter_31__N_249[28] , 
         \STATE_OUT.serial.n3630 , \STATE_OUT.counter_31__N_217[26] , 
         \STATE_OUT.serial.n1459 , \STATE_OUT.counter_31__N_217[25] , 
         \STATE_OUT.counter_31__N_249[25] , \STATE_OUT.counter_31__N_249[26] , 
         \STATE_OUT.serial.n3627 , \STATE_OUT.counter_31__N_217[24] , 
         \STATE_OUT.serial.n1457 , \STATE_OUT.counter_31__N_217[23] , 
         \STATE_OUT.counter_31__N_249[23] , \STATE_OUT.counter_31__N_249[24] , 
         \STATE_OUT.serial.n3624 , \STATE_OUT.counter_31__N_217[22] , 
         \STATE_OUT.serial.n1455 , \STATE_OUT.counter_31__N_217[21] , 
         \STATE_OUT.counter_31__N_249[21] , \STATE_OUT.counter_31__N_249[22] , 
         \STATE_OUT.serial.n3621 , \STATE_OUT.counter_31__N_217[20] , 
         \STATE_OUT.serial.n1453 , \STATE_OUT.counter_31__N_217[19] , 
         \STATE_OUT.counter_31__N_249[19] , \STATE_OUT.counter_31__N_249[20] , 
         \STATE_OUT.serial.n3618 , \STATE_OUT.counter_31__N_217[18] , 
         \STATE_OUT.serial.n1451 , \STATE_OUT.counter_31__N_217[17] , 
         \STATE_OUT.counter_31__N_249[17] , \STATE_OUT.counter_31__N_249[18] , 
         \STATE_OUT.serial.n3615 , \STATE_OUT.counter_31__N_217[16] , 
         \STATE_OUT.serial.n1449 , \STATE_OUT.counter_31__N_217[15] , 
         \STATE_OUT.counter_31__N_249[15] , \STATE_OUT.counter_31__N_249[16] , 
         \STATE_OUT.serial.n3612 , \STATE_OUT.counter_31__N_217[14] , 
         \STATE_OUT.serial.n1447 , \STATE_OUT.counter_31__N_217[13] , 
         \STATE_OUT.counter_31__N_249[13] , \STATE_OUT.counter_31__N_249[14] , 
         \STATE_OUT.serial.n3597 , \STATE_OUT.counter_31__N_217[4] , 
         \STATE_OUT.serial.n1437 , \STATE_OUT.counter_31__N_217[3] , 
         \STATE_OUT.counter_31__N_249[3] , \STATE_OUT.counter_31__N_249[4] , 
         \STATE_OUT.serial.n1439 , \STATE_OUT.serial.n3603 , 
         \STATE_OUT.counter_31__N_217[8] , \STATE_OUT.serial.n1441 , 
         \STATE_OUT.counter_31__N_217[7] , \STATE_OUT.counter_31__N_249[7] , 
         \STATE_OUT.counter_31__N_249[8] , \STATE_OUT.serial.n1443 , 
         \STATE_OUT.serial.n3588 , \STATE_OUT.counter_31__N_217[0] , 
         \STATE_OUT.counter_31__N_279[0] , \STATE_OUT.serial.n1435 , 
         \STATE_OUT.serial.n3591 , \STATE_OUT.counter_31__N_217[2] , 
         \STATE_OUT.counter_31__N_217[1] , \STATE_OUT.counter_31__N_279[1] , 
         \STATE_OUT.counter_31__N_249[2] , \STATE_OUT.serial.n3609 , 
         \STATE_OUT.counter_31__N_217[12] , \STATE_OUT.serial.n1445 , 
         \STATE_OUT.counter_31__N_217[11] , \STATE_OUT.counter_31__N_249[11] , 
         \STATE_OUT.counter_31__N_249[12] , \STATE_OUT.serial.n3600 , 
         \STATE_OUT.counter_31__N_217[6] , \STATE_OUT.counter_31__N_217[5] , 
         \STATE_OUT.counter_31__N_249[5] , \STATE_OUT.counter_31__N_249[6] , 
         \STATE_OUT.serial.n3606 , \STATE_OUT.counter_31__N_217[10] , 
         \STATE_OUT.counter_31__N_217[9] , \STATE_OUT.counter_31__N_249[9] , 
         \STATE_OUT.counter_31__N_249[10] , \mainTimer.n3540 , 
         \mainTimer.n1484 , \mainTimer.clkCont[17] , 
         \mainTimer.clkCont_17__N_131[17] , \mainTimer.n3525 , 
         \mainTimer.clkCont[16] , \mainTimer.n1482 , \mainTimer.clkCont[15] , 
         \mainTimer.clkCont_17__N_131[15] , \mainTimer.clkCont_17__N_131[16] , 
         \mainTimer.n3456 , \mainTimer.clkCont[14] , \mainTimer.n1480 , 
         \mainTimer.clkCont[13] , \mainTimer.clkCont_17__N_131[13] , 
         \mainTimer.clkCont_17__N_131[14] , \mainTimer.n3429 , 
         \mainTimer.clkCont[12] , \mainTimer.n3426 , \mainTimer.clkCont[11] , 
         \mainTimer.clkCont_17__N_131[11] , \mainTimer.clkCont_17__N_131[12] , 
         \mainTimer.n3492 , \mainTimer.clkCont[10] , \mainTimer.n3489 , 
         \mainTimer.clkCont[9] , \mainTimer.clkCont_17__N_131[9] , 
         \mainTimer.clkCont_17__N_131[10] , \mainTimer.n3474 , 
         \mainTimer.clkCont[8] , \mainTimer.n3471 , \mainTimer.clkCont[7] , 
         \mainTimer.clkCont_17__N_131[7] , \mainTimer.clkCont_17__N_131[8] , 
         \mainTimer.n3510 , \mainTimer.clkCont[6] , \mainTimer.n3507 , 
         \mainTimer.clkCont[5] , \mainTimer.clkCont_17__N_131[5] , 
         \mainTimer.clkCont_17__N_131[6] , \mainTimer.n3552 , 
         \mainTimer.clkCont[4] , \mainTimer.n3549 , \mainTimer.clkCont[3] , 
         \mainTimer.clkCont_17__N_131[3] , \mainTimer.clkCont_17__N_131[4] , 
         \mainTimer.n3570 , \mainTimer.clkCont[2] , \mainTimer.n3567 , 
         \mainTimer.clkCont[1] , \mainTimer.clkCont_17__N_131[1] , 
         \mainTimer.clkCont_17__N_131[2] , \mainTimer.n3414 , 
         \mainTimer.clkCont[0] , \mainTimer.clkCont_17__N_131[0] , 
         \STATE_OUT.n21[1] , \STATE_OUT.n21[0] , \STATE_OUT.cont[1] , 
         \STATE_OUT.cont[0] , \STATE_OUT.waiting , 
         \STATE_OUT.state_send_N_163 , SERCLK_OUT_c, \STATE_OUT.n21[3] , 
         \STATE_OUT.n21[2] , \STATE_OUT.cont[3] , \STATE_OUT.n1417 , 
         \STATE_OUT.cont[2] , \STATE_OUT.serial.aux_3__N_212[2]$n2 , 
         \STATE_OUT.serial.aux_3__N_212[0]$n0 , SENSOR1_IN_c, 
         \STATE_OUT.counter[2] , \STATE_OUT.serial.aux[2] , \STATE_OUT.n1975 , 
         \STATE_OUT.serial.aux[0] , \state[1] , \state[0] , n63, 
         \STATE_OUT.counter_31__N_180[1] , \STATE_OUT.counter_31__N_180[0] , 
         \STATE_OUT.init , \STATE_OUT.counter[0] , \STATE_OUT.counter[1] , 
         \STATE_OUT.counter_31__N_180[3] , \STATE_OUT.counter_31__N_180[2] , 
         \STATE_OUT.counter[3] , \STATE_OUT.counter_31__N_180[5] , 
         \STATE_OUT.counter_31__N_180[4] , \STATE_OUT.serial.counter[4] , 
         \STATE_OUT.serial.counter[5] , \STATE_OUT.counter_31__N_180[7] , 
         \STATE_OUT.counter_31__N_180[6] , \STATE_OUT.serial.counter[6] , 
         \STATE_OUT.serial.counter[7] , \STATE_OUT.counter_31__N_180[9] , 
         \STATE_OUT.counter_31__N_180[8] , \STATE_OUT.serial.counter[8] , 
         \STATE_OUT.serial.counter[9] , \STATE_OUT.counter_31__N_180[11] , 
         \STATE_OUT.counter_31__N_180[10] , \STATE_OUT.serial.counter[10] , 
         \STATE_OUT.serial.counter[11] , \STATE_OUT.counter_31__N_180[13] , 
         \STATE_OUT.counter_31__N_180[12] , \STATE_OUT.serial.counter[12] , 
         \STATE_OUT.serial.counter[13] , \STATE_OUT.counter_31__N_180[15] , 
         \STATE_OUT.counter_31__N_180[14] , \STATE_OUT.serial.counter[14] , 
         \STATE_OUT.serial.counter[15] , \STATE_OUT.counter_31__N_180[17] , 
         \STATE_OUT.counter_31__N_180[16] , \STATE_OUT.serial.counter[16] , 
         \STATE_OUT.serial.counter[17] , \STATE_OUT.counter_31__N_180[19] , 
         \STATE_OUT.counter_31__N_180[18] , \STATE_OUT.serial.counter[18] , 
         \STATE_OUT.serial.counter[19] , \STATE_OUT.counter_31__N_180[21] , 
         \STATE_OUT.counter_31__N_180[20] , \STATE_OUT.serial.counter[20] , 
         \STATE_OUT.serial.counter[21] , \STATE_OUT.counter_31__N_180[23] , 
         \STATE_OUT.counter_31__N_180[22] , \STATE_OUT.serial.counter[22] , 
         \STATE_OUT.serial.counter[23] , \STATE_OUT.counter_31__N_180[25] , 
         \STATE_OUT.counter_31__N_180[24] , \STATE_OUT.serial.counter[24] , 
         \STATE_OUT.serial.counter[25] , \STATE_OUT.counter_31__N_180[27] , 
         \STATE_OUT.counter_31__N_180[26] , \STATE_OUT.serial.counter[26] , 
         \STATE_OUT.serial.counter[27] , \STATE_OUT.counter_31__N_180[29] , 
         \STATE_OUT.counter_31__N_180[28] , \STATE_OUT.serial.counter[28] , 
         \STATE_OUT.serial.counter[29] , \STATE_OUT.counter_31__N_180[31] , 
         \STATE_OUT.counter_31__N_180[30] , \STATE_OUT.serial.counter[30] , 
         \STATE_OUT.serial.counter[31] , \mainTimer.n318.sig_001.FeedThruLUT , 
         \mainTimer.n318 , \mainTimer.n402 , \mainTimer.clkCont_17__N_65 , 
         \mainTimer.n317 , \mainTimer.n310.sig_002.FeedThruLUT , 
         \mainTimer.n310 , \mainTimer.n401 , \mainTimer.clkCont_17__N_71 , 
         \mainTimer.n309 , \mainTimer.n354.sig_003.FeedThruLUT , 
         \mainTimer.n354 , \mainTimer.n400 , \mainTimer.clkCont_17__N_41 , 
         \mainTimer.n353 , \mainTimer.n358.sig_004.FeedThruLUT , 
         \mainTimer.n358 , \mainTimer.n399 , \mainTimer.clkCont_17__N_44 , 
         \mainTimer.n357 , \mainTimer.n362.sig_005.FeedThruLUT , 
         \mainTimer.n362 , \mainTimer.n398 , \mainTimer.clkCont_17__N_47 , 
         \mainTimer.n361 , \mainTimer.n382.sig_008.FeedThruLUT , 
         \mainTimer.n382 , \mainTimer.n395 , \mainTimer.clkCont_17__N_62 , 
         \mainTimer.n381 , \mainTimer.n322.sig_011.FeedThruLUT , 
         \mainTimer.n322 , \mainTimer.n392 , \mainTimer.clkCont_17__N_68 , 
         \mainTimer.n321 , \mainTimer.n330.sig_013.FeedThruLUT , 
         \mainTimer.n330 , \mainTimer.n390 , \mainTimer.clkCont_17__N_22 , 
         \mainTimer.n329 , \mainTimer.n342.sig_014.FeedThruLUT , 
         \mainTimer.n342 , \mainTimer.n389 , \mainTimer.clkCont_17__N_32 , 
         \mainTimer.n341 , \mainTimer.n334.sig_015.FeedThruLUT , 
         \mainTimer.n334 , \mainTimer.n388 , \mainTimer.clkCont_17__N_26 , 
         \mainTimer.n333 , \mainTimer.n314.sig_016.FeedThruLUT , 
         \mainTimer.n314 , \mainTimer.n387 , \mainTimer.clkCont_17__N_74 , 
         \mainTimer.n313 , \mainTimer.n346.sig_017.FeedThruLUT , 
         \mainTimer.n346 , \mainTimer.n386 , \mainTimer.clkCont_17__N_35 , 
         \mainTimer.n345 , \mainTimer.n377.sig_018.FeedThruLUT , 
         \mainTimer.n377 , \mainTimer.n376 , \mainTimer.clkCont_17__N_113 , 
         \mainTimer.n378 , \mainTimer.n381.sig_019.FeedThruLUT , 
         \mainTimer.n380 , \mainTimer.clkCont_17__N_116 , 
         \mainTimer.n313.sig_020.FeedThruLUT , \mainTimer.n312 , 
         \mainTimer.clkCont_17__N_128 , \mainTimer.n337.sig_021.FeedThruLUT , 
         \mainTimer.n337 , \mainTimer.n336 , \mainTimer.clkCont_17__N_83 , 
         \mainTimer.n338 , \mainTimer.n329.sig_022.FeedThruLUT , 
         \mainTimer.n328 , \mainTimer.clkCont_17__N_77 , \mainTimer.n211 , 
         clkCont_17__N_23, \mainTimer.n3420 , \mainTimer.n326 , 
         \mainTimer.n325 , \mainTimer.clkFinish_N_150 , 
         \mainTimer.n333.sig_024.FeedThruLUT , \mainTimer.n332 , 
         \mainTimer.clkCont_17__N_80 , \mainTimer.n211$n4 , 
         \mainTimer.clkFinish_N_155 , \mainTimer.n341.sig_025.FeedThruLUT , 
         \mainTimer.n340 , \mainTimer.clkCont_17__N_86 , 
         \mainTimer.n317.sig_026.FeedThruLUT , \mainTimer.n316 , 
         \mainTimer.clkCont_17__N_119 , \mainTimer.n345.sig_027.FeedThruLUT , 
         \mainTimer.n344 , \mainTimer.clkCont_17__N_89 , 
         \mainTimer.n373.sig_028.FeedThruLUT , \mainTimer.n373 , 
         \mainTimer.n372 , \mainTimer.clkCont_17__N_110 , \mainTimer.n374 , 
         \mainTimer.n369.sig_029.FeedThruLUT , \mainTimer.n369 , 
         \mainTimer.n368 , \mainTimer.clkCont_17__N_107 , \mainTimer.n370 , 
         \mainTimer.n365.sig_030.FeedThruLUT , \mainTimer.n365 , 
         \mainTimer.n364 , \mainTimer.clkCont_17__N_104 , \mainTimer.n366 , 
         \mainTimer.n361.sig_031.FeedThruLUT , \mainTimer.n360 , 
         \mainTimer.clkCont_17__N_101 , \mainTimer.n357.sig_032.FeedThruLUT , 
         \mainTimer.n356 , \mainTimer.clkCont_17__N_98 , 
         \mainTimer.n309.sig_033.FeedThruLUT , \mainTimer.n308 , 
         \mainTimer.clkCont_17__N_125 , \mainTimer.n353.sig_034.FeedThruLUT , 
         \mainTimer.n352 , \mainTimer.clkCont_17__N_95 , 
         \mainTimer.n349.sig_035.FeedThruLUT , \mainTimer.n349 , 
         \mainTimer.n348 , \mainTimer.clkCont_17__N_92 , \mainTimer.n350 , 
         \mainTimer.n350.sig_036.FeedThruLUT , \mainTimer.n403 , 
         \mainTimer.clkCont_17__N_38 , TIME_OUT, SENSOR2_IN_c, n13, 
         \mainTimer.n338.sig_012.FeedThruLUT , \mainTimer.n391 , 
         \mainTimer.clkCont_17__N_29 , \mainTimer.n320 , 
         \mainTimer.n378.sig_010.FeedThruLUT , \mainTimer.n393 , 
         \mainTimer.clkCont_17__N_59 , \mainTimer.n374.sig_009.FeedThruLUT , 
         \mainTimer.n394 , \mainTimer.clkCont_17__N_56 , 
         \mainTimer.n370.sig_007.FeedThruLUT , \mainTimer.n396 , 
         \mainTimer.clkCont_17__N_53 , \mainTimer.n366.sig_006.FeedThruLUT , 
         \mainTimer.n397 , \mainTimer.clkCont_17__N_50 , 
         \mainTimer.clkFinish_N_157 , \aux[1] , \aux_3__N_212[1] , 
         \STATE_OUT.serial.n35 , \STATE_OUT.serial.n32 , 
         \STATE_OUT.serial.n31 , \STATE_OUT.serial.n38 , 
         \STATE_OUT.serial.n10 , \STATE_OUT.serial.n14 , 
         \STATE_OUT.serial.n295 , \STATE_OUT.serial.n34 , 
         \STATE_OUT.serial.n33 , \STATE_OUT.serial.n6 , 
         \STATE_OUT.serial.n2206 , \STATE_OUT.serial.n299 , 
         \STATE_OUT.serial.aux_3__N_212[3] , 
         \STATE_OUT.serial.aux_3__N_212[2] , \STATE_OUT.serial.aux[3] , 
         \STATE_OUT.serial.n2918 , \STATE_OUT.serial.aux_3__N_212[3]$n3 , 
         \mainTimer.n14 , \mainTimer.n1945 , \mainTimer.n13 , \mainTimer.n16 , 
         \mainTimer.n17 , \mainTimer.n321.sig_023.FeedThruLUT , 
         \mainTimer.clkCont_17__N_122 , \STATE_OUT.serial.status_out_N_286 , 
         \STATE_OUT.serial.aux_3__N_212[0] , STATUS_OUT_c, \STATE_OUT.n407 , 
         STATUS_SEND_c, \STATE_OUT.n1235 , GND_net, \aux_3__N_212[1]$n1 , 
         SIREN_OUT_c, \STATE_OUT.n894 , \STATE_OUT.init.sig_000.FeedThruLUT ;

  STATE_OUT_serial_SLICE_0 \STATE_OUT.serial.SLICE_0 ( 
    .D1(\STATE_OUT.serial.n3639 ), .D0(\STATE_OUT.serial.n1465 ), .C0(VCC_net), 
    .B0(\STATE_OUT.counter_31__N_217[31] ), .CIN0(\STATE_OUT.serial.n1465 ), 
    .CIN1(\STATE_OUT.serial.n3639 ), .F0(\STATE_OUT.counter_31__N_249[31] ), 
    .COUT0(\STATE_OUT.serial.n3639 ));
  STATE_OUT_serial_SLICE_1 \STATE_OUT.serial.SLICE_1 ( 
    .D1(\STATE_OUT.serial.n3636 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[30] ), .D0(\STATE_OUT.serial.n1463 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[29] ), 
    .CIN0(\STATE_OUT.serial.n1463 ), .CIN1(\STATE_OUT.serial.n3636 ), 
    .F0(\STATE_OUT.counter_31__N_249[29] ), 
    .F1(\STATE_OUT.counter_31__N_249[30] ), .COUT1(\STATE_OUT.serial.n1465 ), 
    .COUT0(\STATE_OUT.serial.n3636 ));
  STATE_OUT_serial_SLICE_2 \STATE_OUT.serial.SLICE_2 ( 
    .D1(\STATE_OUT.serial.n3633 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[28] ), .D0(\STATE_OUT.serial.n1461 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[27] ), 
    .CIN0(\STATE_OUT.serial.n1461 ), .CIN1(\STATE_OUT.serial.n3633 ), 
    .F0(\STATE_OUT.counter_31__N_249[27] ), 
    .F1(\STATE_OUT.counter_31__N_249[28] ), .COUT1(\STATE_OUT.serial.n1463 ), 
    .COUT0(\STATE_OUT.serial.n3633 ));
  STATE_OUT_serial_SLICE_3 \STATE_OUT.serial.SLICE_3 ( 
    .D1(\STATE_OUT.serial.n3630 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[26] ), .D0(\STATE_OUT.serial.n1459 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[25] ), 
    .CIN0(\STATE_OUT.serial.n1459 ), .CIN1(\STATE_OUT.serial.n3630 ), 
    .F0(\STATE_OUT.counter_31__N_249[25] ), 
    .F1(\STATE_OUT.counter_31__N_249[26] ), .COUT1(\STATE_OUT.serial.n1461 ), 
    .COUT0(\STATE_OUT.serial.n3630 ));
  STATE_OUT_serial_SLICE_4 \STATE_OUT.serial.SLICE_4 ( 
    .D1(\STATE_OUT.serial.n3627 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[24] ), .D0(\STATE_OUT.serial.n1457 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[23] ), 
    .CIN0(\STATE_OUT.serial.n1457 ), .CIN1(\STATE_OUT.serial.n3627 ), 
    .F0(\STATE_OUT.counter_31__N_249[23] ), 
    .F1(\STATE_OUT.counter_31__N_249[24] ), .COUT1(\STATE_OUT.serial.n1459 ), 
    .COUT0(\STATE_OUT.serial.n3627 ));
  STATE_OUT_serial_SLICE_5 \STATE_OUT.serial.SLICE_5 ( 
    .D1(\STATE_OUT.serial.n3624 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[22] ), .D0(\STATE_OUT.serial.n1455 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[21] ), 
    .CIN0(\STATE_OUT.serial.n1455 ), .CIN1(\STATE_OUT.serial.n3624 ), 
    .F0(\STATE_OUT.counter_31__N_249[21] ), 
    .F1(\STATE_OUT.counter_31__N_249[22] ), .COUT1(\STATE_OUT.serial.n1457 ), 
    .COUT0(\STATE_OUT.serial.n3624 ));
  STATE_OUT_serial_SLICE_6 \STATE_OUT.serial.SLICE_6 ( 
    .D1(\STATE_OUT.serial.n3621 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[20] ), .D0(\STATE_OUT.serial.n1453 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[19] ), 
    .CIN0(\STATE_OUT.serial.n1453 ), .CIN1(\STATE_OUT.serial.n3621 ), 
    .F0(\STATE_OUT.counter_31__N_249[19] ), 
    .F1(\STATE_OUT.counter_31__N_249[20] ), .COUT1(\STATE_OUT.serial.n1455 ), 
    .COUT0(\STATE_OUT.serial.n3621 ));
  STATE_OUT_serial_SLICE_7 \STATE_OUT.serial.SLICE_7 ( 
    .D1(\STATE_OUT.serial.n3618 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[18] ), .D0(\STATE_OUT.serial.n1451 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[17] ), 
    .CIN0(\STATE_OUT.serial.n1451 ), .CIN1(\STATE_OUT.serial.n3618 ), 
    .F0(\STATE_OUT.counter_31__N_249[17] ), 
    .F1(\STATE_OUT.counter_31__N_249[18] ), .COUT1(\STATE_OUT.serial.n1453 ), 
    .COUT0(\STATE_OUT.serial.n3618 ));
  STATE_OUT_serial_SLICE_8 \STATE_OUT.serial.SLICE_8 ( 
    .D1(\STATE_OUT.serial.n3615 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[16] ), .D0(\STATE_OUT.serial.n1449 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[15] ), 
    .CIN0(\STATE_OUT.serial.n1449 ), .CIN1(\STATE_OUT.serial.n3615 ), 
    .F0(\STATE_OUT.counter_31__N_249[15] ), 
    .F1(\STATE_OUT.counter_31__N_249[16] ), .COUT1(\STATE_OUT.serial.n1451 ), 
    .COUT0(\STATE_OUT.serial.n3615 ));
  STATE_OUT_serial_SLICE_9 \STATE_OUT.serial.SLICE_9 ( 
    .D1(\STATE_OUT.serial.n3612 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[14] ), .D0(\STATE_OUT.serial.n1447 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[13] ), 
    .CIN0(\STATE_OUT.serial.n1447 ), .CIN1(\STATE_OUT.serial.n3612 ), 
    .F0(\STATE_OUT.counter_31__N_249[13] ), 
    .F1(\STATE_OUT.counter_31__N_249[14] ), .COUT1(\STATE_OUT.serial.n1449 ), 
    .COUT0(\STATE_OUT.serial.n3612 ));
  STATE_OUT_serial_SLICE_10 \STATE_OUT.serial.SLICE_10 ( 
    .D1(\STATE_OUT.serial.n3597 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[4] ), .D0(\STATE_OUT.serial.n1437 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[3] ), 
    .CIN0(\STATE_OUT.serial.n1437 ), .CIN1(\STATE_OUT.serial.n3597 ), 
    .F0(\STATE_OUT.counter_31__N_249[3] ), 
    .F1(\STATE_OUT.counter_31__N_249[4] ), .COUT1(\STATE_OUT.serial.n1439 ), 
    .COUT0(\STATE_OUT.serial.n3597 ));
  STATE_OUT_serial_SLICE_11 \STATE_OUT.serial.SLICE_11 ( 
    .D1(\STATE_OUT.serial.n3603 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[8] ), .D0(\STATE_OUT.serial.n1441 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[7] ), 
    .CIN0(\STATE_OUT.serial.n1441 ), .CIN1(\STATE_OUT.serial.n3603 ), 
    .F0(\STATE_OUT.counter_31__N_249[7] ), 
    .F1(\STATE_OUT.counter_31__N_249[8] ), .COUT1(\STATE_OUT.serial.n1443 ), 
    .COUT0(\STATE_OUT.serial.n3603 ));
  STATE_OUT_serial_SLICE_12 \STATE_OUT.serial.SLICE_12 ( 
    .D1(\STATE_OUT.serial.n3588 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[0] ), .CIN1(\STATE_OUT.serial.n3588 ), 
    .F1(\STATE_OUT.counter_31__N_279[0] ), .COUT1(\STATE_OUT.serial.n1435 ), 
    .COUT0(\STATE_OUT.serial.n3588 ));
  STATE_OUT_serial_SLICE_13 \STATE_OUT.serial.SLICE_13 ( 
    .D1(\STATE_OUT.serial.n3591 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[2] ), .D0(\STATE_OUT.serial.n1435 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[1] ), 
    .CIN0(\STATE_OUT.serial.n1435 ), .CIN1(\STATE_OUT.serial.n3591 ), 
    .F0(\STATE_OUT.counter_31__N_279[1] ), 
    .F1(\STATE_OUT.counter_31__N_249[2] ), .COUT1(\STATE_OUT.serial.n1437 ), 
    .COUT0(\STATE_OUT.serial.n3591 ));
  STATE_OUT_serial_SLICE_14 \STATE_OUT.serial.SLICE_14 ( 
    .D1(\STATE_OUT.serial.n3609 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[12] ), .D0(\STATE_OUT.serial.n1445 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[11] ), 
    .CIN0(\STATE_OUT.serial.n1445 ), .CIN1(\STATE_OUT.serial.n3609 ), 
    .F0(\STATE_OUT.counter_31__N_249[11] ), 
    .F1(\STATE_OUT.counter_31__N_249[12] ), .COUT1(\STATE_OUT.serial.n1447 ), 
    .COUT0(\STATE_OUT.serial.n3609 ));
  STATE_OUT_serial_SLICE_15 \STATE_OUT.serial.SLICE_15 ( 
    .D1(\STATE_OUT.serial.n3600 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[6] ), .D0(\STATE_OUT.serial.n1439 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[5] ), 
    .CIN0(\STATE_OUT.serial.n1439 ), .CIN1(\STATE_OUT.serial.n3600 ), 
    .F0(\STATE_OUT.counter_31__N_249[5] ), 
    .F1(\STATE_OUT.counter_31__N_249[6] ), .COUT1(\STATE_OUT.serial.n1441 ), 
    .COUT0(\STATE_OUT.serial.n3600 ));
  STATE_OUT_serial_SLICE_16 \STATE_OUT.serial.SLICE_16 ( 
    .D1(\STATE_OUT.serial.n3606 ), .C1(VCC_net), 
    .B1(\STATE_OUT.counter_31__N_217[10] ), .D0(\STATE_OUT.serial.n1443 ), 
    .C0(VCC_net), .B0(\STATE_OUT.counter_31__N_217[9] ), 
    .CIN0(\STATE_OUT.serial.n1443 ), .CIN1(\STATE_OUT.serial.n3606 ), 
    .F0(\STATE_OUT.counter_31__N_249[9] ), 
    .F1(\STATE_OUT.counter_31__N_249[10] ), .COUT1(\STATE_OUT.serial.n1445 ), 
    .COUT0(\STATE_OUT.serial.n3606 ));
  mainTimer_SLICE_17 \mainTimer.SLICE_17 ( .D1(\mainTimer.n3540 ), 
    .D0(\mainTimer.n1484 ), .B0(\mainTimer.clkCont[17] ), 
    .CIN0(\mainTimer.n1484 ), .CIN1(\mainTimer.n3540 ), 
    .F0(\mainTimer.clkCont_17__N_131[17] ), .COUT0(\mainTimer.n3540 ));
  mainTimer_SLICE_18 \mainTimer.SLICE_18 ( .D1(\mainTimer.n3525 ), 
    .B1(\mainTimer.clkCont[16] ), .D0(\mainTimer.n1482 ), 
    .B0(\mainTimer.clkCont[15] ), .CIN0(\mainTimer.n1482 ), 
    .CIN1(\mainTimer.n3525 ), .F0(\mainTimer.clkCont_17__N_131[15] ), 
    .F1(\mainTimer.clkCont_17__N_131[16] ), .COUT1(\mainTimer.n1484 ), 
    .COUT0(\mainTimer.n3525 ));
  mainTimer_SLICE_19 \mainTimer.SLICE_19 ( .D1(\mainTimer.n3456 ), 
    .B1(\mainTimer.clkCont[14] ), .D0(\mainTimer.n1480 ), 
    .B0(\mainTimer.clkCont[13] ), .CIN0(\mainTimer.n1480 ), 
    .CIN1(\mainTimer.n3456 ), .F0(\mainTimer.clkCont_17__N_131[13] ), 
    .F1(\mainTimer.clkCont_17__N_131[14] ), .COUT1(\mainTimer.n1482 ), 
    .COUT0(\mainTimer.n3456 ));
  mainTimer_SLICE_20 \mainTimer.SLICE_20 ( .D1(\mainTimer.n3429 ), 
    .B1(\mainTimer.clkCont[12] ), .D0(\mainTimer.n3426 ), 
    .B0(\mainTimer.clkCont[11] ), .CIN0(\mainTimer.n3426 ), 
    .CIN1(\mainTimer.n3429 ), .F0(\mainTimer.clkCont_17__N_131[11] ), 
    .F1(\mainTimer.clkCont_17__N_131[12] ), .COUT1(\mainTimer.n1480 ), 
    .COUT0(\mainTimer.n3429 ));
  mainTimer_SLICE_21 \mainTimer.SLICE_21 ( .D1(\mainTimer.n3492 ), 
    .B1(\mainTimer.clkCont[10] ), .D0(\mainTimer.n3489 ), 
    .B0(\mainTimer.clkCont[9] ), .CIN0(\mainTimer.n3489 ), 
    .CIN1(\mainTimer.n3492 ), .F0(\mainTimer.clkCont_17__N_131[9] ), 
    .F1(\mainTimer.clkCont_17__N_131[10] ), .COUT1(\mainTimer.n3426 ), 
    .COUT0(\mainTimer.n3492 ));
  mainTimer_SLICE_22 \mainTimer.SLICE_22 ( .D1(\mainTimer.n3474 ), 
    .B1(\mainTimer.clkCont[8] ), .D0(\mainTimer.n3471 ), 
    .B0(\mainTimer.clkCont[7] ), .CIN0(\mainTimer.n3471 ), 
    .CIN1(\mainTimer.n3474 ), .F0(\mainTimer.clkCont_17__N_131[7] ), 
    .F1(\mainTimer.clkCont_17__N_131[8] ), .COUT1(\mainTimer.n3489 ), 
    .COUT0(\mainTimer.n3474 ));
  mainTimer_SLICE_23 \mainTimer.SLICE_23 ( .D1(\mainTimer.n3510 ), 
    .B1(\mainTimer.clkCont[6] ), .D0(\mainTimer.n3507 ), 
    .B0(\mainTimer.clkCont[5] ), .CIN0(\mainTimer.n3507 ), 
    .CIN1(\mainTimer.n3510 ), .F0(\mainTimer.clkCont_17__N_131[5] ), 
    .F1(\mainTimer.clkCont_17__N_131[6] ), .COUT1(\mainTimer.n3471 ), 
    .COUT0(\mainTimer.n3510 ));
  mainTimer_SLICE_24 \mainTimer.SLICE_24 ( .D1(\mainTimer.n3552 ), 
    .B1(\mainTimer.clkCont[4] ), .D0(\mainTimer.n3549 ), 
    .B0(\mainTimer.clkCont[3] ), .CIN0(\mainTimer.n3549 ), 
    .CIN1(\mainTimer.n3552 ), .F0(\mainTimer.clkCont_17__N_131[3] ), 
    .F1(\mainTimer.clkCont_17__N_131[4] ), .COUT1(\mainTimer.n3507 ), 
    .COUT0(\mainTimer.n3552 ));
  mainTimer_SLICE_25 \mainTimer.SLICE_25 ( .D1(\mainTimer.n3570 ), 
    .B1(\mainTimer.clkCont[2] ), .D0(\mainTimer.n3567 ), 
    .B0(\mainTimer.clkCont[1] ), .CIN0(\mainTimer.n3567 ), 
    .CIN1(\mainTimer.n3570 ), .F0(\mainTimer.clkCont_17__N_131[1] ), 
    .F1(\mainTimer.clkCont_17__N_131[2] ), .COUT1(\mainTimer.n3549 ), 
    .COUT0(\mainTimer.n3570 ));
  mainTimer_SLICE_26 \mainTimer.SLICE_26 ( .D1(\mainTimer.n3414 ), 
    .C1(VCC_net), .B1(\mainTimer.clkCont[0] ), .CIN1(\mainTimer.n3414 ), 
    .F1(\mainTimer.clkCont_17__N_131[0] ), .COUT1(\mainTimer.n3567 ), 
    .COUT0(\mainTimer.n3414 ));
  STATE_OUT_SLICE_28 \STATE_OUT.SLICE_28 ( .DI1(\STATE_OUT.n21[1] ), 
    .DI0(\STATE_OUT.n21[0] ), .D1(\STATE_OUT.cont[1] ), 
    .C1(\STATE_OUT.cont[0] ), .B1(\STATE_OUT.waiting ), 
    .C0(\STATE_OUT.waiting ), .B0(\STATE_OUT.cont[0] ), 
    .LSR(\STATE_OUT.state_send_N_163 ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.cont[0] ), .Q1(\STATE_OUT.cont[1] ), 
    .F0(\STATE_OUT.n21[0] ), .F1(\STATE_OUT.n21[1] ));
  STATE_OUT_SLICE_30 \STATE_OUT.SLICE_30 ( .DI1(\STATE_OUT.n21[3] ), 
    .DI0(\STATE_OUT.n21[2] ), .D1(\STATE_OUT.cont[3] ), .C1(\STATE_OUT.n1417 ), 
    .B1(\STATE_OUT.cont[2] ), .D0(\STATE_OUT.cont[0] ), 
    .C0(\STATE_OUT.cont[1] ), .B0(\STATE_OUT.waiting ), 
    .A0(\STATE_OUT.cont[2] ), .LSR(\STATE_OUT.state_send_N_163 ), 
    .CLK(SERCLK_OUT_c), .Q0(\STATE_OUT.cont[2] ), .Q1(\STATE_OUT.cont[3] ), 
    .F0(\STATE_OUT.n21[2] ), .F1(\STATE_OUT.n21[3] ));
  STATE_OUT_serial_SLICE_32 \STATE_OUT.serial.SLICE_32 ( 
    .DI1(\STATE_OUT.serial.aux_3__N_212[2]$n2 ), 
    .DI0(\STATE_OUT.serial.aux_3__N_212[0]$n0 ), .D1(SENSOR1_IN_c), 
    .C1(\STATE_OUT.counter[2] ), .B1(\STATE_OUT.serial.aux[2] ), 
    .A1(\STATE_OUT.n1975 ), .D0(\STATE_OUT.serial.aux[0] ), .C0(\state[1] ), 
    .B0(\state[0] ), .A0(n63), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.aux[0] ), .Q1(\STATE_OUT.serial.aux[2] ), 
    .F0(\STATE_OUT.serial.aux_3__N_212[0]$n0 ), 
    .F1(\STATE_OUT.serial.aux_3__N_212[2]$n2 ));
  STATE_OUT_SLICE_33 \STATE_OUT.SLICE_33 ( 
    .DI1(\STATE_OUT.counter_31__N_180[1] ), 
    .DI0(\STATE_OUT.counter_31__N_180[0] ), .D1(\STATE_OUT.init ), 
    .C1(\STATE_OUT.n1975 ), .B1(\STATE_OUT.counter[2] ), 
    .A1(\STATE_OUT.counter_31__N_279[1] ), 
    .D0(\STATE_OUT.counter_31__N_279[0] ), .C0(\STATE_OUT.counter[2] ), 
    .B0(\STATE_OUT.n1975 ), .A0(\STATE_OUT.init ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.counter[0] ), .Q1(\STATE_OUT.counter[1] ), 
    .F0(\STATE_OUT.counter_31__N_180[0] ), 
    .F1(\STATE_OUT.counter_31__N_180[1] ));
  STATE_OUT_SLICE_39 \STATE_OUT.SLICE_39 ( 
    .DI1(\STATE_OUT.counter_31__N_180[3] ), 
    .DI0(\STATE_OUT.counter_31__N_180[2] ), .D1(\STATE_OUT.counter[2] ), 
    .C1(\STATE_OUT.counter_31__N_249[3] ), .B1(\STATE_OUT.init ), 
    .A1(\STATE_OUT.n1975 ), .D0(\STATE_OUT.counter_31__N_249[2] ), 
    .C0(\STATE_OUT.init ), .B0(\STATE_OUT.n1975 ), .A0(\STATE_OUT.counter[2] ), 
    .CLK(SERCLK_OUT_c), .Q0(\STATE_OUT.counter[2] ), 
    .Q1(\STATE_OUT.counter[3] ), .F0(\STATE_OUT.counter_31__N_180[2] ), 
    .F1(\STATE_OUT.counter_31__N_180[3] ));
  STATE_OUT_SLICE_41 \STATE_OUT.SLICE_41 ( 
    .DI1(\STATE_OUT.counter_31__N_180[5] ), 
    .DI0(\STATE_OUT.counter_31__N_180[4] ), 
    .D1(\STATE_OUT.counter_31__N_217[5] ), 
    .C1(\STATE_OUT.counter_31__N_217[2] ), 
    .B1(\STATE_OUT.counter_31__N_249[5] ), .A1(\STATE_OUT.n1975 ), 
    .D0(\STATE_OUT.counter_31__N_217[2] ), 
    .C0(\STATE_OUT.counter_31__N_249[4] ), .B0(\STATE_OUT.n1975 ), 
    .A0(\STATE_OUT.counter_31__N_217[4] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[4] ), .Q1(\STATE_OUT.serial.counter[5] ), 
    .F0(\STATE_OUT.counter_31__N_180[4] ), 
    .F1(\STATE_OUT.counter_31__N_180[5] ));
  STATE_OUT_SLICE_43 \STATE_OUT.SLICE_43 ( 
    .DI1(\STATE_OUT.counter_31__N_180[7] ), 
    .DI0(\STATE_OUT.counter_31__N_180[6] ), .D1(\STATE_OUT.n1975 ), 
    .C1(\STATE_OUT.counter_31__N_217[7] ), 
    .B1(\STATE_OUT.counter_31__N_217[2] ), 
    .A1(\STATE_OUT.counter_31__N_249[7] ), 
    .D0(\STATE_OUT.counter_31__N_249[6] ), .C0(\STATE_OUT.n1975 ), 
    .B0(\STATE_OUT.counter_31__N_217[6] ), 
    .A0(\STATE_OUT.counter_31__N_217[2] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[6] ), .Q1(\STATE_OUT.serial.counter[7] ), 
    .F0(\STATE_OUT.counter_31__N_180[6] ), 
    .F1(\STATE_OUT.counter_31__N_180[7] ));
  STATE_OUT_SLICE_45 \STATE_OUT.SLICE_45 ( 
    .DI1(\STATE_OUT.counter_31__N_180[9] ), 
    .DI0(\STATE_OUT.counter_31__N_180[8] ), 
    .D1(\STATE_OUT.counter_31__N_217[2] ), 
    .C1(\STATE_OUT.counter_31__N_217[9] ), .B1(\STATE_OUT.n1975 ), 
    .A1(\STATE_OUT.counter_31__N_249[9] ), 
    .D0(\STATE_OUT.counter_31__N_249[8] ), .C0(\STATE_OUT.n1975 ), 
    .B0(\STATE_OUT.counter_31__N_217[8] ), 
    .A0(\STATE_OUT.counter_31__N_217[2] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[8] ), .Q1(\STATE_OUT.serial.counter[9] ), 
    .F0(\STATE_OUT.counter_31__N_180[8] ), 
    .F1(\STATE_OUT.counter_31__N_180[9] ));
  STATE_OUT_SLICE_47 \STATE_OUT.SLICE_47 ( 
    .DI1(\STATE_OUT.counter_31__N_180[11] ), 
    .DI0(\STATE_OUT.counter_31__N_180[10] ), 
    .D1(\STATE_OUT.counter_31__N_249[11] ), 
    .C1(\STATE_OUT.counter_31__N_217[2] ), 
    .B1(\STATE_OUT.counter_31__N_217[11] ), .A1(\STATE_OUT.n1975 ), 
    .D0(\STATE_OUT.n1975 ), .C0(\STATE_OUT.counter_31__N_249[10] ), 
    .B0(\STATE_OUT.counter_31__N_217[2] ), 
    .A0(\STATE_OUT.counter_31__N_217[10] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[10] ), .Q1(\STATE_OUT.serial.counter[11] ), 
    .F0(\STATE_OUT.counter_31__N_180[10] ), 
    .F1(\STATE_OUT.counter_31__N_180[11] ));
  STATE_OUT_SLICE_49 \STATE_OUT.SLICE_49 ( 
    .DI1(\STATE_OUT.counter_31__N_180[13] ), 
    .DI0(\STATE_OUT.counter_31__N_180[12] ), 
    .D1(\STATE_OUT.counter_31__N_249[13] ), 
    .C1(\STATE_OUT.counter_31__N_217[2] ), 
    .B1(\STATE_OUT.counter_31__N_217[13] ), .A1(\STATE_OUT.n1975 ), 
    .D0(\STATE_OUT.n1975 ), .C0(\STATE_OUT.counter_31__N_217[12] ), 
    .B0(\STATE_OUT.counter_31__N_217[2] ), 
    .A0(\STATE_OUT.counter_31__N_249[12] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[12] ), .Q1(\STATE_OUT.serial.counter[13] ), 
    .F0(\STATE_OUT.counter_31__N_180[12] ), 
    .F1(\STATE_OUT.counter_31__N_180[13] ));
  STATE_OUT_SLICE_51 \STATE_OUT.SLICE_51 ( 
    .DI1(\STATE_OUT.counter_31__N_180[15] ), 
    .DI0(\STATE_OUT.counter_31__N_180[14] ), 
    .D1(\STATE_OUT.counter_31__N_249[15] ), .C1(\STATE_OUT.n1975 ), 
    .B1(\STATE_OUT.counter_31__N_217[15] ), 
    .A1(\STATE_OUT.counter_31__N_217[2] ), 
    .D0(\STATE_OUT.counter_31__N_217[2] ), 
    .C0(\STATE_OUT.counter_31__N_249[14] ), .B0(\STATE_OUT.n1975 ), 
    .A0(\STATE_OUT.counter_31__N_217[14] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[14] ), .Q1(\STATE_OUT.serial.counter[15] ), 
    .F0(\STATE_OUT.counter_31__N_180[14] ), 
    .F1(\STATE_OUT.counter_31__N_180[15] ));
  STATE_OUT_SLICE_53 \STATE_OUT.SLICE_53 ( 
    .DI1(\STATE_OUT.counter_31__N_180[17] ), 
    .DI0(\STATE_OUT.counter_31__N_180[16] ), .D1(\STATE_OUT.n1975 ), 
    .C1(\STATE_OUT.counter_31__N_217[2] ), 
    .B1(\STATE_OUT.counter_31__N_217[17] ), 
    .A1(\STATE_OUT.counter_31__N_249[17] ), 
    .D0(\STATE_OUT.counter_31__N_217[16] ), 
    .C0(\STATE_OUT.counter_31__N_249[16] ), 
    .B0(\STATE_OUT.counter_31__N_217[2] ), .A0(\STATE_OUT.n1975 ), 
    .CLK(SERCLK_OUT_c), .Q0(\STATE_OUT.serial.counter[16] ), 
    .Q1(\STATE_OUT.serial.counter[17] ), 
    .F0(\STATE_OUT.counter_31__N_180[16] ), 
    .F1(\STATE_OUT.counter_31__N_180[17] ));
  STATE_OUT_SLICE_55 \STATE_OUT.SLICE_55 ( 
    .DI1(\STATE_OUT.counter_31__N_180[19] ), 
    .DI0(\STATE_OUT.counter_31__N_180[18] ), 
    .D1(\STATE_OUT.counter_31__N_249[19] ), 
    .C1(\STATE_OUT.counter_31__N_217[2] ), 
    .B1(\STATE_OUT.counter_31__N_217[19] ), .A1(\STATE_OUT.n1975 ), 
    .D0(\STATE_OUT.n1975 ), .C0(\STATE_OUT.counter_31__N_217[18] ), 
    .B0(\STATE_OUT.counter_31__N_217[2] ), 
    .A0(\STATE_OUT.counter_31__N_249[18] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[18] ), .Q1(\STATE_OUT.serial.counter[19] ), 
    .F0(\STATE_OUT.counter_31__N_180[18] ), 
    .F1(\STATE_OUT.counter_31__N_180[19] ));
  STATE_OUT_SLICE_57 \STATE_OUT.SLICE_57 ( 
    .DI1(\STATE_OUT.counter_31__N_180[21] ), 
    .DI0(\STATE_OUT.counter_31__N_180[20] ), 
    .D1(\STATE_OUT.counter_31__N_217[2] ), .C1(\STATE_OUT.n1975 ), 
    .B1(\STATE_OUT.counter_31__N_249[21] ), 
    .A1(\STATE_OUT.counter_31__N_217[21] ), 
    .D0(\STATE_OUT.counter_31__N_249[20] ), 
    .C0(\STATE_OUT.counter_31__N_217[20] ), .B0(\STATE_OUT.n1975 ), 
    .A0(\STATE_OUT.counter_31__N_217[2] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[20] ), .Q1(\STATE_OUT.serial.counter[21] ), 
    .F0(\STATE_OUT.counter_31__N_180[20] ), 
    .F1(\STATE_OUT.counter_31__N_180[21] ));
  STATE_OUT_SLICE_59 \STATE_OUT.SLICE_59 ( 
    .DI1(\STATE_OUT.counter_31__N_180[23] ), 
    .DI0(\STATE_OUT.counter_31__N_180[22] ), 
    .D1(\STATE_OUT.counter_31__N_217[2] ), 
    .C1(\STATE_OUT.counter_31__N_249[23] ), 
    .B1(\STATE_OUT.counter_31__N_217[23] ), .A1(\STATE_OUT.n1975 ), 
    .D0(\STATE_OUT.n1975 ), .C0(\STATE_OUT.counter_31__N_217[2] ), 
    .B0(\STATE_OUT.counter_31__N_249[22] ), 
    .A0(\STATE_OUT.counter_31__N_217[22] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[22] ), .Q1(\STATE_OUT.serial.counter[23] ), 
    .F0(\STATE_OUT.counter_31__N_180[22] ), 
    .F1(\STATE_OUT.counter_31__N_180[23] ));
  STATE_OUT_SLICE_61 \STATE_OUT.SLICE_61 ( 
    .DI1(\STATE_OUT.counter_31__N_180[25] ), 
    .DI0(\STATE_OUT.counter_31__N_180[24] ), .D1(\STATE_OUT.n1975 ), 
    .C1(\STATE_OUT.counter_31__N_217[25] ), 
    .B1(\STATE_OUT.counter_31__N_217[2] ), 
    .A1(\STATE_OUT.counter_31__N_249[25] ), .D0(\STATE_OUT.n1975 ), 
    .C0(\STATE_OUT.counter_31__N_249[24] ), 
    .B0(\STATE_OUT.counter_31__N_217[24] ), 
    .A0(\STATE_OUT.counter_31__N_217[2] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[24] ), .Q1(\STATE_OUT.serial.counter[25] ), 
    .F0(\STATE_OUT.counter_31__N_180[24] ), 
    .F1(\STATE_OUT.counter_31__N_180[25] ));
  STATE_OUT_SLICE_63 \STATE_OUT.SLICE_63 ( 
    .DI1(\STATE_OUT.counter_31__N_180[27] ), 
    .DI0(\STATE_OUT.counter_31__N_180[26] ), 
    .D1(\STATE_OUT.counter_31__N_249[27] ), 
    .C1(\STATE_OUT.counter_31__N_217[2] ), 
    .B1(\STATE_OUT.counter_31__N_217[27] ), .A1(\STATE_OUT.n1975 ), 
    .D0(\STATE_OUT.n1975 ), .C0(\STATE_OUT.counter_31__N_217[26] ), 
    .B0(\STATE_OUT.counter_31__N_217[2] ), 
    .A0(\STATE_OUT.counter_31__N_249[26] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[26] ), .Q1(\STATE_OUT.serial.counter[27] ), 
    .F0(\STATE_OUT.counter_31__N_180[26] ), 
    .F1(\STATE_OUT.counter_31__N_180[27] ));
  STATE_OUT_SLICE_65 \STATE_OUT.SLICE_65 ( 
    .DI1(\STATE_OUT.counter_31__N_180[29] ), 
    .DI0(\STATE_OUT.counter_31__N_180[28] ), 
    .D1(\STATE_OUT.counter_31__N_249[29] ), 
    .C1(\STATE_OUT.counter_31__N_217[2] ), 
    .B1(\STATE_OUT.counter_31__N_217[29] ), .A1(\STATE_OUT.n1975 ), 
    .D0(\STATE_OUT.n1975 ), .C0(\STATE_OUT.counter_31__N_249[28] ), 
    .B0(\STATE_OUT.counter_31__N_217[2] ), 
    .A0(\STATE_OUT.counter_31__N_217[28] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[28] ), .Q1(\STATE_OUT.serial.counter[29] ), 
    .F0(\STATE_OUT.counter_31__N_180[28] ), 
    .F1(\STATE_OUT.counter_31__N_180[29] ));
  STATE_OUT_SLICE_67 \STATE_OUT.SLICE_67 ( 
    .DI1(\STATE_OUT.counter_31__N_180[31] ), 
    .DI0(\STATE_OUT.counter_31__N_180[30] ), 
    .D1(\STATE_OUT.counter_31__N_217[31] ), .C1(\STATE_OUT.n1975 ), 
    .B1(\STATE_OUT.counter_31__N_217[2] ), 
    .A1(\STATE_OUT.counter_31__N_249[31] ), 
    .D0(\STATE_OUT.counter_31__N_217[30] ), 
    .C0(\STATE_OUT.counter_31__N_217[2] ), .B0(\STATE_OUT.n1975 ), 
    .A0(\STATE_OUT.counter_31__N_249[30] ), .CLK(SERCLK_OUT_c), 
    .Q0(\STATE_OUT.serial.counter[30] ), .Q1(\STATE_OUT.serial.counter[31] ), 
    .F0(\STATE_OUT.counter_31__N_180[30] ), 
    .F1(\STATE_OUT.counter_31__N_180[31] ));
  mainTimer_SLICE_71 \mainTimer.SLICE_71 ( 
    .DI0(\mainTimer.n318.sig_001.FeedThruLUT ), .B0(\mainTimer.n318 ), 
    .CE(\mainTimer.n402 ), .LSR(\mainTimer.clkCont_17__N_65 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n317 ), 
    .F0(\mainTimer.n318.sig_001.FeedThruLUT ));
  mainTimer_SLICE_72 \mainTimer.SLICE_72 ( 
    .DI0(\mainTimer.n310.sig_002.FeedThruLUT ), .B0(\mainTimer.n310 ), 
    .CE(\mainTimer.n401 ), .LSR(\mainTimer.clkCont_17__N_71 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n309 ), 
    .F0(\mainTimer.n310.sig_002.FeedThruLUT ));
  mainTimer_SLICE_73 \mainTimer.SLICE_73 ( 
    .DI0(\mainTimer.n354.sig_003.FeedThruLUT ), .C0(\mainTimer.n354 ), 
    .CE(\mainTimer.n400 ), .LSR(\mainTimer.clkCont_17__N_41 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n353 ), 
    .F0(\mainTimer.n354.sig_003.FeedThruLUT ));
  mainTimer_SLICE_74 \mainTimer.SLICE_74 ( 
    .DI0(\mainTimer.n358.sig_004.FeedThruLUT ), .A0(\mainTimer.n358 ), 
    .CE(\mainTimer.n399 ), .LSR(\mainTimer.clkCont_17__N_44 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n357 ), 
    .F0(\mainTimer.n358.sig_004.FeedThruLUT ));
  mainTimer_SLICE_75 \mainTimer.SLICE_75 ( 
    .DI0(\mainTimer.n362.sig_005.FeedThruLUT ), .C0(\mainTimer.n362 ), 
    .CE(\mainTimer.n398 ), .LSR(\mainTimer.clkCont_17__N_47 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n361 ), 
    .F0(\mainTimer.n362.sig_005.FeedThruLUT ));
  mainTimer_SLICE_78 \mainTimer.SLICE_78 ( 
    .DI0(\mainTimer.n382.sig_008.FeedThruLUT ), .C0(\mainTimer.n382 ), 
    .CE(\mainTimer.n395 ), .LSR(\mainTimer.clkCont_17__N_62 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n381 ), 
    .F0(\mainTimer.n382.sig_008.FeedThruLUT ));
  mainTimer_SLICE_81 \mainTimer.SLICE_81 ( 
    .DI0(\mainTimer.n322.sig_011.FeedThruLUT ), .D0(\mainTimer.n322 ), 
    .CE(\mainTimer.n392 ), .LSR(\mainTimer.clkCont_17__N_68 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n321 ), 
    .F0(\mainTimer.n322.sig_011.FeedThruLUT ));
  mainTimer_SLICE_83 \mainTimer.SLICE_83 ( 
    .DI0(\mainTimer.n330.sig_013.FeedThruLUT ), .B0(\mainTimer.n330 ), 
    .CE(\mainTimer.n390 ), .LSR(\mainTimer.clkCont_17__N_22 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n329 ), 
    .F0(\mainTimer.n330.sig_013.FeedThruLUT ));
  mainTimer_SLICE_84 \mainTimer.SLICE_84 ( 
    .DI0(\mainTimer.n342.sig_014.FeedThruLUT ), .B0(\mainTimer.n342 ), 
    .CE(\mainTimer.n389 ), .LSR(\mainTimer.clkCont_17__N_32 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n341 ), 
    .F0(\mainTimer.n342.sig_014.FeedThruLUT ));
  mainTimer_SLICE_85 \mainTimer.SLICE_85 ( 
    .DI0(\mainTimer.n334.sig_015.FeedThruLUT ), .B0(\mainTimer.n334 ), 
    .CE(\mainTimer.n388 ), .LSR(\mainTimer.clkCont_17__N_26 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n333 ), 
    .F0(\mainTimer.n334.sig_015.FeedThruLUT ));
  mainTimer_SLICE_86 \mainTimer.SLICE_86 ( 
    .DI0(\mainTimer.n314.sig_016.FeedThruLUT ), .B0(\mainTimer.n314 ), 
    .CE(\mainTimer.n387 ), .LSR(\mainTimer.clkCont_17__N_74 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n313 ), 
    .F0(\mainTimer.n314.sig_016.FeedThruLUT ));
  mainTimer_SLICE_87 \mainTimer.SLICE_87 ( 
    .DI0(\mainTimer.n346.sig_017.FeedThruLUT ), .C0(\mainTimer.n346 ), 
    .CE(\mainTimer.n386 ), .LSR(\mainTimer.clkCont_17__N_35 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n345 ), 
    .F0(\mainTimer.n346.sig_017.FeedThruLUT ));
  mainTimer_SLICE_88 \mainTimer.SLICE_88 ( 
    .DI0(\mainTimer.n377.sig_018.FeedThruLUT ), .C0(\mainTimer.n377 ), 
    .CE(\mainTimer.n376 ), .LSR(\mainTimer.clkCont_17__N_113 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n378 ), 
    .F0(\mainTimer.n377.sig_018.FeedThruLUT ));
  mainTimer_SLICE_89 \mainTimer.SLICE_89 ( 
    .DI0(\mainTimer.n381.sig_019.FeedThruLUT ), .C0(\mainTimer.n381 ), 
    .CE(\mainTimer.n380 ), .LSR(\mainTimer.clkCont_17__N_116 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n382 ), 
    .F0(\mainTimer.n381.sig_019.FeedThruLUT ));
  mainTimer_SLICE_90 \mainTimer.SLICE_90 ( 
    .DI0(\mainTimer.n313.sig_020.FeedThruLUT ), .B0(\mainTimer.n313 ), 
    .CE(\mainTimer.n312 ), .LSR(\mainTimer.clkCont_17__N_128 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n314 ), 
    .F0(\mainTimer.n313.sig_020.FeedThruLUT ));
  mainTimer_SLICE_91 \mainTimer.SLICE_91 ( 
    .DI0(\mainTimer.n337.sig_021.FeedThruLUT ), .C0(\mainTimer.n337 ), 
    .CE(\mainTimer.n336 ), .LSR(\mainTimer.clkCont_17__N_83 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n338 ), 
    .F0(\mainTimer.n337.sig_021.FeedThruLUT ));
  mainTimer_SLICE_92 \mainTimer.SLICE_92 ( 
    .DI0(\mainTimer.n329.sig_022.FeedThruLUT ), .A0(\mainTimer.n329 ), 
    .CE(\mainTimer.n328 ), .LSR(\mainTimer.clkCont_17__N_77 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n330 ), 
    .F0(\mainTimer.n329.sig_022.FeedThruLUT ));
  mainTimer_SLICE_94 \mainTimer.SLICE_94 ( .DI0(\mainTimer.n211 ), 
    .D0(clkCont_17__N_23), .C0(\mainTimer.n3420 ), .B0(\mainTimer.n326 ), 
    .A0(\mainTimer.n325 ), .LSR(\mainTimer.clkFinish_N_150 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n325 ), .F0(\mainTimer.n211 ));
  mainTimer_SLICE_95 \mainTimer.SLICE_95 ( 
    .DI0(\mainTimer.n333.sig_024.FeedThruLUT ), .D0(\mainTimer.n333 ), 
    .CE(\mainTimer.n332 ), .LSR(\mainTimer.clkCont_17__N_80 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n334 ), 
    .F0(\mainTimer.n333.sig_024.FeedThruLUT ));
  mainTimer_SLICE_96 \mainTimer.SLICE_96 ( .DI0(\mainTimer.n211$n4 ), 
    .D0(clkCont_17__N_23), .C0(\mainTimer.n3420 ), .B0(\mainTimer.n326 ), 
    .A0(\mainTimer.n325 ), .LSR(\mainTimer.clkFinish_N_155 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n326 ), .F0(\mainTimer.n211$n4 ));
  mainTimer_SLICE_97 \mainTimer.SLICE_97 ( 
    .DI0(\mainTimer.n341.sig_025.FeedThruLUT ), .A0(\mainTimer.n341 ), 
    .CE(\mainTimer.n340 ), .LSR(\mainTimer.clkCont_17__N_86 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n342 ), 
    .F0(\mainTimer.n341.sig_025.FeedThruLUT ));
  mainTimer_SLICE_98 \mainTimer.SLICE_98 ( 
    .DI0(\mainTimer.n317.sig_026.FeedThruLUT ), .A0(\mainTimer.n317 ), 
    .CE(\mainTimer.n316 ), .LSR(\mainTimer.clkCont_17__N_119 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n318 ), 
    .F0(\mainTimer.n317.sig_026.FeedThruLUT ));
  mainTimer_SLICE_99 \mainTimer.SLICE_99 ( 
    .DI0(\mainTimer.n345.sig_027.FeedThruLUT ), .A0(\mainTimer.n345 ), 
    .CE(\mainTimer.n344 ), .LSR(\mainTimer.clkCont_17__N_89 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n346 ), 
    .F0(\mainTimer.n345.sig_027.FeedThruLUT ));
  mainTimer_SLICE_100 \mainTimer.SLICE_100 ( 
    .DI0(\mainTimer.n373.sig_028.FeedThruLUT ), .A0(\mainTimer.n373 ), 
    .CE(\mainTimer.n372 ), .LSR(\mainTimer.clkCont_17__N_110 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n374 ), 
    .F0(\mainTimer.n373.sig_028.FeedThruLUT ));
  mainTimer_SLICE_101 \mainTimer.SLICE_101 ( 
    .DI0(\mainTimer.n369.sig_029.FeedThruLUT ), .C0(\mainTimer.n369 ), 
    .CE(\mainTimer.n368 ), .LSR(\mainTimer.clkCont_17__N_107 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n370 ), 
    .F0(\mainTimer.n369.sig_029.FeedThruLUT ));
  mainTimer_SLICE_102 \mainTimer.SLICE_102 ( 
    .DI0(\mainTimer.n365.sig_030.FeedThruLUT ), .D0(\mainTimer.n365 ), 
    .CE(\mainTimer.n364 ), .LSR(\mainTimer.clkCont_17__N_104 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n366 ), 
    .F0(\mainTimer.n365.sig_030.FeedThruLUT ));
  mainTimer_SLICE_103 \mainTimer.SLICE_103 ( 
    .DI0(\mainTimer.n361.sig_031.FeedThruLUT ), .A0(\mainTimer.n361 ), 
    .CE(\mainTimer.n360 ), .LSR(\mainTimer.clkCont_17__N_101 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n362 ), 
    .F0(\mainTimer.n361.sig_031.FeedThruLUT ));
  mainTimer_SLICE_104 \mainTimer.SLICE_104 ( 
    .DI0(\mainTimer.n357.sig_032.FeedThruLUT ), .B0(\mainTimer.n357 ), 
    .CE(\mainTimer.n356 ), .LSR(\mainTimer.clkCont_17__N_98 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n358 ), 
    .F0(\mainTimer.n357.sig_032.FeedThruLUT ));
  mainTimer_SLICE_105 \mainTimer.SLICE_105 ( 
    .DI0(\mainTimer.n309.sig_033.FeedThruLUT ), .A0(\mainTimer.n309 ), 
    .CE(\mainTimer.n308 ), .LSR(\mainTimer.clkCont_17__N_125 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n310 ), 
    .F0(\mainTimer.n309.sig_033.FeedThruLUT ));
  mainTimer_SLICE_106 \mainTimer.SLICE_106 ( 
    .DI0(\mainTimer.n353.sig_034.FeedThruLUT ), .D0(\mainTimer.n353 ), 
    .CE(\mainTimer.n352 ), .LSR(\mainTimer.clkCont_17__N_95 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n354 ), 
    .F0(\mainTimer.n353.sig_034.FeedThruLUT ));
  mainTimer_SLICE_107 \mainTimer.SLICE_107 ( 
    .DI0(\mainTimer.n349.sig_035.FeedThruLUT ), .C0(\mainTimer.n349 ), 
    .CE(\mainTimer.n348 ), .LSR(\mainTimer.clkCont_17__N_92 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n350 ), 
    .F0(\mainTimer.n349.sig_035.FeedThruLUT ));
  mainTimer_SLICE_108 \mainTimer.SLICE_108 ( 
    .DI0(\mainTimer.n350.sig_036.FeedThruLUT ), .A0(\mainTimer.n350 ), 
    .CE(\mainTimer.n403 ), .LSR(\mainTimer.clkCont_17__N_38 ), 
    .CLK(SERCLK_OUT_c), .Q0(\mainTimer.n349 ), 
    .F0(\mainTimer.n350.sig_036.FeedThruLUT ));
  SLICE_109 SLICE_109( .D1(\state[1] ), .C1(\state[0] ), .A1(TIME_OUT), 
    .D0(SENSOR2_IN_c), .C0(SENSOR1_IN_c), .B0(\state[1] ), .A0(n13), 
    .F0(\state[0] ), .F1(n13));
  SLICE_110 SLICE_110( .D1(\state[1] ), .C1(clkCont_17__N_23), .B1(\state[0] ), 
    .A1(TIME_OUT), .D0(\state[1] ), .C0(\state[0] ), .A0(SENSOR1_IN_c), 
    .F0(\state[1] ), .F1(clkCont_17__N_23));
  mainTimer_SLICE_111 \mainTimer.SLICE_111 ( .D1(TIME_OUT), 
    .C1(\mainTimer.clkCont_17__N_131[13] ), .A1(clkCont_17__N_23), 
    .C0(clkCont_17__N_23), .B0(\mainTimer.clkCont_17__N_131[13] ), 
    .A0(TIME_OUT), .F0(\mainTimer.clkCont_17__N_35 ), 
    .F1(\mainTimer.clkCont_17__N_89 ));
  mainTimer_SLICE_113 \mainTimer.SLICE_113 ( .C1(\mainTimer.n344 ), 
    .D0(\mainTimer.n344 ), .C0(\mainTimer.clkCont_17__N_131[13] ), 
    .B0(clkCont_17__N_23), .A0(TIME_OUT), .F0(\mainTimer.n344 ), 
    .F1(\mainTimer.n386 ));
  mainTimer_SLICE_115 \mainTimer.SLICE_115 ( .C0(\mainTimer.n312 ), 
    .F0(\mainTimer.n387 ));
  mainTimer_SLICE_116 \mainTimer.SLICE_116 ( .D1(\mainTimer.n313 ), 
    .C1(\mainTimer.n312 ), .A1(\mainTimer.n314 ), .D0(\mainTimer.n312 ), 
    .C0(TIME_OUT), .B0(\mainTimer.clkCont_17__N_131[0] ), 
    .A0(clkCont_17__N_23), .F0(\mainTimer.n312 ), .F1(\mainTimer.clkCont[0] ));
  mainTimer_SLICE_117 \mainTimer.SLICE_117 ( .A0(\mainTimer.n332 ), 
    .F0(\mainTimer.n388 ));
  mainTimer_SLICE_118 \mainTimer.SLICE_118 ( .D1(\mainTimer.n336 ), 
    .C1(\mainTimer.n337 ), .A1(\mainTimer.n338 ), .D0(\mainTimer.n332 ), 
    .C0(\mainTimer.clkCont_17__N_131[16] ), .B0(clkCont_17__N_23), 
    .A0(TIME_OUT), .F0(\mainTimer.n332 ), .F1(\mainTimer.clkCont[15] ));
  mainTimer_SLICE_119 \mainTimer.SLICE_119 ( .A0(\mainTimer.n340 ), 
    .F0(\mainTimer.n389 ));
  mainTimer_SLICE_120 \mainTimer.SLICE_120 ( .D1(\mainTimer.n346 ), 
    .B1(\mainTimer.n345 ), .A1(\mainTimer.n344 ), 
    .D0(\mainTimer.clkCont_17__N_131[14] ), .C0(TIME_OUT), 
    .B0(\mainTimer.n340 ), .A0(clkCont_17__N_23), .F0(\mainTimer.n340 ), 
    .F1(\mainTimer.clkCont[13] ));
  mainTimer_SLICE_121 \mainTimer.SLICE_121 ( .A0(\mainTimer.n328 ), 
    .F0(\mainTimer.n390 ));
  mainTimer_SLICE_122 \mainTimer.SLICE_122 ( .C1(\mainTimer.n334 ), 
    .B1(\mainTimer.n333 ), .A1(\mainTimer.n332 ), .D0(\mainTimer.n328 ), 
    .C0(\mainTimer.clkCont_17__N_131[17] ), .B0(clkCont_17__N_23), 
    .A0(TIME_OUT), .F0(\mainTimer.n328 ), .F1(\mainTimer.clkCont[16] ));
  mainTimer_SLICE_123 \mainTimer.SLICE_123 ( 
    .DI1(\mainTimer.n338.sig_012.FeedThruLUT ), .C1(\mainTimer.n338 ), 
    .A0(\mainTimer.n336 ), .CE(\mainTimer.n391 ), 
    .LSR(\mainTimer.clkCont_17__N_29 ), .CLK(SERCLK_OUT_c), 
    .Q1(\mainTimer.n337 ), .F0(\mainTimer.n391 ), 
    .F1(\mainTimer.n338.sig_012.FeedThruLUT ));
  mainTimer_SLICE_124 \mainTimer.SLICE_124 ( .C1(\mainTimer.n341 ), 
    .B1(\mainTimer.n342 ), .A1(\mainTimer.n340 ), .D0(clkCont_17__N_23), 
    .C0(TIME_OUT), .B0(\mainTimer.clkCont_17__N_131[15] ), 
    .A0(\mainTimer.n336 ), .F0(\mainTimer.n336 ), .F1(\mainTimer.clkCont[14] ));
  mainTimer_SLICE_125 \mainTimer.SLICE_125 ( .C0(\mainTimer.n320 ), 
    .F0(\mainTimer.n392 ));
  mainTimer_SLICE_126 \mainTimer.SLICE_126 ( .D1(\mainTimer.n321 ), 
    .C1(\mainTimer.n320 ), .A1(\mainTimer.n322 ), 
    .D0(\mainTimer.clkCont_17__N_131[2] ), .C0(TIME_OUT), 
    .B0(clkCont_17__N_23), .A0(\mainTimer.n320 ), .F0(\mainTimer.n320 ), 
    .F1(\mainTimer.clkCont[2] ));
  mainTimer_SLICE_127 \mainTimer.SLICE_127 ( 
    .DI1(\mainTimer.n378.sig_010.FeedThruLUT ), .A1(\mainTimer.n378 ), 
    .A0(\mainTimer.n376 ), .CE(\mainTimer.n393 ), 
    .LSR(\mainTimer.clkCont_17__N_59 ), .CLK(SERCLK_OUT_c), 
    .Q1(\mainTimer.n377 ), .F0(\mainTimer.n393 ), 
    .F1(\mainTimer.n378.sig_010.FeedThruLUT ));
  mainTimer_SLICE_128 \mainTimer.SLICE_128 ( .D1(\mainTimer.n377 ), 
    .C1(\mainTimer.n376 ), .A1(\mainTimer.n378 ), .D0(\mainTimer.n376 ), 
    .C0(clkCont_17__N_23), .B0(\mainTimer.clkCont_17__N_131[5] ), 
    .A0(TIME_OUT), .F0(\mainTimer.n376 ), .F1(\mainTimer.clkCont[5] ));
  mainTimer_SLICE_129 \mainTimer.SLICE_129 ( 
    .DI1(\mainTimer.n374.sig_009.FeedThruLUT ), .C1(\mainTimer.n374 ), 
    .A0(\mainTimer.n372 ), .CE(\mainTimer.n394 ), 
    .LSR(\mainTimer.clkCont_17__N_56 ), .CLK(SERCLK_OUT_c), 
    .Q1(\mainTimer.n373 ), .F0(\mainTimer.n394 ), 
    .F1(\mainTimer.n374.sig_009.FeedThruLUT ));
  mainTimer_SLICE_130 \mainTimer.SLICE_130 ( .C1(\mainTimer.n372 ), 
    .B1(\mainTimer.n374 ), .A1(\mainTimer.n373 ), .D0(\mainTimer.n372 ), 
    .C0(TIME_OUT), .B0(clkCont_17__N_23), 
    .A0(\mainTimer.clkCont_17__N_131[6] ), .F0(\mainTimer.n372 ), 
    .F1(\mainTimer.clkCont[6] ));
  mainTimer_SLICE_131 \mainTimer.SLICE_131 ( .C0(\mainTimer.n380 ), 
    .F0(\mainTimer.n395 ));
  mainTimer_SLICE_132 \mainTimer.SLICE_132 ( .D1(\mainTimer.n382 ), 
    .C1(\mainTimer.n380 ), .A1(\mainTimer.n381 ), .D0(clkCont_17__N_23), 
    .C0(\mainTimer.n380 ), .B0(\mainTimer.clkCont_17__N_131[4] ), 
    .A0(TIME_OUT), .F0(\mainTimer.n380 ), .F1(\mainTimer.clkCont[4] ));
  mainTimer_SLICE_133 \mainTimer.SLICE_133 ( 
    .DI1(\mainTimer.n370.sig_007.FeedThruLUT ), .B1(\mainTimer.n370 ), 
    .A0(\mainTimer.n368 ), .CE(\mainTimer.n396 ), 
    .LSR(\mainTimer.clkCont_17__N_53 ), .CLK(SERCLK_OUT_c), 
    .Q1(\mainTimer.n369 ), .F0(\mainTimer.n396 ), 
    .F1(\mainTimer.n370.sig_007.FeedThruLUT ));
  mainTimer_SLICE_134 \mainTimer.SLICE_134 ( .C1(\mainTimer.n368 ), 
    .B1(\mainTimer.n370 ), .A1(\mainTimer.n369 ), .D0(\mainTimer.n368 ), 
    .C0(TIME_OUT), .B0(clkCont_17__N_23), 
    .A0(\mainTimer.clkCont_17__N_131[7] ), .F0(\mainTimer.n368 ), 
    .F1(\mainTimer.clkCont[7] ));
  mainTimer_SLICE_135 \mainTimer.SLICE_135 ( 
    .DI1(\mainTimer.n366.sig_006.FeedThruLUT ), .C1(\mainTimer.n366 ), 
    .A0(\mainTimer.n364 ), .CE(\mainTimer.n397 ), 
    .LSR(\mainTimer.clkCont_17__N_50 ), .CLK(SERCLK_OUT_c), 
    .Q1(\mainTimer.n365 ), .F0(\mainTimer.n397 ), 
    .F1(\mainTimer.n366.sig_006.FeedThruLUT ));
  mainTimer_SLICE_136 \mainTimer.SLICE_136 ( .D1(\mainTimer.n365 ), 
    .C1(\mainTimer.n364 ), .B1(\mainTimer.n366 ), .D0(\mainTimer.n364 ), 
    .C0(TIME_OUT), .B0(clkCont_17__N_23), 
    .A0(\mainTimer.clkCont_17__N_131[8] ), .F0(\mainTimer.n364 ), 
    .F1(\mainTimer.clkCont[8] ));
  mainTimer_SLICE_137 \mainTimer.SLICE_137 ( .C0(\mainTimer.n360 ), 
    .F0(\mainTimer.n398 ));
  mainTimer_SLICE_138 \mainTimer.SLICE_138 ( .D1(\mainTimer.n362 ), 
    .C1(\mainTimer.n360 ), .A1(\mainTimer.n361 ), 
    .D0(\mainTimer.clkCont_17__N_131[9] ), .C0(clkCont_17__N_23), 
    .B0(\mainTimer.n360 ), .A0(TIME_OUT), .F0(\mainTimer.n360 ), 
    .F1(\mainTimer.clkCont[9] ));
  mainTimer_SLICE_139 \mainTimer.SLICE_139 ( .C0(\mainTimer.n356 ), 
    .F0(\mainTimer.n399 ));
  mainTimer_SLICE_140 \mainTimer.SLICE_140 ( .D1(\mainTimer.n358 ), 
    .C1(\mainTimer.n356 ), .B1(\mainTimer.n357 ), .D0(TIME_OUT), 
    .C0(\mainTimer.n356 ), .B0(clkCont_17__N_23), 
    .A0(\mainTimer.clkCont_17__N_131[10] ), .F0(\mainTimer.n356 ), 
    .F1(\mainTimer.clkCont[10] ));
  mainTimer_SLICE_141 \mainTimer.SLICE_141 ( .A0(\mainTimer.n352 ), 
    .F0(\mainTimer.n400 ));
  mainTimer_SLICE_142 \mainTimer.SLICE_142 ( .D1(\mainTimer.n354 ), 
    .C1(\mainTimer.n352 ), .A1(\mainTimer.n353 ), .D0(clkCont_17__N_23), 
    .C0(TIME_OUT), .B0(\mainTimer.clkCont_17__N_131[11] ), 
    .A0(\mainTimer.n352 ), .F0(\mainTimer.n352 ), .F1(\mainTimer.clkCont[11] ));
  mainTimer_SLICE_143 \mainTimer.SLICE_143 ( .A0(\mainTimer.n308 ), 
    .F0(\mainTimer.n401 ));
  mainTimer_SLICE_144 \mainTimer.SLICE_144 ( .D1(\mainTimer.n309 ), 
    .C1(\mainTimer.n308 ), .B1(\mainTimer.n310 ), .D0(clkCont_17__N_23), 
    .C0(\mainTimer.n308 ), .B0(TIME_OUT), 
    .A0(\mainTimer.clkCont_17__N_131[1] ), .F0(\mainTimer.n308 ), 
    .F1(\mainTimer.clkCont[1] ));
  mainTimer_SLICE_145 \mainTimer.SLICE_145 ( .A0(\mainTimer.n316 ), 
    .F0(\mainTimer.n402 ));
  mainTimer_SLICE_146 \mainTimer.SLICE_146 ( .C1(\mainTimer.n316 ), 
    .B1(\mainTimer.n318 ), .A1(\mainTimer.n317 ), 
    .D0(\mainTimer.clkCont_17__N_131[3] ), .C0(clkCont_17__N_23), 
    .B0(\mainTimer.n316 ), .A0(TIME_OUT), .F0(\mainTimer.n316 ), 
    .F1(\mainTimer.clkCont[3] ));
  mainTimer_SLICE_147 \mainTimer.SLICE_147 ( .C0(\mainTimer.n348 ), 
    .F0(\mainTimer.n403 ));
  mainTimer_SLICE_148 \mainTimer.SLICE_148 ( .C1(\mainTimer.n348 ), 
    .B1(\mainTimer.n350 ), .A1(\mainTimer.n349 ), .D0(TIME_OUT), 
    .C0(\mainTimer.clkCont_17__N_131[12] ), .B0(clkCont_17__N_23), 
    .A0(\mainTimer.n348 ), .F0(\mainTimer.n348 ), .F1(\mainTimer.clkCont[12] ));
  mainTimer_SLICE_149 \mainTimer.SLICE_149 ( .C1(\mainTimer.n3420 ), 
    .B1(\mainTimer.n326 ), .A1(\mainTimer.n325 ), 
    .C0(\mainTimer.clkFinish_N_157 ), .B0(\mainTimer.n3420 ), 
    .A0(clkCont_17__N_23), .F0(\mainTimer.n3420 ), .F1(TIME_OUT));
  SLICE_151 SLICE_151( .D1(\state[1] ), .C1(n63), .B1(\aux[1] ), 
    .A1(\state[0] ), .C0(\STATE_OUT.n1975 ), .A0(\STATE_OUT.counter[2] ), 
    .F0(n63), .F1(\aux_3__N_212[1] ));
  STATE_OUT_serial_SLICE_153 \STATE_OUT.serial.SLICE_153 ( 
    .D1(\STATE_OUT.serial.n35 ), .C1(\STATE_OUT.serial.n32 ), 
    .A1(\STATE_OUT.serial.n31 ), .D0(\STATE_OUT.serial.counter[4] ), 
    .C0(\STATE_OUT.serial.counter[22] ), .B0(\STATE_OUT.serial.counter[5] ), 
    .A0(\STATE_OUT.serial.counter[28] ), .F0(\STATE_OUT.serial.n32 ), 
    .F1(\STATE_OUT.serial.n38 ));
  STATE_OUT_serial_SLICE_155 \STATE_OUT.serial.SLICE_155 ( 
    .D0(\STATE_OUT.serial.counter[8] ), .C0(\STATE_OUT.serial.counter[12] ), 
    .F0(\STATE_OUT.serial.n10 ));
  STATE_OUT_serial_SLICE_156 \STATE_OUT.serial.SLICE_156 ( 
    .D1(\STATE_OUT.serial.n10 ), .C1(\STATE_OUT.serial.n14 ), 
    .B1(\STATE_OUT.serial.counter[14] ), .A1(\STATE_OUT.serial.counter[9] ), 
    .D0(\STATE_OUT.serial.counter[11] ), .C0(\STATE_OUT.serial.counter[10] ), 
    .B0(\STATE_OUT.serial.counter[15] ), .A0(\STATE_OUT.serial.counter[13] ), 
    .F0(\STATE_OUT.serial.n14 ), .F1(\STATE_OUT.serial.n295 ));
  STATE_OUT_serial_SLICE_157 \STATE_OUT.serial.SLICE_157 ( 
    .D1(\STATE_OUT.serial.counter[7] ), .C1(\STATE_OUT.serial.counter[25] ), 
    .B1(\STATE_OUT.serial.counter[24] ), .A1(\STATE_OUT.serial.counter[20] ), 
    .D0(\STATE_OUT.serial.counter[21] ), .C0(\STATE_OUT.serial.counter[19] ), 
    .B0(\STATE_OUT.serial.counter[18] ), .A0(\STATE_OUT.serial.counter[29] ), 
    .F0(\STATE_OUT.serial.n34 ), .F1(\STATE_OUT.serial.n33 ));
  STATE_OUT_serial_SLICE_158 \STATE_OUT.serial.SLICE_158 ( 
    .D1(\STATE_OUT.counter[3] ), .C1(\STATE_OUT.serial.n6 ), 
    .B1(\STATE_OUT.counter[0] ), .A1(\STATE_OUT.counter[1] ), 
    .D0(\STATE_OUT.serial.n33 ), .C0(\STATE_OUT.serial.n38 ), 
    .B0(\STATE_OUT.serial.n34 ), .A0(\STATE_OUT.serial.n295 ), 
    .F0(\STATE_OUT.serial.n6 ), .F1(\STATE_OUT.n1975 ));
  STATE_OUT_serial_SLICE_160 \STATE_OUT.serial.SLICE_160 ( 
    .D1(\STATE_OUT.counter[2] ), .B1(\STATE_OUT.init ), .A1(\STATE_OUT.n1975 ), 
    .D0(\STATE_OUT.n1975 ), .C0(\STATE_OUT.init ), .A0(\STATE_OUT.counter[2] ), 
    .F0(\STATE_OUT.serial.n2206 ), .F1(\STATE_OUT.serial.n299 ));
  STATE_OUT_serial_SLICE_161 \STATE_OUT.serial.SLICE_161 ( 
    .D1(\STATE_OUT.counter_31__N_279[0] ), 
    .C1(\STATE_OUT.serial.aux_3__N_212[3] ), 
    .B1(\STATE_OUT.counter_31__N_279[1] ), 
    .A1(\STATE_OUT.serial.aux_3__N_212[2] ), .D0(SENSOR2_IN_c), 
    .C0(\STATE_OUT.counter[2] ), .B0(\STATE_OUT.n1975 ), 
    .A0(\STATE_OUT.serial.aux[3] ), .F0(\STATE_OUT.serial.aux_3__N_212[3] ), 
    .F1(\STATE_OUT.serial.n2918 ));
  STATE_OUT_serial_SLICE_162 \STATE_OUT.serial.SLICE_162 ( 
    .DI1(\STATE_OUT.serial.aux_3__N_212[3]$n3 ), 
    .D1(\STATE_OUT.serial.aux[3] ), .C1(SENSOR2_IN_c), 
    .B1(\STATE_OUT.counter[2] ), .A1(\STATE_OUT.n1975 ), 
    .D0(\STATE_OUT.n1975 ), .C0(\STATE_OUT.counter[2] ), 
    .B0(\STATE_OUT.serial.aux[2] ), .A0(SENSOR1_IN_c), .CLK(SERCLK_OUT_c), 
    .Q1(\STATE_OUT.serial.aux[3] ), .F0(\STATE_OUT.serial.aux_3__N_212[2] ), 
    .F1(\STATE_OUT.serial.aux_3__N_212[3]$n3 ));
  mainTimer_SLICE_163 \mainTimer.SLICE_163 ( .D1(\mainTimer.clkFinish_N_157 ), 
    .C1(clkCont_17__N_23), .D0(clkCont_17__N_23), 
    .C0(\mainTimer.clkFinish_N_157 ), .F0(\mainTimer.clkFinish_N_150 ), 
    .F1(\mainTimer.clkFinish_N_155 ));
  mainTimer_SLICE_164 \mainTimer.SLICE_164 ( .D1(\mainTimer.n14 ), 
    .C1(\mainTimer.n1945 ), .B1(\mainTimer.n13 ), .A1(\mainTimer.clkCont[12] ), 
    .D0(\mainTimer.clkCont[6] ), .C0(\mainTimer.n16 ), .B0(\mainTimer.n17 ), 
    .A0(\mainTimer.clkCont[3] ), .F0(\mainTimer.n1945 ), 
    .F1(\mainTimer.clkFinish_N_157 ));
  mainTimer_SLICE_167 \mainTimer.SLICE_167 ( 
    .DI1(\mainTimer.n321.sig_023.FeedThruLUT ), .A1(\mainTimer.n321 ), 
    .D0(\mainTimer.clkCont[2] ), .C0(\mainTimer.clkCont[4] ), 
    .B0(\mainTimer.clkCont[11] ), .A0(\mainTimer.clkCont[1] ), 
    .CE(\mainTimer.n320 ), .LSR(\mainTimer.clkCont_17__N_122 ), 
    .CLK(SERCLK_OUT_c), .Q1(\mainTimer.n322 ), .F0(\mainTimer.n13 ), 
    .F1(\mainTimer.n321.sig_023.FeedThruLUT ));
  mainTimer_SLICE_169 \mainTimer.SLICE_169 ( .D1(\mainTimer.clkCont[10] ), 
    .C1(\mainTimer.clkCont[5] ), .B1(\mainTimer.clkCont[8] ), 
    .A1(\mainTimer.clkCont[14] ), .D0(\mainTimer.clkCont[9] ), 
    .C0(\mainTimer.clkCont[7] ), .B0(\mainTimer.clkCont[13] ), 
    .A0(\mainTimer.clkCont[0] ), .F0(\mainTimer.n14 ), .F1(\mainTimer.n17 ));
  mainTimer_SLICE_173 \mainTimer.SLICE_173 ( .D1(\mainTimer.clkCont[16] ), 
    .C1(\mainTimer.clkCont[17] ), .B1(TIME_OUT), .A1(\mainTimer.clkCont[15] ), 
    .D0(\mainTimer.n330 ), .B0(\mainTimer.n329 ), .A0(\mainTimer.n328 ), 
    .F0(\mainTimer.clkCont[17] ), .F1(\mainTimer.n16 ));
  mainTimer_SLICE_175 \mainTimer.SLICE_175 ( 
    .C1(\mainTimer.clkCont_17__N_131[0] ), .B1(clkCont_17__N_23), 
    .A1(TIME_OUT), .D0(TIME_OUT), .B0(\mainTimer.clkCont_17__N_131[0] ), 
    .A0(clkCont_17__N_23), .F0(\mainTimer.clkCont_17__N_74 ), 
    .F1(\mainTimer.clkCont_17__N_128 ));
  mainTimer_SLICE_177 \mainTimer.SLICE_177 ( 
    .C1(\mainTimer.clkCont_17__N_131[16] ), .B1(TIME_OUT), 
    .A1(clkCont_17__N_23), .D0(clkCont_17__N_23), 
    .B0(\mainTimer.clkCont_17__N_131[16] ), .A0(TIME_OUT), 
    .F0(\mainTimer.clkCont_17__N_26 ), .F1(\mainTimer.clkCont_17__N_80 ));
  mainTimer_SLICE_179 \mainTimer.SLICE_179 ( 
    .D1(\mainTimer.clkCont_17__N_131[14] ), .C1(clkCont_17__N_23), 
    .B1(TIME_OUT), .C0(\mainTimer.clkCont_17__N_131[14] ), 
    .B0(clkCont_17__N_23), .A0(TIME_OUT), .F0(\mainTimer.clkCont_17__N_32 ), 
    .F1(\mainTimer.clkCont_17__N_86 ));
  mainTimer_SLICE_181 \mainTimer.SLICE_181 ( .D1(TIME_OUT), 
    .C1(clkCont_17__N_23), .B1(\mainTimer.clkCont_17__N_131[17] ), 
    .C0(TIME_OUT), .B0(clkCont_17__N_23), 
    .A0(\mainTimer.clkCont_17__N_131[17] ), .F0(\mainTimer.clkCont_17__N_22 ), 
    .F1(\mainTimer.clkCont_17__N_77 ));
  mainTimer_SLICE_183 \mainTimer.SLICE_183 ( 
    .D1(\mainTimer.clkCont_17__N_131[15] ), .B1(TIME_OUT), 
    .A1(clkCont_17__N_23), .D0(clkCont_17__N_23), .C0(TIME_OUT), 
    .A0(\mainTimer.clkCont_17__N_131[15] ), .F0(\mainTimer.clkCont_17__N_29 ), 
    .F1(\mainTimer.clkCont_17__N_83 ));
  mainTimer_SLICE_185 \mainTimer.SLICE_185 ( 
    .C1(\mainTimer.clkCont_17__N_131[2] ), .B1(clkCont_17__N_23), 
    .A1(TIME_OUT), .D0(\mainTimer.clkCont_17__N_131[2] ), .B0(TIME_OUT), 
    .A0(clkCont_17__N_23), .F0(\mainTimer.clkCont_17__N_68 ), 
    .F1(\mainTimer.clkCont_17__N_122 ));
  mainTimer_SLICE_187 \mainTimer.SLICE_187 ( .C1(clkCont_17__N_23), 
    .B1(\mainTimer.clkCont_17__N_131[5] ), .A1(TIME_OUT), 
    .D0(clkCont_17__N_23), .B0(TIME_OUT), 
    .A0(\mainTimer.clkCont_17__N_131[5] ), .F0(\mainTimer.clkCont_17__N_59 ), 
    .F1(\mainTimer.clkCont_17__N_113 ));
  mainTimer_SLICE_189 \mainTimer.SLICE_189 ( 
    .D1(\mainTimer.clkCont_17__N_131[6] ), .B1(clkCont_17__N_23), 
    .A1(TIME_OUT), .D0(TIME_OUT), .C0(\mainTimer.clkCont_17__N_131[6] ), 
    .A0(clkCont_17__N_23), .F0(\mainTimer.clkCont_17__N_56 ), 
    .F1(\mainTimer.clkCont_17__N_110 ));
  mainTimer_SLICE_191 \mainTimer.SLICE_191 ( 
    .C1(\mainTimer.clkCont_17__N_131[4] ), .B1(clkCont_17__N_23), 
    .A1(TIME_OUT), .D0(TIME_OUT), .B0(\mainTimer.clkCont_17__N_131[4] ), 
    .A0(clkCont_17__N_23), .F0(\mainTimer.clkCont_17__N_62 ), 
    .F1(\mainTimer.clkCont_17__N_116 ));
  mainTimer_SLICE_193 \mainTimer.SLICE_193 ( .C1(clkCont_17__N_23), 
    .B1(TIME_OUT), .A1(\mainTimer.clkCont_17__N_131[7] ), 
    .D0(\mainTimer.clkCont_17__N_131[7] ), .B0(clkCont_17__N_23), 
    .A0(TIME_OUT), .F0(\mainTimer.clkCont_17__N_53 ), 
    .F1(\mainTimer.clkCont_17__N_107 ));
  mainTimer_SLICE_195 \mainTimer.SLICE_195 ( .D1(clkCont_17__N_23), 
    .C1(TIME_OUT), .A1(\mainTimer.clkCont_17__N_131[8] ), .D0(TIME_OUT), 
    .B0(\mainTimer.clkCont_17__N_131[8] ), .A0(clkCont_17__N_23), 
    .F0(\mainTimer.clkCont_17__N_50 ), .F1(\mainTimer.clkCont_17__N_104 ));
  mainTimer_SLICE_197 \mainTimer.SLICE_197 ( .D1(TIME_OUT), 
    .C1(\mainTimer.clkCont_17__N_131[9] ), .A1(clkCont_17__N_23), 
    .D0(\mainTimer.clkCont_17__N_131[9] ), .B0(clkCont_17__N_23), 
    .A0(TIME_OUT), .F0(\mainTimer.clkCont_17__N_47 ), 
    .F1(\mainTimer.clkCont_17__N_101 ));
  mainTimer_SLICE_199 \mainTimer.SLICE_199 ( .C1(TIME_OUT), 
    .B1(\mainTimer.clkCont_17__N_131[10] ), .A1(clkCont_17__N_23), 
    .D0(TIME_OUT), .C0(\mainTimer.clkCont_17__N_131[10] ), 
    .B0(clkCont_17__N_23), .F0(\mainTimer.clkCont_17__N_44 ), 
    .F1(\mainTimer.clkCont_17__N_98 ));
  mainTimer_SLICE_201 \mainTimer.SLICE_201 ( .D1(clkCont_17__N_23), 
    .B1(TIME_OUT), .A1(\mainTimer.clkCont_17__N_131[11] ), 
    .C0(clkCont_17__N_23), .B0(\mainTimer.clkCont_17__N_131[11] ), 
    .A0(TIME_OUT), .F0(\mainTimer.clkCont_17__N_41 ), 
    .F1(\mainTimer.clkCont_17__N_95 ));
  mainTimer_SLICE_203 \mainTimer.SLICE_203 ( 
    .D1(\mainTimer.clkCont_17__N_131[1] ), .C1(clkCont_17__N_23), 
    .B1(TIME_OUT), .C0(TIME_OUT), .B0(clkCont_17__N_23), 
    .A0(\mainTimer.clkCont_17__N_131[1] ), .F0(\mainTimer.clkCont_17__N_71 ), 
    .F1(\mainTimer.clkCont_17__N_125 ));
  mainTimer_SLICE_205 \mainTimer.SLICE_205 ( .D1(TIME_OUT), 
    .C1(clkCont_17__N_23), .A1(\mainTimer.clkCont_17__N_131[3] ), 
    .D0(clkCont_17__N_23), .C0(TIME_OUT), 
    .B0(\mainTimer.clkCont_17__N_131[3] ), .F0(\mainTimer.clkCont_17__N_65 ), 
    .F1(\mainTimer.clkCont_17__N_119 ));
  mainTimer_SLICE_207 \mainTimer.SLICE_207 ( .D1(TIME_OUT), 
    .B1(\mainTimer.clkCont_17__N_131[12] ), .A1(clkCont_17__N_23), 
    .D0(clkCont_17__N_23), .C0(\mainTimer.clkCont_17__N_131[12] ), 
    .A0(TIME_OUT), .F0(\mainTimer.clkCont_17__N_38 ), 
    .F1(\mainTimer.clkCont_17__N_92 ));
  STATE_OUT_serial_SLICE_209 \STATE_OUT.serial.SLICE_209 ( 
    .DI1(\STATE_OUT.serial.status_out_N_286 ), 
    .D1(\STATE_OUT.counter_31__N_279[1] ), 
    .C1(\STATE_OUT.serial.aux_3__N_212[0] ), .B1(\STATE_OUT.serial.n2918 ), 
    .A1(\aux_3__N_212[1] ), .D0(\state[1] ), .C0(n63), .B0(\state[0] ), 
    .A0(\STATE_OUT.serial.aux[0] ), .LSR(\STATE_OUT.serial.n2206 ), 
    .CLK(SERCLK_OUT_c), .Q1(STATUS_OUT_c), 
    .F0(\STATE_OUT.serial.aux_3__N_212[0] ), 
    .F1(\STATE_OUT.serial.status_out_N_286 ));
  STATE_OUT_SLICE_215 \STATE_OUT.SLICE_215 ( .DI1(\STATE_OUT.n407 ), 
    .D1(STATUS_SEND_c), .C1(\STATE_OUT.init ), .B1(\STATE_OUT.waiting ), 
    .A1(\STATE_OUT.n1235 ), .D0(\STATE_OUT.init ), .A0(\STATE_OUT.counter[2] ), 
    .CLK(SERCLK_OUT_c), .Q1(\STATE_OUT.init ), 
    .F0(\STATE_OUT.counter_31__N_217[2] ), .F1(\STATE_OUT.n407 ));
  STATE_OUT_serial_SLICE_216 \STATE_OUT.serial.SLICE_216 ( 
    .D1(\STATE_OUT.serial.counter[31] ), .C1(\STATE_OUT.serial.counter[23] ), 
    .B1(\STATE_OUT.serial.counter[27] ), .A1(\STATE_OUT.serial.counter[30] ), 
    .C0(\STATE_OUT.serial.counter[31] ), .B0(\STATE_OUT.init ), 
    .F0(\STATE_OUT.counter_31__N_217[31] ), .F1(\STATE_OUT.serial.n35 ));
  STATE_OUT_SLICE_217 \STATE_OUT.SLICE_217 ( .D0(\STATE_OUT.cont[2] ), 
    .C0(\STATE_OUT.cont[3] ), .B0(\STATE_OUT.cont[0] ), 
    .A0(\STATE_OUT.cont[1] ), .F0(\STATE_OUT.n1235 ));
  STATE_OUT_serial_SLICE_220 \STATE_OUT.serial.SLICE_220 ( 
    .D1(\STATE_OUT.init ), .A1(\STATE_OUT.counter[3] ), .C0(\STATE_OUT.init ), 
    .A0(\STATE_OUT.serial.counter[14] ), 
    .F0(\STATE_OUT.counter_31__N_217[14] ), 
    .F1(\STATE_OUT.counter_31__N_217[3] ));
  STATE_OUT_serial_SLICE_222 \STATE_OUT.serial.SLICE_222 ( 
    .D0(\STATE_OUT.serial.counter[26] ), .C0(\STATE_OUT.serial.counter[6] ), 
    .B0(\STATE_OUT.serial.counter[17] ), .A0(\STATE_OUT.serial.counter[16] ), 
    .F0(\STATE_OUT.serial.n31 ));
  SLICE_223 SLICE_223( .F0(VCC_net));
  SLICE_224 SLICE_224( .F0(GND_net));
  SLICE_225 SLICE_225( .DI1(\aux_3__N_212[1]$n1 ), .D1(\state[1] ), 
    .C1(\aux[1] ), .B1(n63), .A1(\state[0] ), .D0(\state[0] ), .C0(\state[1] ), 
    .B0(SIREN_OUT_c), .CLK(SERCLK_OUT_c), .Q1(\aux[1] ), .F0(SIREN_OUT_c), 
    .F1(\aux_3__N_212[1]$n1 ));
  STATE_OUT_SLICE_226 \STATE_OUT.SLICE_226 ( .DI1(\STATE_OUT.n894 ), 
    .D1(\STATE_OUT.n1235 ), .B1(\STATE_OUT.waiting ), .C0(\STATE_OUT.waiting ), 
    .B0(\STATE_OUT.cont[0] ), .A0(\STATE_OUT.cont[1] ), 
    .LSR(\STATE_OUT.state_send_N_163 ), .CLK(SERCLK_OUT_c), 
    .Q1(\STATE_OUT.waiting ), .F0(\STATE_OUT.n1417 ), .F1(\STATE_OUT.n894 ));
  STATE_OUT_SLICE_227 \STATE_OUT.SLICE_227 ( 
    .DI1(\STATE_OUT.init.sig_000.FeedThruLUT ), .A1(\STATE_OUT.init ), 
    .A0(STATUS_SEND_c), .CE(\STATE_OUT.serial.n299 ), .CLK(SERCLK_OUT_c), 
    .Q1(STATUS_SEND_c), .F0(\STATE_OUT.state_send_N_163 ), 
    .F1(\STATE_OUT.init.sig_000.FeedThruLUT ));
  STATE_OUT_SLICE_229 \STATE_OUT.SLICE_229 ( .C1(\STATE_OUT.init ), 
    .B1(\STATE_OUT.counter[1] ), .D0(\STATE_OUT.init ), 
    .C0(\STATE_OUT.counter[0] ), .F0(\STATE_OUT.counter_31__N_217[0] ), 
    .F1(\STATE_OUT.counter_31__N_217[1] ));
  STATE_OUT_serial_SLICE_232 \STATE_OUT.serial.SLICE_232 ( 
    .C1(\STATE_OUT.serial.counter[5] ), .A1(\STATE_OUT.init ), 
    .D0(\STATE_OUT.init ), .C0(\STATE_OUT.serial.counter[4] ), 
    .F0(\STATE_OUT.counter_31__N_217[4] ), 
    .F1(\STATE_OUT.counter_31__N_217[5] ));
  STATE_OUT_serial_SLICE_234 \STATE_OUT.serial.SLICE_234 ( 
    .B1(\STATE_OUT.init ), .A1(\STATE_OUT.serial.counter[7] ), 
    .D0(\STATE_OUT.serial.counter[6] ), .A0(\STATE_OUT.init ), 
    .F0(\STATE_OUT.counter_31__N_217[6] ), 
    .F1(\STATE_OUT.counter_31__N_217[7] ));
  STATE_OUT_serial_SLICE_236 \STATE_OUT.serial.SLICE_236 ( 
    .D1(\STATE_OUT.init ), .A1(\STATE_OUT.serial.counter[9] ), 
    .C0(\STATE_OUT.init ), .B0(\STATE_OUT.serial.counter[8] ), 
    .F0(\STATE_OUT.counter_31__N_217[8] ), 
    .F1(\STATE_OUT.counter_31__N_217[9] ));
  STATE_OUT_serial_SLICE_238 \STATE_OUT.serial.SLICE_238 ( 
    .D1(\STATE_OUT.init ), .B1(\STATE_OUT.serial.counter[11] ), 
    .B0(\STATE_OUT.serial.counter[10] ), .A0(\STATE_OUT.init ), 
    .F0(\STATE_OUT.counter_31__N_217[10] ), 
    .F1(\STATE_OUT.counter_31__N_217[11] ));
  STATE_OUT_serial_SLICE_240 \STATE_OUT.serial.SLICE_240 ( 
    .B1(\STATE_OUT.init ), .A1(\STATE_OUT.serial.counter[13] ), 
    .C0(\STATE_OUT.serial.counter[12] ), .A0(\STATE_OUT.init ), 
    .F0(\STATE_OUT.counter_31__N_217[12] ), 
    .F1(\STATE_OUT.counter_31__N_217[13] ));
  STATE_OUT_serial_SLICE_242 \STATE_OUT.serial.SLICE_242 ( 
    .D1(\STATE_OUT.init ), .B1(\STATE_OUT.serial.counter[16] ), 
    .C0(\STATE_OUT.init ), .B0(\STATE_OUT.serial.counter[15] ), 
    .F0(\STATE_OUT.counter_31__N_217[15] ), 
    .F1(\STATE_OUT.counter_31__N_217[16] ));
  STATE_OUT_serial_SLICE_244 \STATE_OUT.serial.SLICE_244 ( 
    .D1(\STATE_OUT.init ), .B1(\STATE_OUT.serial.counter[18] ), 
    .C0(\STATE_OUT.init ), .B0(\STATE_OUT.serial.counter[17] ), 
    .F0(\STATE_OUT.counter_31__N_217[17] ), 
    .F1(\STATE_OUT.counter_31__N_217[18] ));
  STATE_OUT_serial_SLICE_246 \STATE_OUT.serial.SLICE_246 ( 
    .C1(\STATE_OUT.init ), .A1(\STATE_OUT.serial.counter[20] ), 
    .D0(\STATE_OUT.init ), .A0(\STATE_OUT.serial.counter[19] ), 
    .F0(\STATE_OUT.counter_31__N_217[19] ), 
    .F1(\STATE_OUT.counter_31__N_217[20] ));
  STATE_OUT_serial_SLICE_248 \STATE_OUT.serial.SLICE_248 ( 
    .D1(\STATE_OUT.init ), .B1(\STATE_OUT.serial.counter[22] ), 
    .C0(\STATE_OUT.init ), .A0(\STATE_OUT.serial.counter[21] ), 
    .F0(\STATE_OUT.counter_31__N_217[21] ), 
    .F1(\STATE_OUT.counter_31__N_217[22] ));
  STATE_OUT_serial_SLICE_250 \STATE_OUT.serial.SLICE_250 ( 
    .D1(\STATE_OUT.serial.counter[24] ), .A1(\STATE_OUT.init ), 
    .D0(\STATE_OUT.init ), .B0(\STATE_OUT.serial.counter[23] ), 
    .F0(\STATE_OUT.counter_31__N_217[23] ), 
    .F1(\STATE_OUT.counter_31__N_217[24] ));
  STATE_OUT_serial_SLICE_252 \STATE_OUT.serial.SLICE_252 ( 
    .C1(\STATE_OUT.init ), .A1(\STATE_OUT.serial.counter[26] ), 
    .C0(\STATE_OUT.serial.counter[25] ), .B0(\STATE_OUT.init ), 
    .F0(\STATE_OUT.counter_31__N_217[25] ), 
    .F1(\STATE_OUT.counter_31__N_217[26] ));
  STATE_OUT_serial_SLICE_254 \STATE_OUT.serial.SLICE_254 ( 
    .B1(\STATE_OUT.serial.counter[28] ), .A1(\STATE_OUT.init ), 
    .D0(\STATE_OUT.init ), .B0(\STATE_OUT.serial.counter[27] ), 
    .F0(\STATE_OUT.counter_31__N_217[27] ), 
    .F1(\STATE_OUT.counter_31__N_217[28] ));
  STATE_OUT_serial_SLICE_256 \STATE_OUT.serial.SLICE_256 ( 
    .C1(\STATE_OUT.serial.counter[30] ), .A1(\STATE_OUT.init ), 
    .C0(\STATE_OUT.serial.counter[29] ), .B0(\STATE_OUT.init ), 
    .F0(\STATE_OUT.counter_31__N_217[29] ), 
    .F1(\STATE_OUT.counter_31__N_217[30] ));
  OSCInst1 OSCInst1( .CLKLFPU(VCC_net), .CLKLFEN(VCC_net), 
    .CLKLF(SERCLK_OUT_c));
  STATUS_OUT STATUS_OUT_I( .PADDO(STATUS_OUT_c), .STATUS_OUT(STATUS_OUT));
  SIREN_OUT SIREN_OUT_I( .PADDO(SIREN_OUT_c), .SIREN_OUT(SIREN_OUT));
  STATUS_SEND STATUS_SEND_I( .PADDO(STATUS_SEND_c), .STATUS_SEND(STATUS_SEND));
  SERCLK_OUT SERCLK_OUT_I( .PADDO(SERCLK_OUT_c), .SERCLK_OUT(SERCLK_OUT));
  RESET_OUT RESET_OUT_I( .PADDO(GND_net), .RESET_OUT(RESET_OUT));
  SENSOR1_IN SENSOR1_IN_I( .PADDI(SENSOR1_IN_c), .SENSOR1_IN(SENSOR1_IN));
  SENSOR2_IN SENSOR2_IN_I( .PADDI(SENSOR2_IN_c), .SENSOR2_IN(SENSOR2_IN));
endmodule

module STATE_OUT_serial_SLICE_0 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_33 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module STATE_OUT_serial_SLICE_1 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_31 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_2 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_29 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_27 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_4 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_25 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_5 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_23 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_6 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_21 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_7 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_19 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_12 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module STATE_OUT_serial_SLICE_13 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_14 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_15 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \STATE_OUT/serial/sub_11_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_17 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \mainTimer/add_4_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_18 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \mainTimer/add_4_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_19 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \mainTimer/add_4_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_20 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \mainTimer/add_4_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_21 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \mainTimer/add_4_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_22 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \mainTimer/add_4_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_23 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \mainTimer/add_4_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_24 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \mainTimer/add_4_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \mainTimer/add_4_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_26 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \mainTimer/add_4_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_SLICE_28 ( input DI1, DI0, D1, C1, B1, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \STATE_OUT/i1122_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \STATE_OUT/i1114_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \STATE_OUT/cont_108__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \STATE_OUT/cont_108__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module STATE_OUT_SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \STATE_OUT/i1136_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \STATE_OUT/i1129_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \STATE_OUT/cont_108__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \STATE_OUT/cont_108__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_32 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \STATE_OUT.serial.SLICE_32_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \STATE_OUT.serial.SLICE_32_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20006 \STATE_OUT/serial/aux_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/aux_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20006 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module STATE_OUT_SLICE_33 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \STATE_OUT/i1_2_lut_3_lut_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40008 \STATE_OUT/i1_2_lut_3_lut_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_39 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \STATE_OUT/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40010 \STATE_OUT/i1_2_lut_3_lut_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_41 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \STATE_OUT/counter_31__I_58_i6_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40012 \STATE_OUT/counter_31__I_58_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_43 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \STATE_OUT/counter_31__I_58_i8_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40014 \STATE_OUT/counter_31__I_58_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_45 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \STATE_OUT/counter_31__I_58_i10_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40014 \STATE_OUT/counter_31__I_58_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i9 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_47 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \STATE_OUT/counter_31__I_58_i12_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40017 \STATE_OUT/counter_31__I_58_i11_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i10 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_49 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \STATE_OUT/counter_31__I_58_i14_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40018 \STATE_OUT/counter_31__I_58_i13_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i13 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i12 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_51 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40019 \STATE_OUT/counter_31__I_58_i16_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40012 \STATE_OUT/counter_31__I_58_i15_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i14 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_53 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \STATE_OUT/counter_31__I_58_i18_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40021 \STATE_OUT/counter_31__I_58_i17_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i16 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_55 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \STATE_OUT/counter_31__I_58_i20_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40018 \STATE_OUT/counter_31__I_58_i19_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module STATE_OUT_SLICE_57 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 \STATE_OUT/counter_31__I_58_i22_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40023 \STATE_OUT/counter_31__I_58_i21_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_59 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 \STATE_OUT/counter_31__I_58_i24_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40025 \STATE_OUT/counter_31__I_58_i23_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_61 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \STATE_OUT/counter_31__I_58_i26_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40026 \STATE_OUT/counter_31__I_58_i25_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i25 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_63 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \STATE_OUT/counter_31__I_58_i28_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40018 \STATE_OUT/counter_31__I_58_i27_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i27 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i26 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module STATE_OUT_SLICE_65 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \STATE_OUT/counter_31__I_58_i30_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40017 \STATE_OUT/counter_31__I_58_i29_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i29 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i28 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module STATE_OUT_SLICE_67 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 \STATE_OUT/counter_31__I_58_i32_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40028 \STATE_OUT/counter_31__I_58_i31_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/counter_i31 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/counter_i30 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_71 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \mainTimer.SLICE_71_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i3_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20030 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module mainTimer_SLICE_72 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \mainTimer.SLICE_72_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i1_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_73 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \mainTimer.SLICE_73_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i11_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_74 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \mainTimer.SLICE_74_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i10_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_75 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \mainTimer.SLICE_75_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i9_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_78 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \mainTimer.SLICE_78_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i4_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_81 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40033 \mainTimer.SLICE_81_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i2_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_83 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \mainTimer.SLICE_83_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i17_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_84 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \mainTimer.SLICE_84_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i14_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_85 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \mainTimer.SLICE_85_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i16_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_86 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \mainTimer.SLICE_86_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i0_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_87 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \mainTimer.SLICE_87_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i13_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_88 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \mainTimer.SLICE_88_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i5_reset ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_89 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \mainTimer.SLICE_89_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i4_reset ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_90 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \mainTimer.SLICE_90_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i0_reset ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_91 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \mainTimer.SLICE_91_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i15_reset ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_92 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \mainTimer.SLICE_92_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i17_reset ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_94 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40034 \mainTimer.i695_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20030 \mainTimer/clkFinish_set ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xAC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_95 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40033 \mainTimer.SLICE_95_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i16_reset ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_96 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40034 \mainTimer.i695_2_lut$r4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \mainTimer/clkFinish_reset ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_97 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \mainTimer.SLICE_97_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i14_reset ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_98 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \mainTimer.SLICE_98_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i3_reset ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_99 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \mainTimer.SLICE_99_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i13_reset ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_100 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \mainTimer.SLICE_100_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i6_reset ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_101 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \mainTimer.SLICE_101_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i7_reset ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_102 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40033 \mainTimer.SLICE_102_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i8_reset ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_103 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \mainTimer.SLICE_103_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i9_reset ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_104 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \mainTimer.SLICE_104_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i10_reset ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_105 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \mainTimer.SLICE_105_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i1_reset ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_106 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40033 \mainTimer.SLICE_106_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i11_reset ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_107 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \mainTimer.SLICE_107_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \mainTimer/clkCont_i12_reset ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_108 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \mainTimer.SLICE_108_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20030 \mainTimer/clkCont_i12_set ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_109 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i1_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 i1964_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x050F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x5455") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_110 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 i345_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 i1_4_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_111 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \mainTimer.clkCont_17__N_23_I_0_23_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \mainTimer.clkCont_17__N_23_I_0_5_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_113 ( input C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \mainTimer/i316_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \mainTimer.i389_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_115 ( input C0, output F0 );
  wire   GNDI;

  lut40043 \mainTimer/i317_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_116 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \mainTimer/i245_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \mainTimer.i347_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x5D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_117 ( input A0, output F0 );
  wire   GNDI;

  lut40046 \mainTimer/i318_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_118 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \mainTimer/i269_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \mainTimer.i374_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_119 ( input A0, output F0 );
  wire   GNDI;

  lut40046 \mainTimer/i319_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_120 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \mainTimer/i277_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \mainTimer.i384_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x4E44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_121 ( input A0, output F0 );
  wire   GNDI;

  lut40046 \mainTimer/i320_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_122 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \mainTimer/i265_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \mainTimer.i369_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_123 ( input DI1, C1, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40051 \mainTimer.SLICE_123_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \mainTimer/i321_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20030 \mainTimer/clkCont_i15_set ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_124 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \mainTimer/i273_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \mainTimer.i379_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_125 ( input C0, output F0 );
  wire   GNDI;

  lut40043 \mainTimer/i322_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_126 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \mainTimer/i253_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \mainTimer.i359_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x2E22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_127 ( input DI1, A1, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40055 \mainTimer.SLICE_127_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \mainTimer/i323_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20030 \mainTimer/clkCont_i5_set ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_128 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \mainTimer/i309_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \mainTimer.i429_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x4F40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_129 ( input DI1, C1, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40051 \mainTimer.SLICE_129_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \mainTimer/i324_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20030 \mainTimer/clkCont_i6_set ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_130 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \mainTimer/i305_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \mainTimer.i424_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x3B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_131 ( input C0, output F0 );
  wire   GNDI;

  lut40043 \mainTimer/i325_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_132 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \mainTimer/i313_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \mainTimer.i434_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_133 ( input DI1, B1, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40061 \mainTimer.SLICE_133_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \mainTimer/i326_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20030 \mainTimer/clkCont_i7_set ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_134 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \mainTimer/i301_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \mainTimer.i419_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_135 ( input DI1, C1, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40051 \mainTimer.SLICE_135_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \mainTimer/i327_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20030 \mainTimer/clkCont_i8_set ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module mainTimer_SLICE_136 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \mainTimer/i297_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \mainTimer.i414_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_137 ( input C0, output F0 );
  wire   GNDI;

  lut40043 \mainTimer/i328_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_138 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \mainTimer/i293_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \mainTimer.i409_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x5C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_139 ( input C0, output F0 );
  wire   GNDI;

  lut40043 \mainTimer/i329_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_140 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \mainTimer/i289_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \mainTimer.i404_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_141 ( input A0, output F0 );
  wire   GNDI;

  lut40046 \mainTimer/i330_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_142 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \mainTimer/i285_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \mainTimer.i399_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_143 ( input A0, output F0 );
  wire   GNDI;

  lut40046 \mainTimer/i331_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_144 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \mainTimer/i241_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \mainTimer.i439_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_145 ( input A0, output F0 );
  wire   GNDI;

  lut40046 \mainTimer/i332_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_146 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \mainTimer/i249_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \mainTimer.i352_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_147 ( input C0, output F0 );
  wire   GNDI;

  lut40043 \mainTimer/i333_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_148 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \mainTimer/i281_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \mainTimer.i394_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x22E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_149 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \mainTimer/i257_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \mainTimer/i364_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_151 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 aux_3__I_0_i2_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \STATE_OUT/serial/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_153 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40071 \STATE_OUT/serial/i18_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \STATE_OUT/serial/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_155 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40073 \STATE_OUT/serial/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40074 \STATE_OUT/serial/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \STATE_OUT/serial/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40076 \STATE_OUT/serial/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \STATE_OUT/serial/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40078 \STATE_OUT/serial/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \STATE_OUT/serial/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_160 ( input D1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40080 \STATE_OUT/serial/i1_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \STATE_OUT/serial/i1961_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40082 \STATE_OUT/serial/counter_31__N_279[0]_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40083 \STATE_OUT/serial/aux_3__I_0_i4_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_162 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40084 \STATE_OUT.serial.SLICE_162_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \STATE_OUT/serial/aux_3__I_0_i3_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/aux_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_163 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40086 \mainTimer/clkCont_17__N_23_I_0_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \mainTimer/clkCont_17__N_23_I_0_37_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40088 \mainTimer/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \mainTimer/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_167 ( input DI1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40055 \mainTimer.SLICE_167_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \mainTimer/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \mainTimer/clkCont_i2_reset ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40091 \mainTimer/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \mainTimer/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_173 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40076 \mainTimer/i6_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \mainTimer/i261_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_175 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \mainTimer.clkCont_17__N_23_I_0_36_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \mainTimer.clkCont_17__N_23_I_0_18_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x8C8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_177 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \mainTimer.clkCont_17__N_23_I_0_20_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \mainTimer.clkCont_17__N_23_I_0_2_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x8A8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_179 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40097 \mainTimer.clkCont_17__N_23_I_0_22_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \mainTimer.clkCont_17__N_23_I_0_4_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_181 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \mainTimer.clkCont_17__N_23_I_0_19_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \mainTimer.clkCont_17__I_0_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_183 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \mainTimer.clkCont_17__N_23_I_0_21_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \mainTimer.clkCont_17__N_23_I_0_3_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x88AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_185 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \mainTimer.clkCont_17__N_23_I_0_34_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \mainTimer.clkCont_17__N_23_I_0_16_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_187 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \mainTimer.clkCont_17__N_23_I_0_31_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \mainTimer.clkCont_17__N_23_I_0_13_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xB0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_189 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \mainTimer.clkCont_17__N_23_I_0_30_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \mainTimer.clkCont_17__N_23_I_0_12_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x88CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_191 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \mainTimer.clkCont_17__N_23_I_0_32_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \mainTimer.clkCont_17__N_23_I_0_14_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_193 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \mainTimer.clkCont_17__N_23_I_0_29_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \mainTimer.clkCont_17__N_23_I_0_11_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xD0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_195 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \mainTimer.clkCont_17__N_23_I_0_28_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \mainTimer.clkCont_17__N_23_I_0_10_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xF500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_197 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \mainTimer.clkCont_17__N_23_I_0_27_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \mainTimer.clkCont_17__N_23_I_0_9_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_199 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40111 \mainTimer.clkCont_17__N_23_I_0_26_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \mainTimer.clkCont_17__N_23_I_0_8_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_201 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \mainTimer.clkCont_17__N_23_I_0_25_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \mainTimer.clkCont_17__N_23_I_0_7_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xDD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_203 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40097 \mainTimer.clkCont_17__N_23_I_0_35_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \mainTimer.clkCont_17__N_23_I_0_17_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mainTimer_SLICE_205 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40114 \mainTimer.clkCont_17__N_23_I_0_33_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \mainTimer.clkCont_17__N_23_I_0_15_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xF050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mainTimer_SLICE_207 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 \mainTimer.clkCont_17__N_23_I_0_24_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \mainTimer.clkCont_17__N_23_I_0_6_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xAA22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_209 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40118 \STATE_OUT/serial/n2918_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \STATE_OUT/serial/aux_3__I_0_i1_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20006 \STATE_OUT/serial/status_out ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_215 ( input DI1, D1, C1, B1, A1, D0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40120 \STATE_OUT/serial/i988_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \STATE_OUT/i1_2_lut_adj_62 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/init_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xC8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_216 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40122 \STATE_OUT/serial/i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \STATE_OUT/serial/i696_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_217 ( input D0, C0, B0, A0, output F0 );

  lut40124 \STATE_OUT/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_220 ( input D1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \STATE_OUT/i1_2_lut_adj_63 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \STATE_OUT/serial/i714_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_222 ( input D0, C0, B0, A0, output F0 );

  lut40127 \STATE_OUT/serial/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_223 ( output F0 );
  wire   GNDI;

  lut40128 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_224 ( output F0 );
  wire   GNDI;

  lut40129 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_225 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40130 SLICE_225_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 i343_4_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \STATE_OUT/serial/aux_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_226 ( input DI1, D1, B1, C0, B0, A0, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40132 \STATE_OUT/i1_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \STATE_OUT/i1125_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20030 \STATE_OUT/waiting_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_SLICE_227 ( input DI1, A1, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40055 \STATE_OUT.SLICE_227_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \STATE_OUT/state_send_I_0_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20006 \STATE_OUT/serial/status_send ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module STATE_OUT_SLICE_229 ( input C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40134 \STATE_OUT/i1_2_lut_adj_65 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \STATE_OUT/i1_2_lut_adj_64 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_232 ( input C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40136 \STATE_OUT/serial/i729_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \STATE_OUT/serial/i730_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_234 ( input B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \STATE_OUT/serial/i727_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \STATE_OUT/serial/i728_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_236 ( input D1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40140 \STATE_OUT/serial/i719_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \STATE_OUT/serial/i726_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_238 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 \STATE_OUT/serial/i717_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \STATE_OUT/serial/i718_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_240 ( input B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \STATE_OUT/serial/i715_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \STATE_OUT/serial/i716_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_242 ( input D1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40132 \STATE_OUT/serial/i712_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \STATE_OUT/serial/i713_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_244 ( input D1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40132 \STATE_OUT/serial/i710_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \STATE_OUT/serial/i711_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_246 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \STATE_OUT/serial/i708_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \STATE_OUT/serial/i709_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_248 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 \STATE_OUT/serial/i706_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \STATE_OUT/serial/i707_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_250 ( input D1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40146 \STATE_OUT/serial/i704_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \STATE_OUT/serial/i705_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_252 ( input C1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40144 \STATE_OUT/serial/i702_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \STATE_OUT/serial/i703_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATE_OUT_serial_SLICE_254 ( input B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40148 \STATE_OUT/serial/i700_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \STATE_OUT/serial/i701_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module STATE_OUT_serial_SLICE_256 ( input C1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40136 \STATE_OUT/serial/i697_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \STATE_OUT/serial/i698_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module OSCInst1 ( input CLKLFPU, CLKLFEN, output CLKLF );
  wire   GNDI;

  LSOSC_CORE_B OSCInst1( .CLKLFPU(CLKLFPU), .CLKLFEN(CLKLFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKLF(CLKLF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module LSOSC_CORE_B ( input CLKLFPU, CLKLFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKLF );

  LSOSC_CORE INST10( .CLKLFPU(CLKLFPU), .CLKLFEN(CLKLFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKLF(CLKLF));
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module STATUS_OUT ( input PADDO, output STATUS_OUT );
  wire   VCCI;

  BB_B_B \STATUS_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(STATUS_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => STATUS_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module SIREN_OUT ( input PADDO, output SIREN_OUT );
  wire   VCCI;

  BB_B_B \SIREN_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(SIREN_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => SIREN_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module STATUS_SEND ( input PADDO, output STATUS_SEND );
  wire   VCCI;

  BB_B_B \STATUS_SEND_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(STATUS_SEND));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => STATUS_SEND) = (0:0:0,0:0:0);
  endspecify

endmodule

module SERCLK_OUT ( input PADDO, output SERCLK_OUT );
  wire   VCCI;

  BB_B_B \SERCLK_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(SERCLK_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => SERCLK_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module RESET_OUT ( input PADDO, output RESET_OUT );
  wire   VCCI;

  BB_B_B \RESET_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RESET_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RESET_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module SENSOR1_IN ( output PADDI, input SENSOR1_IN );
  wire   GNDI;

  BB_B_B \SENSOR1_IN_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(SENSOR1_IN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SENSOR1_IN => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module SENSOR2_IN ( output PADDI, input SENSOR2_IN );
  wire   GNDI;

  BB_B_B \SENSOR2_IN_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(SENSOR2_IN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SENSOR2_IN => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
