Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot AES_TB_func_synth --prj C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.sim/sim_1/synth/func/AES_TB.prj xil_defaultlib.AES_TB 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.sim/sim_1/synth/func/AES_TB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd" into library xil_defaultlib
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_SB> does not exist in entity <AES_Crypto>.  Please compare the definition of block <AES_Crypto> to its component declaration and its instantion to detect the mismatch. [C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd:68]
ERROR: [VRFC 10-718] formal port <bi_encrypt> does not exist in entity <AES_Crypto>.  Please compare the definition of block <AES_Crypto> to its component declaration and its instantion to detect the mismatch. [C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd:69]
ERROR: [VRFC 10-718] formal port <bi_decrypt> does not exist in entity <AES_Crypto>.  Please compare the definition of block <AES_Crypto> to its component declaration and its instantion to detect the mismatch. [C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd:70]
ERROR: [VRFC 10-718] formal port <k0> does not exist in entity <AES_Crypto>.  Please compare the definition of block <AES_Crypto> to its component declaration and its instantion to detect the mismatch. [C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd:71]
ERROR: [VRFC 10-718] formal port <en_encrypt> does not exist in entity <AES_Crypto>.  Please compare the definition of block <AES_Crypto> to its component declaration and its instantion to detect the mismatch. [C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd:72]
ERROR: [VRFC 10-718] formal port <en_decrypt> does not exist in entity <AES_Crypto>.  Please compare the definition of block <AES_Crypto> to its component declaration and its instantion to detect the mismatch. [C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd:73]
ERROR: [VRFC 10-718] formal port <en_KE> does not exist in entity <AES_Crypto>.  Please compare the definition of block <AES_Crypto> to its component declaration and its instantion to detect the mismatch. [C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd:74]
ERROR: [VRFC 10-718] formal port <rdy_encrypt> does not exist in entity <AES_Crypto>.  Please compare the definition of block <AES_Crypto> to its component declaration and its instantion to detect the mismatch. [C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd:78]
ERROR: [VRFC 10-718] formal port <rdy_decrypt> does not exist in entity <AES_Crypto>.  Please compare the definition of block <AES_Crypto> to its component declaration and its instantion to detect the mismatch. [C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd:79]
ERROR: [VRFC 10-718] formal port <rdy_KE> does not exist in entity <AES_Crypto>.  Please compare the definition of block <AES_Crypto> to its component declaration and its instantion to detect the mismatch. [C:/Users/Janier Arias Garcia/Documents/Projeto Caio/project_AES/project_AES.srcs/sim_1/imports/project_TCC_v1.srcs/sim_AES/new/AES_TB.vhd:80]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit aes_tb in library work failed.
