$date
	Fri Mar 22 11:50:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shift_left_tb $end
$scope module left $end
$var wire 20 ! a [19:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # clk $end
$var reg 20 $ c [19:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
b1 "
b1010 !
$end
#5
b10100 $
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
