#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaad9c5bcb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaad9c407d0 .scope autofunction.vec4.s32, "pow10" "pow10" 3 7, 3 7 0, S_0xaaaad9c5bcb0;
 .timescale 0 0;
v0xaaaad9c3ca40_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaad9c407d0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaad9c3ca40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 1410065408, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaad9c5be40 .scope module, "aoc2_tb" "aoc2_tb" 4 1;
 .timescale 0 0;
v0xaaaad9c84490_0 .var "clock", 0 0;
v0xaaaad9c84560_0 .net "digs_out", 31 0, v0xaaaad9c842d0_0;  1 drivers
v0xaaaad9c84650_0 .var "n_in", 31 0;
v0xaaaad9c84740_0 .var "reset", 0 0;
E_0xaaaad9c588a0 .event negedge, v0xaaaad9c82ce0_0;
S_0xaaaad9c81f90 .scope module, "gc" "group_count" 4 13, 5 3 0, S_0xaaaad9c5be40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 32 "n_digs_in";
    .port_info 4 /OUTPUT 64 "count_out";
P_0xaaaad9c82190 .param/l "group_count_n" 0 5 4, +C4<00000000000000000000000000000010>;
v0xaaaad9c37c10_0 .var "M", 31 0;
v0xaaaad9c39900_0 .var "M_reg", 31 0;
v0xaaaad9c823f0_0 .var "N", 31 0;
v0xaaaad9c824b0_0 .var "N_reg", 31 0;
v0xaaaad9c82590_0 .var "S", 31 0;
v0xaaaad9c826c0_0 .var "S_reg", 31 0;
L_0xffffb6100018 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaad9c827a0_0 .net/2u *"_ivl_0", 31 0, L_0xffffb6100018;  1 drivers
L_0xffffb61000f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaad9c82880_0 .net/2s *"_ivl_12", 31 0, L_0xffffb61000f0;  1 drivers
v0xaaaad9c82960_0 .net *"_ivl_2", 31 0, L_0xaaaad9c96450;  1 drivers
L_0xffffb6100060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad9c82a40_0 .net/2u *"_ivl_4", 31 0, L_0xffffb6100060;  1 drivers
L_0xffffb61000a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaad9c82b20_0 .net/2u *"_ivl_8", 31 0, L_0xffffb61000a8;  1 drivers
v0xaaaad9c82c00_0 .net "block_size", 31 0, L_0xaaaad9c96690;  1 drivers
v0xaaaad9c82ce0_0 .net "clock", 0 0, v0xaaaad9c84490_0;  1 drivers
v0xaaaad9c82da0_0 .var "count_out", 63 0;
v0xaaaad9c82e80_0 .var "cur_base", 31 0;
v0xaaaad9c82f60_0 .net "group_en", 0 0, L_0xaaaad9c96520;  1 drivers
v0xaaaad9c83020_0 .var/2u "k", 31 0;
v0xaaaad9c83100_0 .var "lb", 31 0;
v0xaaaad9c831e0_0 .var "lb_reg", 31 0;
v0xaaaad9c832c0_0 .net "n_digs_in", 31 0, v0xaaaad9c842d0_0;  alias, 1 drivers
v0xaaaad9c833a0_0 .net "n_in", 31 0, v0xaaaad9c84650_0;  1 drivers
v0xaaaad9c83480_0 .var/2u "pow_m", 31 0;
v0xaaaad9c83560_0 .net "reset", 0 0, v0xaaaad9c84740_0;  1 drivers
v0xaaaad9c83620_0 .var "tmp_sum", 63 0;
v0xaaaad9c83700_0 .var/2s "tmp_sum_cycles", 31 0;
v0xaaaad9c837e0_0 .net "tmp_sum_ready", 0 0, L_0xaaaad9c96760;  1 drivers
v0xaaaad9c838a0_0 .var "tmp_sum_reg", 63 0;
v0xaaaad9c83980_0 .var "ub", 31 0;
v0xaaaad9c83a60_0 .var "ub_cand_0", 31 0;
v0xaaaad9c83b40_0 .var "ub_cand_1", 31 0;
v0xaaaad9c83c20_0 .var "ub_reg", 31 0;
E_0xaaaad9c28e70 .event posedge, v0xaaaad9c82ce0_0;
E_0xaaaad9c63b80/0 .event edge, v0xaaaad9c831e0_0, v0xaaaad9c83c20_0, v0xaaaad9c826c0_0, v0xaaaad9c824b0_0;
E_0xaaaad9c63b80/1 .event edge, v0xaaaad9c82e80_0, v0xaaaad9c39900_0;
E_0xaaaad9c63b80 .event/or E_0xaaaad9c63b80/0, E_0xaaaad9c63b80/1;
E_0xaaaad9c63d00 .event edge, v0xaaaad9c82c00_0, v0xaaaad9c833a0_0, v0xaaaad9c82e80_0;
L_0xaaaad9c96450 .arith/mod 32, v0xaaaad9c842d0_0, L_0xffffb6100018;
L_0xaaaad9c96520 .cmp/eq 32, L_0xaaaad9c96450, L_0xffffb6100060;
L_0xaaaad9c96690 .arith/div 32, v0xaaaad9c842d0_0, L_0xffffb61000a8;
L_0xaaaad9c96760 .cmp/eq 32, v0xaaaad9c83700_0, L_0xffffb61000f0;
S_0xaaaad9c83da0 .scope module, "get_digs_0" "get_digs" 4 7, 6 3 0, S_0xaaaad9c5be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "n_in";
    .port_info 1 /OUTPUT 32 "digs_out";
v0xaaaad9c842d0_0 .var "digs_out", 31 0;
v0xaaaad9c843b0_0 .net "n_in", 31 0, v0xaaaad9c84650_0;  alias, 1 drivers
E_0xaaaad9c83f50 .event edge, v0xaaaad9c833a0_0;
S_0xaaaad9c83fd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 12, 6 12 0, S_0xaaaad9c83da0;
 .timescale 0 0;
v0xaaaad9c841d0_0 .var/2s "i", 31 0;
S_0xaaaad9c5bfd0 .scope module, "prim_calc" "prim_calc" 5 105;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "cur_base_in";
    .port_info 3 /INPUT 32 "block_size_in";
    .port_info 4 /INPUT 32 "ub_in";
    .port_info 5 /OUTPUT 64 "prim_sub_out";
P_0xaaaad9c34980 .param/l "r" 0 5 106, +C4<00000000000000000000000000000001>;
L_0xaaaad9c614d0 .functor AND 1, L_0xaaaad9c96a50, L_0xaaaad9c96bc0, C4<1>, C4<1>;
v0xaaaad9c848c0_0 .var "BM", 31 0;
v0xaaaad9c849c0_0 .var "BM_reg", 31 0;
v0xaaaad9c84aa0_0 .var "M", 31 0;
v0xaaaad9c84b90_0 .var "M_reg", 31 0;
v0xaaaad9c84c70_0 .var "N", 31 0;
v0xaaaad9c84da0_0 .var "N_reg", 31 0;
v0xaaaad9c84e80_0 .var "PS", 63 0;
v0xaaaad9c84f60_0 .var "S", 31 0;
v0xaaaad9c85040_0 .var "S_reg", 31 0;
L_0xffffb6100138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaad9c85120_0 .net/2u *"_ivl_0", 31 0, L_0xffffb6100138;  1 drivers
v0xaaaad9c85200_0 .net *"_ivl_10", 0 0, L_0xaaaad9c96bc0;  1 drivers
v0xaaaad9c852c0_0 .net *"_ivl_2", 31 0, L_0xaaaad9c96930;  1 drivers
L_0xffffb6100180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad9c853a0_0 .net/2u *"_ivl_4", 31 0, L_0xffffb6100180;  1 drivers
v0xaaaad9c85480_0 .net *"_ivl_6", 0 0, L_0xaaaad9c96a50;  1 drivers
L_0xffffb61001c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaad9c85540_0 .net/2u *"_ivl_8", 31 0, L_0xffffb61001c8;  1 drivers
o0xffffb6149a98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xaaaad9c85620_0 .net "block_size_in", 31 0, o0xffffb6149a98;  0 drivers
o0xffffb6149ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaad9c85700_0 .net "clock", 0 0, o0xffffb6149ac8;  0 drivers
o0xffffb6149af8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xaaaad9c858d0_0 .net "cur_base_in", 31 0, o0xffffb6149af8;  0 drivers
v0xaaaad9c859b0_0 .var/2u "k", 31 0;
v0xaaaad9c85a90_0 .var "lb_r", 31 0;
v0xaaaad9c85b70_0 .var "lb_r_reg", 31 0;
v0xaaaad9c85c50_0 .var/2u "pow_m", 31 0;
v0xaaaad9c85d30_0 .net "prim_en", 0 0, L_0xaaaad9c614d0;  1 drivers
v0xaaaad9c85df0_0 .var "prim_sub_out", 63 0;
v0xaaaad9c85ed0_0 .var "rep_base", 31 0;
o0xffffb6149c78 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaad9c85fb0_0 .net "reset", 0 0, o0xffffb6149c78;  0 drivers
o0xffffb6149ca8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xaaaad9c86070_0 .net "ub_in", 31 0, o0xffffb6149ca8;  0 drivers
v0xaaaad9c86150_0 .var "ub_r", 31 0;
v0xaaaad9c86230_0 .var "ub_r_reg", 31 0;
E_0xaaaad9c847e0 .event posedge, v0xaaaad9c85700_0;
E_0xaaaad9c84840/0 .event edge, v0xaaaad9c86070_0, v0xaaaad9c85ed0_0, v0xaaaad9c85b70_0, v0xaaaad9c86230_0;
E_0xaaaad9c84840/1 .event edge, v0xaaaad9c85040_0, v0xaaaad9c84da0_0, v0xaaaad9c858d0_0;
E_0xaaaad9c84840 .event/or E_0xaaaad9c84840/0, E_0xaaaad9c84840/1;
L_0xaaaad9c96930 .arith/mod 32, o0xffffb6149a98, L_0xffffb6100138;
L_0xaaaad9c96a50 .cmp/eq 32, L_0xaaaad9c96930, L_0xffffb6100180;
L_0xaaaad9c96bc0 .cmp/gt 32, o0xffffb6149a98, L_0xffffb61001c8;
    .scope S_0xaaaad9c83da0;
T_1 ;
Ewait_0 .event/or E_0xaaaad9c83f50, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaad9c842d0_0, 0, 32;
    %fork t_1, S_0xaaaad9c83fd0;
    %jmp t_0;
    .scope S_0xaaaad9c83fd0;
t_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaad9c841d0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0xaaaad9c841d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0xaaaad9c843b0_0;
    %alloc S_0xaaaad9c407d0;
    %load/vec4 v0xaaaad9c841d0_0;
    %store/vec4 v0xaaaad9c3ca40_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaad9c407d0;
    %free S_0xaaaad9c407d0;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0xaaaad9c841d0_0;
    %store/vec4 v0xaaaad9c842d0_0, 0, 32;
T_1.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0xaaaad9c841d0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0xaaaad9c841d0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0xaaaad9c83da0;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xaaaad9c81f90;
T_2 ;
    %wait E_0xaaaad9c28e70;
    %load/vec4 v0xaaaad9c83560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c82e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c83020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c83480_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaad9c83020_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0xaaaad9c83020_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad9c83020_0, 0;
    %alloc S_0xaaaad9c407d0;
    %load/vec4 v0xaaaad9c83020_0;
    %load/vec4 v0xaaaad9c82c00_0;
    %mul;
    %store/vec4 v0xaaaad9c3ca40_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaad9c407d0;
    %free S_0xaaaad9c407d0;
    %cast2;
    %assign/vec4 v0xaaaad9c83480_0, 0;
    %load/vec4 v0xaaaad9c83480_0;
    %load/vec4 v0xaaaad9c82e80_0;
    %add;
    %assign/vec4 v0xaaaad9c82e80_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaad9c81f90;
T_3 ;
Ewait_1 .event/or E_0xaaaad9c63d00, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaaad9c82c00_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %alloc S_0xaaaad9c407d0;
    %load/vec4 v0xaaaad9c82c00_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaad9c3ca40_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaad9c407d0;
    %free S_0xaaaad9c407d0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0xaaaad9c83100_0, 0, 32;
    %alloc S_0xaaaad9c407d0;
    %load/vec4 v0xaaaad9c82c00_0;
    %store/vec4 v0xaaaad9c3ca40_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaad9c407d0;
    %free S_0xaaaad9c407d0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaad9c83a60_0, 0, 32;
    %load/vec4 v0xaaaad9c833a0_0;
    %load/vec4 v0xaaaad9c82e80_0;
    %div;
    %store/vec4 v0xaaaad9c83b40_0, 0, 32;
    %load/vec4 v0xaaaad9c83a60_0;
    %load/vec4 v0xaaaad9c83b40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0xaaaad9c83a60_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0xaaaad9c83b40_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0xaaaad9c83980_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaad9c81f90;
T_4 ;
    %wait E_0xaaaad9c28e70;
    %load/vec4 v0xaaaad9c83560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c831e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c83c20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaad9c83100_0;
    %assign/vec4 v0xaaaad9c831e0_0, 0;
    %load/vec4 v0xaaaad9c83980_0;
    %assign/vec4 v0xaaaad9c83c20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaad9c81f90;
T_5 ;
Ewait_2 .event/or E_0xaaaad9c63b80, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaad9c831e0_0;
    %load/vec4 v0xaaaad9c83c20_0;
    %add;
    %store/vec4 v0xaaaad9c82590_0, 0, 32;
    %load/vec4 v0xaaaad9c83c20_0;
    %load/vec4 v0xaaaad9c831e0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaad9c823f0_0, 0, 32;
    %load/vec4 v0xaaaad9c826c0_0;
    %load/vec4 v0xaaaad9c824b0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaad9c37c10_0, 0, 32;
    %load/vec4 v0xaaaad9c82e80_0;
    %pad/u 64;
    %load/vec4 v0xaaaad9c39900_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaad9c83620_0, 0, 64;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaaaad9c81f90;
T_6 ;
    %wait E_0xaaaad9c28e70;
    %load/vec4 v0xaaaad9c83560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c826c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c824b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c39900_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaad9c83620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c83700_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaaaad9c82590_0;
    %assign/vec4 v0xaaaad9c826c0_0, 0;
    %load/vec4 v0xaaaad9c823f0_0;
    %assign/vec4 v0xaaaad9c824b0_0, 0;
    %load/vec4 v0xaaaad9c37c10_0;
    %assign/vec4 v0xaaaad9c39900_0, 0;
    %load/vec4 v0xaaaad9c83620_0;
    %assign/vec4 v0xaaaad9c838a0_0, 0;
    %load/vec4 v0xaaaad9c83700_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz  T_6.2, 5;
    %load/vec4 v0xaaaad9c83700_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad9c83700_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaad9c5be40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaad9c84490_0;
    %inv;
    %store/vec4 v0xaaaad9c84490_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0xaaaad9c5be40;
T_8 ;
    %vpi_call/w 4 21 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaad9c5be40 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xaaaad9c5be40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad9c84490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad9c84740_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaad9c588a0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad9c84740_0, 0, 1;
    %wait E_0xaaaad9c588a0;
    %pushi/vec4 2843, 0, 32;
    %store/vec4 v0xaaaad9c84650_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 20, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaad9c588a0;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 34 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xaaaad9c5bfd0;
T_10 ;
    %wait E_0xaaaad9c847e0;
    %load/vec4 v0xaaaad9c85fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c85ed0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0xaaaad9c859b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c85c50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaad9c859b0_0;
    %load/vec4 v0xaaaad9c85620_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %jmp/0xz  T_10.2, 5;
    %load/vec4 v0xaaaad9c859b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad9c859b0_0, 0;
    %load/vec4 v0xaaaad9c859b0_0;
    %muli 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad9c85c50_0, 0;
    %load/vec4 v0xaaaad9c85ed0_0;
    %alloc S_0xaaaad9c407d0;
    %load/vec4 v0xaaaad9c85c50_0;
    %store/vec4 v0xaaaad9c3ca40_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaad9c407d0;
    %free S_0xaaaad9c407d0;
    %add;
    %assign/vec4 v0xaaaad9c85ed0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaad9c5bfd0;
T_11 ;
Ewait_3 .event/or E_0xaaaad9c84840, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaad9c85a90_0, 0, 32;
    %load/vec4 v0xaaaad9c86070_0;
    %load/vec4 v0xaaaad9c85ed0_0;
    %div;
    %store/vec4 v0xaaaad9c86150_0, 0, 32;
    %load/vec4 v0xaaaad9c85b70_0;
    %load/vec4 v0xaaaad9c86230_0;
    %add;
    %store/vec4 v0xaaaad9c84f60_0, 0, 32;
    %load/vec4 v0xaaaad9c86230_0;
    %load/vec4 v0xaaaad9c85b70_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaad9c84c70_0, 0, 32;
    %load/vec4 v0xaaaad9c85040_0;
    %load/vec4 v0xaaaad9c84da0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaad9c84aa0_0, 0, 32;
    %load/vec4 v0xaaaad9c858d0_0;
    %load/vec4 v0xaaaad9c85ed0_0;
    %mul;
    %store/vec4 v0xaaaad9c848c0_0, 0, 32;
    %load/vec4 v0xaaaad9c85b70_0;
    %load/vec4 v0xaaaad9c86230_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0xaaaad9c848c0_0;
    %pad/u 64;
    %load/vec4 v0xaaaad9c84aa0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0xaaaad9c84e80_0, 0, 64;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xaaaad9c5bfd0;
T_12 ;
    %wait E_0xaaaad9c847e0;
    %load/vec4 v0xaaaad9c85fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c86230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c85b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c85040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c84da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c84b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad9c849c0_0, 0;
    %load/vec4 v0xaaaad9c84e80_0;
    %assign/vec4 v0xaaaad9c85df0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaad9c86150_0;
    %assign/vec4 v0xaaaad9c86230_0, 0;
    %load/vec4 v0xaaaad9c85a90_0;
    %assign/vec4 v0xaaaad9c85b70_0, 0;
    %load/vec4 v0xaaaad9c84f60_0;
    %assign/vec4 v0xaaaad9c85040_0, 0;
    %load/vec4 v0xaaaad9c84c70_0;
    %assign/vec4 v0xaaaad9c84da0_0, 0;
    %load/vec4 v0xaaaad9c84aa0_0;
    %assign/vec4 v0xaaaad9c84b90_0, 0;
    %load/vec4 v0xaaaad9c848c0_0;
    %assign/vec4 v0xaaaad9c849c0_0, 0;
    %load/vec4 v0xaaaad9c84e80_0;
    %assign/vec4 v0xaaaad9c85df0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc2_tb.sv";
    "rtl/src/aoc2.sv";
    "rtl/src/aoc2_utils.sv";
