---
{"dg-publish":true,"permalink":"/eeen-202/eeen-sequential-logic/"}
---


Related: 
Contents: [[EEEN202/EEEN MOC\|EEEN MOC]]
[[UNI MOC\|UNI MOC]]
Hamish Burke || 10-03-2023
***
# Sequential Logic
- Combination of the combinational logic elements as well as memory elements

![500][SCR-20230310-r1t.png]

## Latch
- Asychronous
	- No timing signal in system
- Output triggered by input

### The NAND Gate Latch
![400][SCR-20230310-r63.png]
- Output depends on startup

### Setting the NAND Latch
![400][SCR-20230310-vfc.png]


***

## Flip-flop
- Synchronous
	- Triggered by a clock



