Generated by Fabric Compiler ( version 2021.1-SP7.3 <build 94852> ) at Wed Nov  9 21:01:42 2022


Cell Usage:
GTP_DFF                    1076 uses
GTP_DFF_C                    10 uses
GTP_DFF_CE                  111 uses
GTP_DFF_E                  2867 uses
GTP_DFF_PE                    6 uses
GTP_DFF_R                    32 uses
GTP_DFF_RE                    7 uses
GTP_DFF_SE                    8 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                    101 uses
GTP_LUT2                    977 uses
GTP_LUT3                    339 uses
GTP_LUT4                    731 uses
GTP_LUT5                   1228 uses
GTP_LUT5CARRY              3107 uses
GTP_LUT5M                  1353 uses
GTP_MUX2LUT6                351 uses
GTP_MUX2LUT7                148 uses
GTP_MUX2LUT8                 48 uses
GTP_PLL_E1                    2 uses
GTP_RAM16X1DP               408 uses

I/O ports: 36
GTP_INBUF                  29 uses
GTP_OUTBUF                  7 uses

Mapping Summary:
Total LUTs: 8244 of 17536 (47.01%)
	LUTs as dram: 408 of 4440 (9.19%)
	LUTs as logic: 7836
Total Registers: 4117 of 26304 (15.65%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 36 of 240 (15.00%)


Number of unique control sets : 173
  CLK(nt_hdmi_clk)                                 : 2
  CLK(cal_clk)                                     : 4
  CLK(clk_out1)                                    : 12
  CLK(clk_out2)                                    : 104
  CLK(~cal_clk)                                    : 954
  CLK(led_top_down.led_inst.outputdata_inst.addr_changing), CE(led_top_down.led_inst.outputdata_inst.choose_inst.N82)      : 1
  CLK(led_top_left.led_inst.outputdata_inst.addr_changing), CE(led_top_left.led_inst.outputdata_inst.choose_inst.N82)      : 1
  CLK(led_top_right.led_inst.outputdata_inst.addr_changing), CE(led_top_right.led_inst.outputdata_inst.choose_inst.N82)    : 1
  CLK(led_top_up.led_inst.outputdata_inst.addr_changing), CE(led_top_up.led_inst.outputdata_inst.choose_inst.N82)    : 1
  CLK(clk_out2), CE(led_top_down.led_inst.N94)     : 3
  CLK(clk_out2), CE(led_top_left.led_inst.N94)     : 3
  CLK(clk_out2), CE(led_top_right.led_inst.N94)    : 3
  CLK(clk_out2), CE(led_top_up.led_inst.N94)       : 3
  CLK(clk_out1), CE(led_top_down.led_inst.outputdata_inst.N157)      : 4
  CLK(clk_out1), CE(led_top_left.led_inst.outputdata_inst.N157)      : 4
  CLK(clk_out1), CE(led_top_right.led_inst.outputdata_inst.N157)     : 4
  CLK(clk_out1), CE(led_top_up.led_inst.outputdata_inst.N157)  : 4
  CLK(clk_out1), CE(led_top_down.led_inst.outputdata_inst.N209)      : 5
  CLK(clk_out1), CE(led_top_left.led_inst.outputdata_inst.N209)      : 5
  CLK(clk_out1), CE(led_top_right.led_inst.outputdata_inst.N209)     : 5
  CLK(clk_out1), CE(led_top_up.led_inst.outputdata_inst.N209)  : 5
  CLK(clk_out2), CE(led_top_down.led_inst.N148)    : 5
  CLK(clk_out2), CE(led_top_left.led_inst.N148)    : 5
  CLK(clk_out2), CE(led_top_right.led_inst.N148)   : 5
  CLK(clk_out2), CE(led_top_up.led_inst.N148)      : 5
  CLK(clk_out2), CE(led_top_down.led_inst.N106)    : 6
  CLK(clk_out2), CE(led_top_left.led_inst.N106)    : 6
  CLK(clk_out2), CE(led_top_right.led_inst.N106)   : 6
  CLK(clk_out2), CE(led_top_up.led_inst.N106)      : 6
  CLK(cal_clk), CE(hdmi_input_inst.regester_inst.N369)   : 7
  CLK(clk_out1), CE(led_top_down.led_inst.outputdata_inst.state_3)   : 11
  CLK(clk_out1), CE(led_top_down.led_inst.outputdata_inst.state_4)   : 11
  CLK(clk_out1), CE(led_top_left.led_inst.outputdata_inst.state_3)   : 11
  CLK(clk_out1), CE(led_top_left.led_inst.outputdata_inst.state_4)   : 11
  CLK(clk_out1), CE(led_top_right.led_inst.outputdata_inst.state_3)  : 11
  CLK(clk_out1), CE(led_top_right.led_inst.outputdata_inst.state_4)  : 11
  CLK(clk_out1), CE(led_top_up.led_inst.outputdata_inst.state_3)     : 11
  CLK(clk_out1), CE(led_top_up.led_inst.outputdata_inst.state_4)     : 11
  CLK(cal_clk), CE(data_to_block_inst.N78)         : 21
  CLK(clk_out2), CE(led_top_down.led_inst.N110)    : 24
  CLK(clk_out2), CE(led_top_left.led_inst.N110)    : 24
  CLK(clk_out2), CE(led_top_right.led_inst.N110)   : 24
  CLK(clk_out2), CE(led_top_up.led_inst.N110)      : 24
  CLK(d_ok), CE(cal_block1.N70)                    : 24
  CLK(d_ok), CE(cal_block2.N70)                    : 24
  CLK(d_ok), CE(cal_block3.N70)                    : 24
  CLK(d_ok), CE(cal_block4.N70)                    : 24
  CLK(d_ok), CE(genblk1[0].cal_block_up.N70)       : 24
  CLK(d_ok), CE(genblk1[10].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[11].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[12].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[13].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[14].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[15].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[16].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[17].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[18].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[19].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[1].cal_block_up.N70)       : 24
  CLK(d_ok), CE(genblk1[20].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[21].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[22].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[23].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[24].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[25].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[26].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[27].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[28].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[29].cal_block_up.N70)      : 24
  CLK(d_ok), CE(genblk1[2].cal_block_up.N70)       : 24
  CLK(d_ok), CE(genblk1[3].cal_block_up.N70)       : 24
  CLK(d_ok), CE(genblk1[4].cal_block_up.N70)       : 24
  CLK(d_ok), CE(genblk1[5].cal_block_up.N70)       : 24
  CLK(d_ok), CE(genblk1[6].cal_block_up.N70)       : 24
  CLK(d_ok), CE(genblk1[7].cal_block_up.N70)       : 24
  CLK(d_ok), CE(genblk1[8].cal_block_up.N70)       : 24
  CLK(d_ok), CE(genblk1[9].cal_block_up.N70)       : 24
  CLK(d_ok), CE(genblk2[0].cal_block_down.N70)     : 24
  CLK(d_ok), CE(genblk2[10].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[11].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[12].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[13].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[14].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[15].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[16].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[17].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[18].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[19].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[1].cal_block_down.N70)     : 24
  CLK(d_ok), CE(genblk2[20].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[21].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[22].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[23].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[24].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[25].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[26].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[27].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[28].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[29].cal_block_down.N70)    : 24
  CLK(d_ok), CE(genblk2[2].cal_block_down.N70)     : 24
  CLK(d_ok), CE(genblk2[3].cal_block_down.N70)     : 24
  CLK(d_ok), CE(genblk2[4].cal_block_down.N70)     : 24
  CLK(d_ok), CE(genblk2[5].cal_block_down.N70)     : 24
  CLK(d_ok), CE(genblk2[6].cal_block_down.N70)     : 24
  CLK(d_ok), CE(genblk2[7].cal_block_down.N70)     : 24
  CLK(d_ok), CE(genblk2[8].cal_block_down.N70)     : 24
  CLK(d_ok), CE(genblk2[9].cal_block_down.N70)     : 24
  CLK(d_ok), CE(genblk3[0].cal_block_left.N70)     : 24
  CLK(d_ok), CE(genblk3[10].cal_block_left.N70)    : 24
  CLK(d_ok), CE(genblk3[11].cal_block_left.N70)    : 24
  CLK(d_ok), CE(genblk3[12].cal_block_left.N70)    : 24
  CLK(d_ok), CE(genblk3[13].cal_block_left.N70)    : 24
  CLK(d_ok), CE(genblk3[14].cal_block_left.N70)    : 24
  CLK(d_ok), CE(genblk3[15].cal_block_left.N70)    : 24
  CLK(d_ok), CE(genblk3[1].cal_block_left.N70)     : 24
  CLK(d_ok), CE(genblk3[2].cal_block_left.N70)     : 24
  CLK(d_ok), CE(genblk3[3].cal_block_left.N70)     : 24
  CLK(d_ok), CE(genblk3[4].cal_block_left.N70)     : 24
  CLK(d_ok), CE(genblk3[5].cal_block_left.N70)     : 24
  CLK(d_ok), CE(genblk3[6].cal_block_left.N70)     : 24
  CLK(d_ok), CE(genblk3[7].cal_block_left.N70)     : 24
  CLK(d_ok), CE(genblk3[8].cal_block_left.N70)     : 24
  CLK(d_ok), CE(genblk3[9].cal_block_left.N70)     : 24
  CLK(d_ok), CE(genblk4[0].cal_block_right.N70)    : 24
  CLK(d_ok), CE(genblk4[10].cal_block_right.N70)   : 24
  CLK(d_ok), CE(genblk4[11].cal_block_right.N70)   : 24
  CLK(d_ok), CE(genblk4[12].cal_block_right.N70)   : 24
  CLK(d_ok), CE(genblk4[13].cal_block_right.N70)   : 24
  CLK(d_ok), CE(genblk4[14].cal_block_right.N70)   : 24
  CLK(d_ok), CE(genblk4[15].cal_block_right.N70)   : 24
  CLK(d_ok), CE(genblk4[1].cal_block_right.N70)    : 24
  CLK(d_ok), CE(genblk4[2].cal_block_right.N70)    : 24
  CLK(d_ok), CE(genblk4[3].cal_block_right.N70)    : 24
  CLK(d_ok), CE(genblk4[4].cal_block_right.N70)    : 24
  CLK(d_ok), CE(genblk4[5].cal_block_right.N70)    : 24
  CLK(d_ok), CE(genblk4[6].cal_block_right.N70)    : 24
  CLK(d_ok), CE(genblk4[7].cal_block_right.N70)    : 24
  CLK(d_ok), CE(genblk4[8].cal_block_right.N70)    : 24
  CLK(d_ok), CE(genblk4[9].cal_block_right.N70)    : 24
  CLK(cal_clk), CE(hdmi_input_inst.regester_inst.N378)   : 51
  CLK(cal_clk), CE(hdmi_input_inst.regester_inst.N392)   : 51
  CLK(cal_clk), CE(hdmi_input_inst.regester_inst.N403)   : 51
  CLK(nt_hdmi_clk), CE(hdmi_input_inst.block_re_ch1.ready)     : 51
  CLK(~cal_clk), CE(hdmi_input_inst.N228)          : 51
  CLK(~cal_clk), C(~nt_hdmi_vs)                    : 1
  CLK(cal_clk), C(~nt_hdmi_hs)                     : 3
  CLK(hdmi_input_inst.h_begin), C(~nt_hdmi_vs)     : 6
  CLK(nt_sys_clk), P(~nt_hdmi_vs), CE(N304)        : 1
  CLK(~cal_clk), C(~nt_hdmi_hs), CE(hdmi_input_inst.N211)      : 1
  CLK(~nt_hdmi_clk), C(hdmi_input_inst.block_re_ch1.N10), CE(hdmi_input_inst.block_re_ch1.N152)    : 1
  CLK(~cal_clk), C(~nt_hdmi_hs), CE(hdmi_input_inst.re_buffer_state_2)     : 2
  CLK(cal_clk), CP(~nt_hdmi_hs), CE(hdmi_input_inst.N259)      : 3
      CLK(cal_clk), C(~nt_hdmi_hs), CE(hdmi_input_inst.N259)   : 2
      CLK(cal_clk), P(~nt_hdmi_hs), CE(hdmi_input_inst.N259)   : 1
  CLK(~cal_clk), CP(~nt_hdmi_hs), CE(hdmi_input_inst.N202)           : 3
      CLK(~cal_clk), C(~nt_hdmi_hs), CE(hdmi_input_inst.N202)  : 2
      CLK(~cal_clk), P(~nt_hdmi_hs), CE(hdmi_input_inst.N202)  : 1
  CLK(cal_clk), CP(~nt_hdmi_vs), CE(data_to_block_inst.N67)          : 4
      CLK(cal_clk), C(~nt_hdmi_vs), CE(data_to_block_inst.N67)       : 3
      CLK(cal_clk), P(~nt_hdmi_vs), CE(data_to_block_inst.N67)       : 1
  CLK(nt_sys_clk), C(~nt_hdmi_vs), CE(N298)        : 4
  CLK(cal_clk), C(~nt_hdmi_hs), CE(hdmi_input_inst.N263)       : 6
  CLK(cal_clk), CP(~nt_hdmi_vs), CE(hdmi_input_inst.regester_inst.N315)          : 6
      CLK(cal_clk), C(~nt_hdmi_vs), CE(hdmi_input_inst.regester_inst.N315)       : 5
      CLK(cal_clk), P(~nt_hdmi_vs), CE(hdmi_input_inst.regester_inst.N315)       : 1
  CLK(hdmi_input_inst.h_begin), C(~nt_hdmi_vs), CE(hdmi_input_inst.N179)   : 6
  CLK(cal_clk), C(~nt_hdmi_hs), CE(hdmi_input_inst.N252)       : 7
  CLK(cal_clk), C(~nt_hdmi_vs), CE(hdmi_input_inst.regester_inst.N306)     : 7
  CLK(cal_clk), C(~nt_hdmi_vs), CE(hdmi_input_inst.regester_inst.N336)     : 7
  CLK(~nt_hdmi_clk), CP(hdmi_input_inst.block_re_ch1.N10), CE(hdmi_input_inst.block_re_ch1.N115)         : 59
      CLK(~nt_hdmi_clk), C(hdmi_input_inst.block_re_ch1.N10), CE(hdmi_input_inst.block_re_ch1.N115)      : 58
      CLK(~nt_hdmi_clk), P(hdmi_input_inst.block_re_ch1.N10), CE(hdmi_input_inst.block_re_ch1.N115)      : 1
  CLK(nt_hdmi_clk), R(N285)                        : 32
  CLK(clk_out1), S(GND), CE(led_top_down.led_inst.outputdata_inst.N157)    : 1
  CLK(clk_out1), S(GND), CE(led_top_left.led_inst.outputdata_inst.N157)    : 1
  CLK(clk_out1), S(GND), CE(led_top_right.led_inst.outputdata_inst.N157)   : 1
  CLK(clk_out1), S(GND), CE(led_top_up.led_inst.outputdata_inst.N157)      : 1
  CLK(clk_out2), S(GND), CE(led_top_down.led_inst.N94)   : 1
  CLK(clk_out2), S(GND), CE(led_top_left.led_inst.N94)   : 1
  CLK(clk_out2), S(GND), CE(led_top_right.led_inst.N94)  : 1
  CLK(clk_out2), S(GND), CE(led_top_up.led_inst.N94)     : 1
  CLK(cal_clk), R(hdmi_input_inst.regester_inst._N62), CE(hdmi_input_inst.regester_inst.N362)      : 2
  CLK(cal_clk), R(data_to_block_inst.N92), CE(data_to_block_inst.N90)      : 5


Number of DFF:CE Signals : 156
  N304(from GTP_LUT5:Z)                            : 1
  hdmi_input_inst.N211(from GTP_LUT4:Z)            : 1
  hdmi_input_inst.block_re_ch1.N152(from GTP_LUT5:Z)     : 1
  led_top_down.led_inst.outputdata_inst.choose_inst.N82(from GTP_LUT2:Z)   : 1
  led_top_left.led_inst.outputdata_inst.choose_inst.N82(from GTP_LUT2:Z)   : 1
  led_top_right.led_inst.outputdata_inst.choose_inst.N82(from GTP_LUT2:Z)  : 1
  led_top_up.led_inst.outputdata_inst.choose_inst.N82(from GTP_LUT2:Z)     : 1
  hdmi_input_inst.re_buffer_state_2(from GTP_DFF_CE:Q)   : 2
  hdmi_input_inst.regester_inst.N362(from GTP_LUT4:Z)    : 2
  hdmi_input_inst.N202(from GTP_LUT5:Z)            : 3
  hdmi_input_inst.N259(from GTP_LUT5M:Z)           : 3
  N298(from GTP_LUT5:Z)                            : 4
  data_to_block_inst.N67(from GTP_LUT5M:Z)         : 4
  led_top_down.led_inst.N94(from GTP_LUT5:Z)       : 4
  led_top_left.led_inst.N94(from GTP_LUT5:Z)       : 4
  led_top_right.led_inst.N94(from GTP_LUT5:Z)      : 4
  led_top_up.led_inst.N94(from GTP_LUT5:Z)         : 4
  data_to_block_inst.N90(from GTP_LUT5:Z)          : 5
  led_top_down.led_inst.N148(from GTP_LUT4:Z)      : 5
  led_top_down.led_inst.outputdata_inst.N157(from GTP_LUT5:Z)  : 5
  led_top_down.led_inst.outputdata_inst.N209(from GTP_LUT5:Z)  : 5
  led_top_left.led_inst.N148(from GTP_LUT4:Z)      : 5
  led_top_left.led_inst.outputdata_inst.N157(from GTP_LUT5:Z)  : 5
  led_top_left.led_inst.outputdata_inst.N209(from GTP_LUT5:Z)  : 5
  led_top_right.led_inst.N148(from GTP_LUT4:Z)     : 5
  led_top_right.led_inst.outputdata_inst.N157(from GTP_LUT5:Z)       : 5
  led_top_right.led_inst.outputdata_inst.N209(from GTP_LUT5:Z)       : 5
  led_top_up.led_inst.N148(from GTP_LUT4:Z)        : 5
  led_top_up.led_inst.outputdata_inst.N157(from GTP_LUT5:Z)    : 5
  led_top_up.led_inst.outputdata_inst.N209(from GTP_LUT5:Z)    : 5
  hdmi_input_inst.N179(from GTP_LUT5:Z)            : 6
  hdmi_input_inst.N263(from GTP_LUT2:Z)            : 6
  hdmi_input_inst.regester_inst.N315(from GTP_LUT4:Z)    : 6
  led_top_down.led_inst.N106(from GTP_LUT5:Z)      : 6
  led_top_left.led_inst.N106(from GTP_LUT4:Z)      : 6
  led_top_right.led_inst.N106(from GTP_LUT4:Z)     : 6
  led_top_up.led_inst.N106(from GTP_LUT5:Z)        : 6
  hdmi_input_inst.N252(from GTP_LUT4:Z)            : 7
  hdmi_input_inst.regester_inst.N306(from GTP_LUT4:Z)    : 7
  hdmi_input_inst.regester_inst.N336(from GTP_LUT3:Z)    : 7
  hdmi_input_inst.regester_inst.N369(from GTP_LUT2:Z)    : 7
  led_top_down.led_inst.outputdata_inst.state_3(from GTP_DFF_E:Q)    : 11
  led_top_down.led_inst.outputdata_inst.state_4(from GTP_DFF_E:Q)    : 11
  led_top_left.led_inst.outputdata_inst.state_3(from GTP_DFF_E:Q)    : 11
  led_top_left.led_inst.outputdata_inst.state_4(from GTP_DFF_E:Q)    : 11
  led_top_right.led_inst.outputdata_inst.state_3(from GTP_DFF_E:Q)   : 11
  led_top_right.led_inst.outputdata_inst.state_4(from GTP_DFF_E:Q)   : 11
  led_top_up.led_inst.outputdata_inst.state_3(from GTP_DFF_E:Q)      : 11
  led_top_up.led_inst.outputdata_inst.state_4(from GTP_DFF_E:Q)      : 11
  data_to_block_inst.N78(from GTP_LUT5:Z)          : 21
  cal_block1.N70(from GTP_LUT4:Z)                  : 24
  cal_block2.N70(from GTP_LUT4:Z)                  : 24
  cal_block3.N70(from GTP_LUT4:Z)                  : 24
  cal_block4.N70(from GTP_LUT4:Z)                  : 24
  genblk1[0].cal_block_up.N70(from GTP_LUT4:Z)     : 24
  genblk1[10].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[11].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[12].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[13].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[14].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[15].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[16].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[17].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[18].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[19].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[1].cal_block_up.N70(from GTP_LUT4:Z)     : 24
  genblk1[20].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[21].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[22].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[23].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[24].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[25].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[26].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[27].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[28].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[29].cal_block_up.N70(from GTP_LUT4:Z)    : 24
  genblk1[2].cal_block_up.N70(from GTP_LUT4:Z)     : 24
  genblk1[3].cal_block_up.N70(from GTP_LUT4:Z)     : 24
  genblk1[4].cal_block_up.N70(from GTP_LUT4:Z)     : 24
  genblk1[5].cal_block_up.N70(from GTP_LUT4:Z)     : 24
  genblk1[6].cal_block_up.N70(from GTP_LUT4:Z)     : 24
  genblk1[7].cal_block_up.N70(from GTP_LUT4:Z)     : 24
  genblk1[8].cal_block_up.N70(from GTP_LUT4:Z)     : 24
  genblk1[9].cal_block_up.N70(from GTP_LUT4:Z)     : 24
  genblk2[0].cal_block_down.N70(from GTP_LUT4:Z)   : 24
  genblk2[10].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[11].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[12].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[13].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[14].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[15].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[16].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[17].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[18].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[19].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[1].cal_block_down.N70(from GTP_LUT4:Z)   : 24
  genblk2[20].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[21].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[22].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[23].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[24].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[25].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[26].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[27].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[28].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[29].cal_block_down.N70(from GTP_LUT4:Z)  : 24
  genblk2[2].cal_block_down.N70(from GTP_LUT4:Z)   : 24
  genblk2[3].cal_block_down.N70(from GTP_LUT4:Z)   : 24
  genblk2[4].cal_block_down.N70(from GTP_LUT4:Z)   : 24
  genblk2[5].cal_block_down.N70(from GTP_LUT4:Z)   : 24
  genblk2[6].cal_block_down.N70(from GTP_LUT4:Z)   : 24
  genblk2[7].cal_block_down.N70(from GTP_LUT4:Z)   : 24
  genblk2[8].cal_block_down.N70(from GTP_LUT4:Z)   : 24
  genblk2[9].cal_block_down.N70(from GTP_LUT4:Z)   : 24
  genblk3[0].cal_block_left.N70(from GTP_LUT4:Z)   : 24
  genblk3[10].cal_block_left.N70(from GTP_LUT4:Z)  : 24
  genblk3[11].cal_block_left.N70(from GTP_LUT4:Z)  : 24
  genblk3[12].cal_block_left.N70(from GTP_LUT4:Z)  : 24
  genblk3[13].cal_block_left.N70(from GTP_LUT4:Z)  : 24
  genblk3[14].cal_block_left.N70(from GTP_LUT4:Z)  : 24
  genblk3[15].cal_block_left.N70(from GTP_LUT4:Z)  : 24
  genblk3[1].cal_block_left.N70(from GTP_LUT4:Z)   : 24
  genblk3[2].cal_block_left.N70(from GTP_LUT4:Z)   : 24
  genblk3[3].cal_block_left.N70(from GTP_LUT4:Z)   : 24
  genblk3[4].cal_block_left.N70(from GTP_LUT4:Z)   : 24
  genblk3[5].cal_block_left.N70(from GTP_LUT4:Z)   : 24
  genblk3[6].cal_block_left.N70(from GTP_LUT4:Z)   : 24
  genblk3[7].cal_block_left.N70(from GTP_LUT4:Z)   : 24
  genblk3[8].cal_block_left.N70(from GTP_LUT4:Z)   : 24
  genblk3[9].cal_block_left.N70(from GTP_LUT4:Z)   : 24
  genblk4[0].cal_block_right.N70(from GTP_LUT4:Z)  : 24
  genblk4[10].cal_block_right.N70(from GTP_LUT4:Z)       : 24
  genblk4[11].cal_block_right.N70(from GTP_LUT4:Z)       : 24
  genblk4[12].cal_block_right.N70(from GTP_LUT4:Z)       : 24
  genblk4[13].cal_block_right.N70(from GTP_LUT4:Z)       : 24
  genblk4[14].cal_block_right.N70(from GTP_LUT4:Z)       : 24
  genblk4[15].cal_block_right.N70(from GTP_LUT4:Z)       : 24
  genblk4[1].cal_block_right.N70(from GTP_LUT4:Z)  : 24
  genblk4[2].cal_block_right.N70(from GTP_LUT4:Z)  : 24
  genblk4[3].cal_block_right.N70(from GTP_LUT4:Z)  : 24
  genblk4[4].cal_block_right.N70(from GTP_LUT4:Z)  : 24
  genblk4[5].cal_block_right.N70(from GTP_LUT4:Z)  : 24
  genblk4[6].cal_block_right.N70(from GTP_LUT4:Z)  : 24
  genblk4[7].cal_block_right.N70(from GTP_LUT4:Z)  : 24
  genblk4[8].cal_block_right.N70(from GTP_LUT4:Z)  : 24
  genblk4[9].cal_block_right.N70(from GTP_LUT4:Z)  : 24
  led_top_down.led_inst.N110(from GTP_LUT4:Z)      : 24
  led_top_left.led_inst.N110(from GTP_LUT3:Z)      : 24
  led_top_right.led_inst.N110(from GTP_LUT3:Z)     : 24
  led_top_up.led_inst.N110(from GTP_LUT4:Z)        : 24
  hdmi_input_inst.N228(from GTP_LUT5:Z)            : 51
  hdmi_input_inst.block_re_ch1.ready(from GTP_DFF_CE:Q)  : 51
  hdmi_input_inst.regester_inst.N378(from GTP_LUT3:Z)    : 51
  hdmi_input_inst.regester_inst.N392(from GTP_LUT5:Z)    : 51
  hdmi_input_inst.regester_inst.N403(from GTP_LUT4:Z)    : 51
  hdmi_input_inst.block_re_ch1.N115(from GTP_LUT2:Z)     : 59

Number of DFF:CLK Signals : 13
  led_top_down.led_inst.outputdata_inst.addr_changing(from GTP_DFF:Q)      : 1
  led_top_left.led_inst.outputdata_inst.addr_changing(from GTP_DFF:Q)      : 1
  led_top_right.led_inst.outputdata_inst.addr_changing(from GTP_DFF:Q)     : 1
  led_top_up.led_inst.outputdata_inst.addr_changing(from GTP_DFF:Q)  : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 5
  hdmi_input_inst.h_begin(from GTP_DFF_C:Q)        : 12
  ~nt_hdmi_clk(from GTP_INV:Z)                     : 60
  nt_hdmi_clk(from GTP_INBUF:O)                    : 85
  clk_out1(from GTP_PLL_E1:CLKOUT0)                : 140
  cal_clk(from GTP_PLL_E1:CLKOUT0)                 : 235
  clk_out2(from GTP_PLL_E1:CLKOUT1)                : 260
  ~cal_clk(from GTP_INV:Z)                         : 1012
  d_ok(from GTP_DFF:Q)                             : 2304

Number of DFF:CP Signals : 3
  ~nt_hdmi_hs(from GTP_INV:Z)                      : 25
  ~nt_hdmi_vs(from GTP_INV:Z)                      : 42
  hdmi_input_inst.block_re_ch1.N10(from GTP_LUT2:Z)      : 60

Number of DFF:RS Signals : 4
  hdmi_input_inst.regester_inst._N62(from GTP_LUT4:Z)    : 2
  data_to_block_inst.N92(from GTP_LUT5:Z)          : 5
  GND                                              : 8
  N285(from GTP_LUT5:Z)                            : 32

Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                    | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                 | 8244     | 4117     | 408                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 36     | 0           | 0           | 0            | 0        | 3107          | 351          | 148          | 48           | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 0        
| + cal_block1                        | 48       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.judgerow_3              | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cal_block2                        | 51       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.judgerow_4              | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cal_block3                        | 50       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.judgerow_1              | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cal_block4                        | 52       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.judgerow_2              | 14       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + data_to_block_inst                | 36       | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[0].cal_block_up           | 22       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[1].cal_block_up           | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[2].cal_block_up           | 22       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[3].cal_block_up           | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[4].cal_block_up           | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[5].cal_block_up           | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[6].cal_block_up           | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[7].cal_block_up           | 21       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 8        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[8].cal_block_up           | 22       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[9].cal_block_up           | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[10].cal_block_up          | 22       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[11].cal_block_up          | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[12].cal_block_up          | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[13].cal_block_up          | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[14].cal_block_up          | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[15].cal_block_up          | 21       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 8        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[16].cal_block_up          | 22       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[17].cal_block_up          | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[18].cal_block_up          | 22       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[19].cal_block_up          | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[20].cal_block_up          | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[21].cal_block_up          | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[22].cal_block_up          | 32       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[23].cal_block_up          | 21       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 8        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[24].cal_block_up          | 22       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[25].cal_block_up          | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[26].cal_block_up          | 22       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[27].cal_block_up          | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[28].cal_block_up          | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk1[29].cal_block_up          | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigup_inst       | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[0].cal_block_down         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[1].cal_block_down         | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[2].cal_block_down         | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[3].cal_block_down         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[4].cal_block_down         | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[5].cal_block_down         | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[6].cal_block_down         | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[7].cal_block_down         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[8].cal_block_down         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[9].cal_block_down         | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 13       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[10].cal_block_down        | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[11].cal_block_down        | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[12].cal_block_down        | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[13].cal_block_down        | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[14].cal_block_down        | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[15].cal_block_down        | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[16].cal_block_down        | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[17].cal_block_down        | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[18].cal_block_down        | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[19].cal_block_down        | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[20].cal_block_down        | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[21].cal_block_down        | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[22].cal_block_down        | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[23].cal_block_down        | 34       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[24].cal_block_down        | 34       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[25].cal_block_down        | 34       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[26].cal_block_down        | 30       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[27].cal_block_down        | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[28].cal_block_down        | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk2[29].cal_block_down        | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigdown_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[0].cal_block_left         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[1].cal_block_left         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[2].cal_block_left         | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[3].cal_block_left         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[4].cal_block_left         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[5].cal_block_left         | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[6].cal_block_left         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[7].cal_block_left         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[8].cal_block_left         | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[9].cal_block_left         | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[10].cal_block_left        | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[11].cal_block_left        | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[12].cal_block_left        | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[13].cal_block_left        | 23       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 9        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[14].cal_block_left        | 24       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 10       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk3[15].cal_block_left        | 25       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigleft_inst     | 11       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[0].cal_block_right        | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 13       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[1].cal_block_right        | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[2].cal_block_right        | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[3].cal_block_right        | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 13       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[4].cal_block_right        | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 13       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[5].cal_block_right        | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[6].cal_block_right        | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[7].cal_block_right        | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[8].cal_block_right        | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 13       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[9].cal_block_right        | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[10].cal_block_right       | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[11].cal_block_right       | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 13       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[12].cal_block_right       | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[13].cal_block_right       | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[14].cal_block_right       | 26       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 12       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + genblk4[15].cal_block_right       | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk1.areaconfigright_inst    | 13       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_input_inst                   | 2443     | 1340     | 408                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 659           | 51           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + B                               | 483      | 329      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 170           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[1].u_divider_step  | 17       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[2].u_divider_step  | 30       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[3].u_divider_step  | 35       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[4].u_divider_step  | 34       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[5].u_divider_step  | 33       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[6].u_divider_step  | 32       | 21       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[7].u_divider_step  | 31       | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[8].u_divider_step  | 30       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[9].u_divider_step  | 30       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[10].u_divider_step | 30       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[11].u_divider_step | 30       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[12].u_divider_step | 30       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[13].u_divider_step | 30       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[14].u_divider_step | 30       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[15].u_divider_step | 30       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[16].u_divider_step | 14       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_divider_step0               | 17       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + G                               | 479      | 313      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 166           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[1].u_divider_step  | 17       | 17       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[2].u_divider_step  | 27       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[3].u_divider_step  | 34       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[4].u_divider_step  | 34       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[5].u_divider_step  | 33       | 21       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[6].u_divider_step  | 32       | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[7].u_divider_step  | 31       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[8].u_divider_step  | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[9].u_divider_step  | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[10].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[11].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[12].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[13].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[14].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[15].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[16].u_divider_step | 14       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_divider_step0               | 17       | 17       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + R                               | 478      | 312      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 166           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[1].u_divider_step  | 17       | 17       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[2].u_divider_step  | 26       | 21       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[3].u_divider_step  | 34       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[4].u_divider_step  | 34       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[5].u_divider_step  | 33       | 21       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[6].u_divider_step  | 32       | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[7].u_divider_step  | 31       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[8].u_divider_step  | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[9].u_divider_step  | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[10].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[11].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[12].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[13].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[14].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[15].u_divider_step | 30       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + sqrt_stepx[16].u_divider_step | 14       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_divider_step0               | 17       | 17       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + block_re_ch1                    | 123      | 112      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + regester_inst                   | 773      | 185      | 408                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 74            | 51           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + your_instance_name            | 518      | 0        | 408                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 51           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipm_distributed_sdpram_G_re| 518      | 0        | 408                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 51           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + instance_name                     | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + led_clk                           | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + led_top_down                      | 302      | 101      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 99           | 49           | 24           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + collect_inst                    | 192      | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 96           | 48           | 24           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + led_inst                        | 110      | 77       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + outputdata_inst               | 83       | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + choose_inst                 | 8        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + led_top_left                      | 205      | 101      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 51           | 25           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + collect_inst                    | 96       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 48           | 24           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + led_inst                        | 109      | 77       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + outputdata_inst               | 83       | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + choose_inst                 | 8        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + led_top_right                     | 206      | 101      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 51           | 25           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + collect_inst                    | 96       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 48           | 24           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + led_inst                        | 110      | 77       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + outputdata_inst               | 84       | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + choose_inst                 | 8        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + led_top_up                        | 303      | 101      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 99           | 49           | 24           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + collect_inst                    | 192      | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 96           | 48           | 24           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + led_inst                        | 111      | 77       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + outputdata_inst               | 84       | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + choose_inst                 | 8        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 3            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 top|hdmi_clk             1000.000     {0 500}        Declared              1716           0  {hdmi_clk}
 top|sys_clk              1000.000     {0 500}        Declared               405           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|sys_clk                             
 Inferred_clock_group_1        asynchronous               top|hdmi_clk                            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top|hdmi_clk                 1.000 MHz     110.742 MHz       1000.000          9.030        495.485
 top|sys_clk                  1.000 MHz     230.362 MHz       1000.000          4.341        995.659
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|hdmi_clk           top|hdmi_clk               495.485       0.000              0           4186
 top|sys_clk            top|sys_clk                995.659       0.000              0            694
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|hdmi_clk           top|hdmi_clk                 0.878       0.000              0           4186
 top|sys_clk            top|sys_clk                  0.654       0.000              0            694
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|hdmi_clk                                      498.100       0.000              0           1716
 top|sys_clk                                       499.380       0.000              0            405
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : hdmi_input_inst/row_block_counter[2]/CLK (GTP_DFF_CE)
Endpoint    : hdmi_input_inst/re_buffer_state_0/CE (GTP_DFF_PE)
Path Group  : top|hdmi_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.789
  Launch Clock Delay      :  5.688
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (rising edge)                        0.000       0.000 r                        
 hdmi_clk                                                0.000       0.000 r       hdmi_clk (port)  
                                   net (fanout=1)        0.000       0.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704       2.915         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.436 r       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      2.252       5.688         cal_clk          
                                                                           r       hdmi_input_inst/row_block_counter[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       6.013 r       hdmi_input_inst/row_block_counter[2]/Q (GTP_DFF_CE)
                                   net (fanout=237)      1.494       7.507         row_block[2]     
                                                                                   hdmi_input_inst/N168_4/I1 (GTP_LUT3)
                                   td                    0.223       7.730 f       hdmi_input_inst/N168_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       8.100         hdmi_input_inst/_N38087
                                                                                   hdmi_input_inst/N168_7/I4 (GTP_LUT5)
                                   td                    0.176       8.276 r       hdmi_input_inst/N168_7/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       8.787         hdmi_input_inst/N168
                                                                                   hdmi_input_inst/N202_1/I3 (GTP_LUT4)
                                   td                    0.174       8.961 f       hdmi_input_inst/N202_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.331         hdmi_input_inst/N226
                                                                                   hdmi_input_inst/N202_5/I4 (GTP_LUT5)
                                   td                    0.164       9.495 r       hdmi_input_inst/N202_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.482       9.977         hdmi_input_inst/N202
                                                                           r       hdmi_input_inst/re_buffer_state_0/CE (GTP_DFF_PE)

 Data arrival time                                                   9.977         Logic Levels: 4  
                                                                                   Logic: 1.062ns(24.761%), Route: 3.227ns(75.239%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 hdmi_clk                                                0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.000     500.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704     503.016         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     503.537 f       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      0.000     503.537         cal_clk          
                                                                                   N11/I (GTP_INV)  
                                   td                    0.000     503.537 r       N11/Z (GTP_INV)  
                                   net (fanout=1339)     2.252     505.789         N11              
                                                                           r       hdmi_input_inst/re_buffer_state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000     505.789                          
 clock uncertainty                                      -0.050     505.739                          

 Setup time                                             -0.277     505.462                          

 Data required time                                                505.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.462                          
 Data arrival time                                                   9.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.485                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/row_block_counter[2]/CLK (GTP_DFF_CE)
Endpoint    : hdmi_input_inst/re_buffer_state_1/CE (GTP_DFF_CE)
Path Group  : top|hdmi_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.789
  Launch Clock Delay      :  5.688
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (rising edge)                        0.000       0.000 r                        
 hdmi_clk                                                0.000       0.000 r       hdmi_clk (port)  
                                   net (fanout=1)        0.000       0.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704       2.915         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.436 r       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      2.252       5.688         cal_clk          
                                                                           r       hdmi_input_inst/row_block_counter[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       6.013 r       hdmi_input_inst/row_block_counter[2]/Q (GTP_DFF_CE)
                                   net (fanout=237)      1.494       7.507         row_block[2]     
                                                                                   hdmi_input_inst/N168_4/I1 (GTP_LUT3)
                                   td                    0.223       7.730 f       hdmi_input_inst/N168_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       8.100         hdmi_input_inst/_N38087
                                                                                   hdmi_input_inst/N168_7/I4 (GTP_LUT5)
                                   td                    0.176       8.276 r       hdmi_input_inst/N168_7/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       8.787         hdmi_input_inst/N168
                                                                                   hdmi_input_inst/N202_1/I3 (GTP_LUT4)
                                   td                    0.174       8.961 f       hdmi_input_inst/N202_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.331         hdmi_input_inst/N226
                                                                                   hdmi_input_inst/N202_5/I4 (GTP_LUT5)
                                   td                    0.164       9.495 r       hdmi_input_inst/N202_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.482       9.977         hdmi_input_inst/N202
                                                                           r       hdmi_input_inst/re_buffer_state_1/CE (GTP_DFF_CE)

 Data arrival time                                                   9.977         Logic Levels: 4  
                                                                                   Logic: 1.062ns(24.761%), Route: 3.227ns(75.239%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 hdmi_clk                                                0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.000     500.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704     503.016         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     503.537 f       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      0.000     503.537         cal_clk          
                                                                                   N11/I (GTP_INV)  
                                   td                    0.000     503.537 r       N11/Z (GTP_INV)  
                                   net (fanout=1339)     2.252     505.789         N11              
                                                                           r       hdmi_input_inst/re_buffer_state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     505.789                          
 clock uncertainty                                      -0.050     505.739                          

 Setup time                                             -0.277     505.462                          

 Data required time                                                505.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.462                          
 Data arrival time                                                   9.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.485                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/row_block_counter[2]/CLK (GTP_DFF_CE)
Endpoint    : hdmi_input_inst/re_buffer_state_2/CE (GTP_DFF_CE)
Path Group  : top|hdmi_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.789
  Launch Clock Delay      :  5.688
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (rising edge)                        0.000       0.000 r                        
 hdmi_clk                                                0.000       0.000 r       hdmi_clk (port)  
                                   net (fanout=1)        0.000       0.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704       2.915         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.436 r       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      2.252       5.688         cal_clk          
                                                                           r       hdmi_input_inst/row_block_counter[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       6.013 r       hdmi_input_inst/row_block_counter[2]/Q (GTP_DFF_CE)
                                   net (fanout=237)      1.494       7.507         row_block[2]     
                                                                                   hdmi_input_inst/N168_4/I1 (GTP_LUT3)
                                   td                    0.223       7.730 f       hdmi_input_inst/N168_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       8.100         hdmi_input_inst/_N38087
                                                                                   hdmi_input_inst/N168_7/I4 (GTP_LUT5)
                                   td                    0.176       8.276 r       hdmi_input_inst/N168_7/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       8.787         hdmi_input_inst/N168
                                                                                   hdmi_input_inst/N202_1/I3 (GTP_LUT4)
                                   td                    0.174       8.961 f       hdmi_input_inst/N202_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.331         hdmi_input_inst/N226
                                                                                   hdmi_input_inst/N202_5/I4 (GTP_LUT5)
                                   td                    0.164       9.495 r       hdmi_input_inst/N202_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.482       9.977         hdmi_input_inst/N202
                                                                           r       hdmi_input_inst/re_buffer_state_2/CE (GTP_DFF_CE)

 Data arrival time                                                   9.977         Logic Levels: 4  
                                                                                   Logic: 1.062ns(24.761%), Route: 3.227ns(75.239%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 hdmi_clk                                                0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.000     500.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704     503.016         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     503.537 f       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      0.000     503.537         cal_clk          
                                                                                   N11/I (GTP_INV)  
                                   td                    0.000     503.537 r       N11/Z (GTP_INV)  
                                   net (fanout=1339)     2.252     505.789         N11              
                                                                           r       hdmi_input_inst/re_buffer_state_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     505.789                          
 clock uncertainty                                      -0.050     505.739                          

 Setup time                                             -0.277     505.462                          

 Data required time                                                505.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.462                          
 Data arrival time                                                   9.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.485                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/B/u_divider_step0/dividend_kp[1]/CLK (GTP_DFF)
Endpoint    : hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/dividend_kp[1]/D (GTP_DFF)
Path Group  : top|hdmi_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.789
  Launch Clock Delay      :  5.789
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 hdmi_clk                                                0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.000     500.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704     503.016         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     503.537 f       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      0.000     503.537         cal_clk          
                                                                                   N11/I (GTP_INV)  
                                   td                    0.000     503.537 r       N11/Z (GTP_INV)  
                                   net (fanout=1339)     2.252     505.789         N11              
                                                                           r       hdmi_input_inst/B/u_divider_step0/dividend_kp[1]/CLK (GTP_DFF)

                                   tco                   0.317     506.106 f       hdmi_input_inst/B/u_divider_step0/dividend_kp[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.370     506.476         hdmi_input_inst/B/dividend_t[16] [1]
                                                                                   hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/N50[1]/I0 (GTP_LUT2)
                                   td                    0.214     506.690 r       hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/N50[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000     506.690         hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/N50 [1]
                                                                           r       hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/dividend_kp[1]/D (GTP_DFF)

 Data arrival time                                                 506.690         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 hdmi_clk                                                0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.000     500.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704     503.016         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     503.537 f       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      0.000     503.537         cal_clk          
                                                                                   N11/I (GTP_INV)  
                                   td                    0.000     503.537 r       N11/Z (GTP_INV)  
                                   net (fanout=1339)     2.252     505.789         N11              
                                                                           r       hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/dividend_kp[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000     505.789                          
 clock uncertainty                                       0.000     505.789                          

 Hold time                                               0.023     505.812                          

 Data required time                                                505.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.812                          
 Data arrival time                                                 506.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/B/u_divider_step0/dividend_kp[2]/CLK (GTP_DFF)
Endpoint    : hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/dividend_kp[2]/D (GTP_DFF)
Path Group  : top|hdmi_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.789
  Launch Clock Delay      :  5.789
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 hdmi_clk                                                0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.000     500.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704     503.016         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     503.537 f       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      0.000     503.537         cal_clk          
                                                                                   N11/I (GTP_INV)  
                                   td                    0.000     503.537 r       N11/Z (GTP_INV)  
                                   net (fanout=1339)     2.252     505.789         N11              
                                                                           r       hdmi_input_inst/B/u_divider_step0/dividend_kp[2]/CLK (GTP_DFF)

                                   tco                   0.317     506.106 f       hdmi_input_inst/B/u_divider_step0/dividend_kp[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370     506.476         hdmi_input_inst/B/dividend_t[16] [2]
                                                                                   hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/N50[2]/I0 (GTP_LUT2)
                                   td                    0.214     506.690 r       hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/N50[2]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000     506.690         hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/N50 [2]
                                                                           r       hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/dividend_kp[2]/D (GTP_DFF)

 Data arrival time                                                 506.690         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 hdmi_clk                                                0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.000     500.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704     503.016         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     503.537 f       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      0.000     503.537         cal_clk          
                                                                                   N11/I (GTP_INV)  
                                   td                    0.000     503.537 r       N11/Z (GTP_INV)  
                                   net (fanout=1339)     2.252     505.789         N11              
                                                                           r       hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/dividend_kp[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000     505.789                          
 clock uncertainty                                       0.000     505.789                          

 Hold time                                               0.023     505.812                          

 Data required time                                                505.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.812                          
 Data arrival time                                                 506.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/B/u_divider_step0/dividend_kp[3]/CLK (GTP_DFF)
Endpoint    : hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/dividend_kp[3]/D (GTP_DFF)
Path Group  : top|hdmi_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.789
  Launch Clock Delay      :  5.789
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 hdmi_clk                                                0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.000     500.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704     503.016         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     503.537 f       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      0.000     503.537         cal_clk          
                                                                                   N11/I (GTP_INV)  
                                   td                    0.000     503.537 r       N11/Z (GTP_INV)  
                                   net (fanout=1339)     2.252     505.789         N11              
                                                                           r       hdmi_input_inst/B/u_divider_step0/dividend_kp[3]/CLK (GTP_DFF)

                                   tco                   0.317     506.106 f       hdmi_input_inst/B/u_divider_step0/dividend_kp[3]/Q (GTP_DFF)
                                   net (fanout=1)        0.370     506.476         hdmi_input_inst/B/dividend_t[16] [3]
                                                                                   hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/N50[3]/I0 (GTP_LUT2)
                                   td                    0.214     506.690 r       hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/N50[3]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000     506.690         hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/N50 [3]
                                                                           r       hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/dividend_kp[3]/D (GTP_DFF)

 Data arrival time                                                 506.690         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 hdmi_clk                                                0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.000     500.000         hdmi_clk         
                                                                                   hdmi_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       hdmi_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.704     503.016         nt_hdmi_clk      
                                                                                   instance_name/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     503.537 f       instance_name/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=233)      0.000     503.537         cal_clk          
                                                                                   N11/I (GTP_INV)  
                                   td                    0.000     503.537 r       N11/Z (GTP_INV)  
                                   net (fanout=1339)     2.252     505.789         N11              
                                                                           r       hdmi_input_inst/B/sqrt_stepx[1].u_divider_step/dividend_kp[3]/CLK (GTP_DFF)
 clock pessimism                                         0.000     505.789                          
 clock uncertainty                                       0.000     505.789                          

 Hold time                                               0.023     505.812                          

 Data required time                                                505.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.812                          
 Data arrival time                                                 506.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/counter[1]/CLK (GTP_DFF_E)
Endpoint    : led_top_right/led_inst/outputdata_inst/state_0/CE (GTP_DFF_SE)
Path Group  : top|sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.037
  Launch Clock Delay      :  5.037
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.785 r       led_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=140)      2.252       5.037         clk_out1         
                                                                           r       led_top_right/led_inst/outputdata_inst/counter[1]/CLK (GTP_DFF_E)

                                   tco                   0.325       5.362 r       led_top_right/led_inst/outputdata_inst/counter[1]/Q (GTP_DFF_E)
                                   net (fanout=3)        0.482       5.844         led_top_right/led_inst/outputdata_inst/counter [1]
                                                                                   led_top_right/led_inst/outputdata_inst/N116_5/I0 (GTP_LUT3)
                                   td                    0.231       6.075 f       led_top_right/led_inst/outputdata_inst/N116_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.445         led_top_right/led_inst/outputdata_inst/_N37998
                                                                                   led_top_right/led_inst/outputdata_inst/N130_9/I4 (GTP_LUT5)
                                   td                    0.174       6.619 f       led_top_right/led_inst/outputdata_inst/N130_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.989         led_top_right/led_inst/outputdata_inst/_N39088
                                                                                   led_top_right/led_inst/outputdata_inst/N130_10/I4 (GTP_LUT5)
                                   td                    0.174       7.163 f       led_top_right/led_inst/outputdata_inst/N130_10/Z (GTP_LUT5)
                                   net (fanout=15)       0.646       7.809         led_top_right/led_inst/outputdata_inst/N130
                                                                                   led_top_right/led_inst/outputdata_inst/state_fsm_8_0[3:0]/I3 (GTP_LUT4)
                                   td                    0.174       7.983 f       led_top_right/led_inst/outputdata_inst/state_fsm_8_0[3:0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.353         led_top_right/led_inst/outputdata_inst/_N25794
                                                                                   led_top_right/led_inst/outputdata_inst/N157_3/I4 (GTP_LUT5)
                                   td                    0.164       8.517 r       led_top_right/led_inst/outputdata_inst/N157_3/Z (GTP_LUT5)
                                   net (fanout=5)        0.534       9.051         led_top_right/led_inst/outputdata_inst/N157
                                                                           r       led_top_right/led_inst/outputdata_inst/state_0/CE (GTP_DFF_SE)

 Data arrival time                                                   9.051         Logic Levels: 5  
                                                                                   Logic: 1.242ns(30.942%), Route: 2.772ns(69.058%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053    1002.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521    1002.785 r       led_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=140)      2.252    1005.037         clk_out1         
                                                                           r       led_top_right/led_inst/outputdata_inst/state_0/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000    1005.037                          
 clock uncertainty                                      -0.050    1004.987                          

 Setup time                                             -0.277    1004.710                          

 Data required time                                               1004.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.710                          
 Data arrival time                                                   9.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.659                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/counter[1]/CLK (GTP_DFF_E)
Endpoint    : led_top_right/led_inst/outputdata_inst/state_1/CE (GTP_DFF_E)
Path Group  : top|sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.037
  Launch Clock Delay      :  5.037
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.785 r       led_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=140)      2.252       5.037         clk_out1         
                                                                           r       led_top_right/led_inst/outputdata_inst/counter[1]/CLK (GTP_DFF_E)

                                   tco                   0.325       5.362 r       led_top_right/led_inst/outputdata_inst/counter[1]/Q (GTP_DFF_E)
                                   net (fanout=3)        0.482       5.844         led_top_right/led_inst/outputdata_inst/counter [1]
                                                                                   led_top_right/led_inst/outputdata_inst/N116_5/I0 (GTP_LUT3)
                                   td                    0.231       6.075 f       led_top_right/led_inst/outputdata_inst/N116_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.445         led_top_right/led_inst/outputdata_inst/_N37998
                                                                                   led_top_right/led_inst/outputdata_inst/N130_9/I4 (GTP_LUT5)
                                   td                    0.174       6.619 f       led_top_right/led_inst/outputdata_inst/N130_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.989         led_top_right/led_inst/outputdata_inst/_N39088
                                                                                   led_top_right/led_inst/outputdata_inst/N130_10/I4 (GTP_LUT5)
                                   td                    0.174       7.163 f       led_top_right/led_inst/outputdata_inst/N130_10/Z (GTP_LUT5)
                                   net (fanout=15)       0.646       7.809         led_top_right/led_inst/outputdata_inst/N130
                                                                                   led_top_right/led_inst/outputdata_inst/state_fsm_8_0[3:0]/I3 (GTP_LUT4)
                                   td                    0.174       7.983 f       led_top_right/led_inst/outputdata_inst/state_fsm_8_0[3:0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.353         led_top_right/led_inst/outputdata_inst/_N25794
                                                                                   led_top_right/led_inst/outputdata_inst/N157_3/I4 (GTP_LUT5)
                                   td                    0.164       8.517 r       led_top_right/led_inst/outputdata_inst/N157_3/Z (GTP_LUT5)
                                   net (fanout=5)        0.534       9.051         led_top_right/led_inst/outputdata_inst/N157
                                                                           r       led_top_right/led_inst/outputdata_inst/state_1/CE (GTP_DFF_E)

 Data arrival time                                                   9.051         Logic Levels: 5  
                                                                                   Logic: 1.242ns(30.942%), Route: 2.772ns(69.058%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053    1002.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521    1002.785 r       led_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=140)      2.252    1005.037         clk_out1         
                                                                           r       led_top_right/led_inst/outputdata_inst/state_1/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1005.037                          
 clock uncertainty                                      -0.050    1004.987                          

 Setup time                                             -0.277    1004.710                          

 Data required time                                               1004.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.710                          
 Data arrival time                                                   9.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.659                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/counter[1]/CLK (GTP_DFF_E)
Endpoint    : led_top_right/led_inst/outputdata_inst/state_2/CE (GTP_DFF_E)
Path Group  : top|sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.037
  Launch Clock Delay      :  5.037
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.785 r       led_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=140)      2.252       5.037         clk_out1         
                                                                           r       led_top_right/led_inst/outputdata_inst/counter[1]/CLK (GTP_DFF_E)

                                   tco                   0.325       5.362 r       led_top_right/led_inst/outputdata_inst/counter[1]/Q (GTP_DFF_E)
                                   net (fanout=3)        0.482       5.844         led_top_right/led_inst/outputdata_inst/counter [1]
                                                                                   led_top_right/led_inst/outputdata_inst/N116_5/I0 (GTP_LUT3)
                                   td                    0.231       6.075 f       led_top_right/led_inst/outputdata_inst/N116_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.445         led_top_right/led_inst/outputdata_inst/_N37998
                                                                                   led_top_right/led_inst/outputdata_inst/N130_9/I4 (GTP_LUT5)
                                   td                    0.174       6.619 f       led_top_right/led_inst/outputdata_inst/N130_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.989         led_top_right/led_inst/outputdata_inst/_N39088
                                                                                   led_top_right/led_inst/outputdata_inst/N130_10/I4 (GTP_LUT5)
                                   td                    0.174       7.163 f       led_top_right/led_inst/outputdata_inst/N130_10/Z (GTP_LUT5)
                                   net (fanout=15)       0.646       7.809         led_top_right/led_inst/outputdata_inst/N130
                                                                                   led_top_right/led_inst/outputdata_inst/state_fsm_8_0[3:0]/I3 (GTP_LUT4)
                                   td                    0.174       7.983 f       led_top_right/led_inst/outputdata_inst/state_fsm_8_0[3:0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.353         led_top_right/led_inst/outputdata_inst/_N25794
                                                                                   led_top_right/led_inst/outputdata_inst/N157_3/I4 (GTP_LUT5)
                                   td                    0.164       8.517 r       led_top_right/led_inst/outputdata_inst/N157_3/Z (GTP_LUT5)
                                   net (fanout=5)        0.534       9.051         led_top_right/led_inst/outputdata_inst/N157
                                                                           r       led_top_right/led_inst/outputdata_inst/state_2/CE (GTP_DFF_E)

 Data arrival time                                                   9.051         Logic Levels: 5  
                                                                                   Logic: 1.242ns(30.942%), Route: 2.772ns(69.058%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053    1002.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521    1002.785 r       led_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=140)      2.252    1005.037         clk_out1         
                                                                           r       led_top_right/led_inst/outputdata_inst/state_2/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1005.037                          
 clock uncertainty                                      -0.050    1004.987                          

 Setup time                                             -0.277    1004.710                          

 Data required time                                               1004.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.710                          
 Data arrival time                                                   9.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.659                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/collect_inst/chosen_data_reg[0]/CLK (GTP_DFF)
Endpoint    : led_top_down/led_inst/GRB_buffer[0]/D (GTP_DFF_E)
Path Group  : top|sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.039
  Launch Clock Delay      :  5.039
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.787 r       led_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=260)      2.252       5.039         clk_out2         
                                                                           r       led_top_down/collect_inst/chosen_data_reg[0]/CLK (GTP_DFF)

                                   tco                   0.317       5.356 f       led_top_down/collect_inst/chosen_data_reg[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.726         led_top_down/chosen_data [0]
                                                                           f       led_top_down/led_inst/GRB_buffer[0]/D (GTP_DFF_E)

 Data arrival time                                                   5.726         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.787 r       led_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=260)      2.252       5.039         clk_out2         
                                                                           r       led_top_down/led_inst/GRB_buffer[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       5.039                          
 clock uncertainty                                       0.000       5.039                          

 Hold time                                               0.033       5.072                          

 Data required time                                                  5.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.072                          
 Data arrival time                                                   5.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/collect_inst/chosen_data_reg[1]/CLK (GTP_DFF)
Endpoint    : led_top_down/led_inst/GRB_buffer[1]/D (GTP_DFF_E)
Path Group  : top|sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.039
  Launch Clock Delay      :  5.039
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.787 r       led_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=260)      2.252       5.039         clk_out2         
                                                                           r       led_top_down/collect_inst/chosen_data_reg[1]/CLK (GTP_DFF)

                                   tco                   0.317       5.356 f       led_top_down/collect_inst/chosen_data_reg[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.726         led_top_down/chosen_data [1]
                                                                           f       led_top_down/led_inst/GRB_buffer[1]/D (GTP_DFF_E)

 Data arrival time                                                   5.726         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.787 r       led_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=260)      2.252       5.039         clk_out2         
                                                                           r       led_top_down/led_inst/GRB_buffer[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       5.039                          
 clock uncertainty                                       0.000       5.039                          

 Hold time                                               0.033       5.072                          

 Data required time                                                  5.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.072                          
 Data arrival time                                                   5.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/collect_inst/chosen_data_reg[2]/CLK (GTP_DFF)
Endpoint    : led_top_down/led_inst/GRB_buffer[2]/D (GTP_DFF_E)
Path Group  : top|sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.039
  Launch Clock Delay      :  5.039
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.787 r       led_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=260)      2.252       5.039         clk_out2         
                                                                           r       led_top_down/collect_inst/chosen_data_reg[2]/CLK (GTP_DFF)

                                   tco                   0.317       5.356 f       led_top_down/collect_inst/chosen_data_reg[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.726         led_top_down/chosen_data [2]
                                                                           f       led_top_down/led_inst/GRB_buffer[2]/D (GTP_DFF_E)

 Data arrival time                                                   5.726         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.787 r       led_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=260)      2.252       5.039         clk_out2         
                                                                           r       led_top_down/led_inst/GRB_buffer[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       5.039                          
 clock uncertainty                                       0.000       5.039                          

 Hold time                                               0.033       5.072                          

 Data required time                                                  5.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.072                          
 Data arrival time                                                   5.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/outputdata_inst/outputbuffer/CLK (GTP_DFF)
Endpoint    : signal1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.785 r       led_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=140)      2.252       5.037         clk_out1         
                                                                           r       led_top_up/led_inst/outputdata_inst/outputbuffer/CLK (GTP_DFF)

                                   tco                   0.317       5.354 f       led_top_up/led_inst/outputdata_inst/outputbuffer/Q (GTP_DFF)
                                   net (fanout=2)        0.941       6.295         nt_signal1       
                                                                                   signal1_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.704 f       signal1_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.704         signal1          
 signal1                                                                   f       signal1 (port)   

 Data arrival time                                                   8.704         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/outputdata_inst/outputbuffer/CLK (GTP_DFF)
Endpoint    : signal2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.785 r       led_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=140)      2.252       5.037         clk_out1         
                                                                           r       led_top_down/led_inst/outputdata_inst/outputbuffer/CLK (GTP_DFF)

                                   tco                   0.317       5.354 f       led_top_down/led_inst/outputdata_inst/outputbuffer/Q (GTP_DFF)
                                   net (fanout=2)        0.941       6.295         nt_signal2       
                                                                                   signal2_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.704 f       signal2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.704         signal2          
 signal2                                                                   f       signal2 (port)   

 Data arrival time                                                   8.704         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/outputdata_inst/outputbuffer/CLK (GTP_DFF)
Endpoint    : signal3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        1.053       2.264         nt_sys_clk       
                                                                                   led_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.785 r       led_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=140)      2.252       5.037         clk_out1         
                                                                           r       led_top_left/led_inst/outputdata_inst/outputbuffer/CLK (GTP_DFF)

                                   tco                   0.317       5.354 f       led_top_left/led_inst/outputdata_inst/outputbuffer/Q (GTP_DFF)
                                   net (fanout=2)        0.941       6.295         nt_signal3       
                                                                                   signal3_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.704 f       signal3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.704         signal3          
 signal3                                                                   f       signal3 (port)   

 Data arrival time                                                   8.704         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : R_data_input[1] (port)
Endpoint    : hdmi_input_inst/block_re_ch1/data_calB[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R_data_input[1]                                         0.000       0.000 r       R_data_input[1] (port)
                                   net (fanout=1)        0.000       0.000         R_data_input[1]  
                                                                                   R_data_input_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       R_data_input_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_R_data_input[1]
                                                                                   hdmi_input_inst/block_re_ch1/data_calB_0_0[19:0]/I1 (GTP_LUT3)
                                   td                    0.281       2.433 f       hdmi_input_inst/block_re_ch1/data_calB_0_0[19:0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       2.433         hdmi_input_inst/block_re_ch1/_N19896
                                                                           f       hdmi_input_inst/block_re_ch1/data_calB[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.433         Logic Levels: 2  
                                                                                   Logic: 1.492ns(61.323%), Route: 0.941ns(38.677%)
====================================================================================================

====================================================================================================

Startpoint  : G_data_input[1] (port)
Endpoint    : hdmi_input_inst/block_re_ch1/data_calG[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G_data_input[1]                                         0.000       0.000 r       G_data_input[1] (port)
                                   net (fanout=1)        0.000       0.000         G_data_input[1]  
                                                                                   G_data_input_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       G_data_input_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_G_data_input[1]
                                                                                   hdmi_input_inst/block_re_ch1/data_calG_0_0[19:0]/I1 (GTP_LUT3)
                                   td                    0.281       2.433 f       hdmi_input_inst/block_re_ch1/data_calG_0_0[19:0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       2.433         hdmi_input_inst/block_re_ch1/_N20075
                                                                           f       hdmi_input_inst/block_re_ch1/data_calG[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.433         Logic Levels: 2  
                                                                                   Logic: 1.492ns(61.323%), Route: 0.941ns(38.677%)
====================================================================================================

====================================================================================================

Startpoint  : B_data_input[1] (port)
Endpoint    : hdmi_input_inst/block_re_ch1/data_calR[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B_data_input[1]                                         0.000       0.000 r       B_data_input[1] (port)
                                   net (fanout=1)        0.000       0.000         B_data_input[1]  
                                                                                   B_data_input_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       B_data_input_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_B_data_input[1]
                                                                                   hdmi_input_inst/block_re_ch1/data_calR_0_0[19:0]/I1 (GTP_LUT3)
                                   td                    0.281       2.433 f       hdmi_input_inst/block_re_ch1/data_calR_0_0[19:0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       2.433         hdmi_input_inst/block_re_ch1/_N20226
                                                                           f       hdmi_input_inst/block_re_ch1/data_calR[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.433         Logic Levels: 2  
                                                                                   Logic: 1.492ns(61.323%), Route: 0.941ns(38.677%)
====================================================================================================

{top|hdmi_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width                          hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_0_0/WCLK
 498.100     500.000         1.900           Low Pulse Width                           hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_0_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_0_1/WCLK
====================================================================================================

{top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          block_reset/CLK
 499.380     500.000         0.620           Low Pulse Width                           block_reset/CLK
 499.380     500.000         0.620           Low Pulse Width                           led_top_down/collect_inst/chosen_data_reg[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------+
| Type       | File Name                                
+--------------------------------------------------------+
| Input      | D:/hdmi_final/compile/top_comp.adf       
|            | D:/hdmi_final/project.fdc                
| Output     | D:/hdmi_final/synthesize/top_syn.adf     
|            | D:/hdmi_final/synthesize/top_syn.vm      
|            | D:/hdmi_final/synthesize/top.snr         
+--------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 341,192,704 bytes
Total CPU  time to synthesize completion : 21.859 sec
Total real time to synthesize completion : 27.000 sec
