D:\electrical engineering\computer Architecture\project\phase1\verilog code\CA_Project_Phase1\Instruction_mem.ngc 1590762985
OK
