# //  ModelSim SE-64 6.5c Aug 27 2009 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap3/vhdlsim/address_conversion.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Loading package math_real
# -- Compiling entity address_conversion
# -- Compiling architecture behavioral of address_conversion
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap3/vhdlsim/mux21_generic.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioral of mux21_generic
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap3/vhdlsim/registerfile.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Loading package math_real
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling configuration cfg_rf_beh
# -- Loading entity register_file
# -- Loading architecture a of register_file
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap3/vhdlsim/windowed_register_file.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Loading package math_real
# -- Compiling entity windowed_register_file
# -- Compiling architecture behavioral of windowed_register_file
vcom -reportprogress 300 -work work /home/ms20.8/MS_laboratories/cap3/vhdlsim/tb_windowed_register_file.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Loading package math_real
# -- Compiling entity tbwindowedreg
# -- Compiling architecture testa of tbwindowedreg
vsim -t 100ps -novopt work.tbwindowedreg
# vsim -t 100ps -novopt work.tbwindowedreg 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Refreshing /home/ms20.8/MS_laboratories/cap3/vhdlsim/work.tbwindowedreg(testa)
# Loading work.tbwindowedreg(testa)
# Refreshing /home/ms20.8/MS_laboratories/cap3/vhdlsim/work.windowed_register_file(behavioral)
# Loading work.windowed_register_file(behavioral)
# Refreshing /home/ms20.8/MS_laboratories/cap3/vhdlsim/work.register_file(a)
# Loading work.register_file(a)
# Refreshing /home/ms20.8/MS_laboratories/cap3/vhdlsim/work.address_conversion(behavioral)
# Loading work.address_conversion(behavioral)
# Refreshing /home/ms20.8/MS_laboratories/cap3/vhdlsim/work.mux21_generic(behavioral)
# Loading work.mux21_generic(behavioral)
add waves *
run
run
run
run
run
run
# Window cannot be closed because the modal window "Quit Vsim" is still open.
