
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123501                       # Number of seconds simulated
sim_ticks                                123501250773                       # Number of ticks simulated
final_tick                               688799682600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162462                       # Simulator instruction rate (inst/s)
host_op_rate                                   204799                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2118533                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376684                       # Number of bytes of host memory used
host_seconds                                 58295.66                       # Real time elapsed on the host
sim_insts                                  9470804170                       # Number of instructions simulated
sim_ops                                   11938919550                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2070912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2017408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2028544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      4044672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2029568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3418752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       940544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3419648                       # Number of bytes read from this memory
system.physmem.bytes_read::total             20008704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6427136                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6427136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16179                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15761                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        31599                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        15856                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        26709                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         7348                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        26716                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                156318                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           50212                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                50212                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16768348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16335122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        38348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16425291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32750049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        39384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16433583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        38348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27681922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        42493                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7615664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        38348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27689177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               162012157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        38348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        39384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        38348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        42493                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        38348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             313001                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52041060                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52041060                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52041060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16768348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16335122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        38348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16425291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32750049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        39384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16433583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        38348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27681922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        42493                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7615664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        38348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27689177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              214053217                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               296166070                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21806529                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19464169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1738627                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14481096                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14206508                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52012                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230265029                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123896577                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21806529                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15516670                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27612012                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5715604                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5378006                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13936169                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1706453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    267222254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.760238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       239610242     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4202238      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134010      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4156982      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1334689      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3838890      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          608413      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989204      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10347586      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    267222254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073629                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418335                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228283932                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7412436                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27556888                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22191                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3946803                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064358                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138610234                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38353                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3946803                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228513715                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4584886                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2105049                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27330801                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       740996                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138412031                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          210                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106958                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       553591                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181427895                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627373159                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627373159                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34393563                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18596                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9405                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1768236                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24941255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4065977                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26063                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926452                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137700676                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18658                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128898949                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82749                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24932175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51127136                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    267222254                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482366                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.095677                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    210763174     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17714992      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18925894      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10970595      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5675150      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1420923      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678736      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39567      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33223      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267222254                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215562     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87430     23.25%     80.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72979     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101091890     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012978      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22753203     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031688      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128898949                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435225                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375971                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002917                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    525478871                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162651862                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125618693                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129274920                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101996                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5103189                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          363                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100032                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3946803                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3778063                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91239                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137719430                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24941255                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4065977                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9400                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45849                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2158                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          363                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       671699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1843344                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127268151                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22431982                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1630797                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   96                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26463460                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19336071                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031478                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429719                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125647257                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125618693                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76004202                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165663142                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.424150                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458788                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25108467                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1727772                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    263275451                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.427750                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.296841                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    221315589     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500778      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10571877      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3351841      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5531880      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1079903      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685898      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627979      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609706      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    263275451                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609706                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           397389814                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279398916                       # The number of ROB writes
system.switch_cpus0.timesIdled                5137400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28943816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.961661                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.961661                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337648                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337648                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591511650                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163701878                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147162821                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               296166070                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23308341                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19113899                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2282349                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9664629                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9104682                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2391680                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       102335                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    222361704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132443331                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23308341                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11496362                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29134109                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6483556                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      12025046                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13697895                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2264856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    267685962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       238551853     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3158522      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3657020      1.37%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2008132      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2307035      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1274000      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          866072      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2256007      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13607321      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    267685962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078700                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447193                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       220560707                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     13860442                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28889088                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       231824                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4143897                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3783966                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        21207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     161682163                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       104395                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4143897                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       220915130                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        5053934                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7817249                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28779817                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       975931                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161580767                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          251                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        251994                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       450818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224557302                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    752303147                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    752303147                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    191767199                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32790059                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42383                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23675                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2609661                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15423857                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8401398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       220737                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1865156                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161341504                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42464                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152480414                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       214953                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20151502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46564977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4799                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    267685962                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569624                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260473                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    203442823     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25835461      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13886735      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9610515      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8399728      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4296370      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1043542      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       668380      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       502408      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267685962                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          40588     12.37%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        139997     42.67%     55.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147510     44.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127638399     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2383148      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18675      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14098710      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8341482      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152480414                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514848                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             328095                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    573189837                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181536912                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149945910                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152808509                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       383522                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2718449                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          945                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1447                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       181874                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9338                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          930                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4143897                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        4488562                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       170271                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161384099                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15423857                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8401398                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23649                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        119491                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1447                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1321820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1281039                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2602859                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150231337                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13240582                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2249076                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21580045                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21025101                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8339463                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507254                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149948299                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149945910                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89115182                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        233421053                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506290                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381779                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112610381                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    138158976                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23226626                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37665                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2295419                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    263542065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524239                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342487                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    207102021     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26172714      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10969663      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6592215      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4560432      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2948659      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1527619      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1230382      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2438360      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    263542065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112610381                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     138158976                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20924929                       # Number of memory references committed
system.switch_cpus1.commit.loads             12705405                       # Number of loads committed
system.switch_cpus1.commit.membars              18792                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19774155                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124554538                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2810839                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2438360                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           422488553                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          326915214                       # The number of ROB writes
system.switch_cpus1.timesIdled                3405927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28480108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112610381                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            138158976                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112610381                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.630007                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.630007                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380227                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380227                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677670215                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208106410                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      150887507                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37630                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus2.numCycles               296166062                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23351341                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19146934                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2287635                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9609224                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9115513                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2396411                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       102689                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    222934869                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132740583                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23351341                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11511924                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29186016                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6497888                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      11756161                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13732157                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2270338                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    268051267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       238865251     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3154768      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3658690      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2012752      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2310928      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1272410      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          869252      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2275421      0.85%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13631795      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    268051267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078845                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.448196                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       221127802                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     13597602                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28941543                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       231332                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4152984                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3793224                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        21240                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     162054717                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       104240                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4152984                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       221473656                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4947310                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      7659117                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28840292                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       977904                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     161963968                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          284                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        254680                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       451210                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    225097621                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    754091867                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    754091867                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    192218543                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32879078                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42107                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23361                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2608368                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15446434                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8422464                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       222049                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1871122                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         161744852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        42158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152870211                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       213461                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20183931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     46664447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4405                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    268051267                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.570302                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.261122                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    203655949     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25896179      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13897714      5.18%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9644314      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8432902      3.15%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4307064      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1044544      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       669338      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       503263      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    268051267                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          40449     12.30%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        140577     42.75%     55.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       147842     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127973119     83.71%     83.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2391268      1.56%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18719      0.01%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14124515      9.24%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8362590      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152870211                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.516164                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             328868                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002151                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    574334018                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181972379                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    150338529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153199079                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       384755                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2711137                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1029                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1442                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       183577                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         9361                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          817                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4152984                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        4378069                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       170759                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    161787146                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15446434                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8422464                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23306                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        119487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1442                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1327394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1282378                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2609772                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150616072                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13261663                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2254139                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21622422                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21074074                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8360759                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.508553                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             150340814                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            150338529                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89327297                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        234013637                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.507616                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381718                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    112875410                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    138484100                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23304478                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37753                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2300715                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    263898283                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524763                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.343091                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    207325665     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     26236714      9.94%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10994169      4.17%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6604049      2.50%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4573681      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2954177      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1531879      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1233574      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2444375      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    263898283                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    112875410                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     138484100                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20974184                       # Number of memory references committed
system.switch_cpus2.commit.loads             12735297                       # Number of loads committed
system.switch_cpus2.commit.membars              18836                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19820667                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        124847669                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2817455                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2444375                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           423241732                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          327730228                       # The number of ROB writes
system.switch_cpus2.timesIdled                3414436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               28114795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          112875410                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            138484100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    112875410                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.623832                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.623832                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.381122                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.381122                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       679381244                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208644284                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      151228235                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37718                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus3.numCycles               296166070                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21956464                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19811610                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1150223                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8493565                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7860521                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1215506                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        51093                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    232969930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             138093205                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21956464                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9076027                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27319094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3604704                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      15515902                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13369113                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1156289                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    278230507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.582290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.899684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       250911413     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          978040      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1993398      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          843846      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4543214      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         4045067      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          787236      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1633354      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12494939      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    278230507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074136                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.466269                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       231395165                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     17104693                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27219627                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        85886                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2425131                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1927783                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          451                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     161936566                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2428                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2425131                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       231648543                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       15060976                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1215859                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27073114                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       806879                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     161850843                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          238                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        367567                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       283267                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         8106                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    189994193                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    762340805                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    762340805                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168700983                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        21293168                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        18789                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         9480                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1959604                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     38211481                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     19333876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       176794                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       939271                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         161537307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        18847                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        155390198                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        84202                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     12320148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     29455874                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    278230507                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.558494                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.353739                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    222804007     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16713950      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13646496      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5904568      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7435381      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7148972      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      4056439      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       321018      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       199676      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    278230507                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         392822     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3036321     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        87937      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     97463520     62.72%     62.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1355898      0.87%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         9307      0.01%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     37271355     23.99%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     19290118     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     155390198                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.524673                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3517080                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022634                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    592612183                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    173880407                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    154071651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     158907278                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       281266                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1460247                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          587                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         4115                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       117636                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        13720                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2425131                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       14545565                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       232024                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    161556250                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     38211481                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     19333876                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9481                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        153910                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          113                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         4115                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       673149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       676391                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1349540                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    154306566                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     37148359                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1083630                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   96                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            56436616                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20221061                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          19288257                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521014                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             154075723                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            154071651                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         83215812                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        164019283                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520220                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507354                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    125221765                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    147157184                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     14416208                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        18761                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1175714                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    275805376                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533554                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.355679                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    222374093     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19550510      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9147677      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      9037440      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2471016      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     10447014      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       784297      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       572548      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1420781      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    275805376                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    125221765                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     147157184                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              55967470                       # Number of memory references committed
system.switch_cpus3.commit.loads             36751234                       # Number of loads committed
system.switch_cpus3.commit.membars               9366                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19432279                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        130858606                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1425310                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1420781                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           435957610                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          325572175                       # The number of ROB writes
system.switch_cpus3.timesIdled                5069159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               17935563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          125221765                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            147157184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    125221765                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.365133                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.365133                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.422809                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.422809                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       762904002                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178901403                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192876927                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         18732                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus4.numCycles               296166064                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        23345369                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19145929                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2283887                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      9602917                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         9115091                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2391862                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect       101956                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    222554432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             132663782                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           23345369                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11506953                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             29176748                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        6499874                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      11849397                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13710856                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2267302                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    267760272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       238583524     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3162695      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3660978      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2008233      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2313954      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1271661      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          867995      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2259833      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13631399      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    267760272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078825                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447937                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       220750878                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     13687562                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         28932681                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       230705                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       4158442                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3789048                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        21253                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     161940105                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts       104321                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       4158442                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       221104581                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        5100381                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      7597512                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         28822573                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       976779                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     161841054                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          248                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        253997                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       450940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    224901230                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    753514914                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    753514914                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    191932964                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        32968266                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        41945                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        23241                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2615287                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     15442896                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      8412507                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       221961                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1872659                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         161593841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        42024                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        152652900                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       215427                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     20288595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     46976488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    267760272                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.570110                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260885                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    203449167     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     25858287      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13897787      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9626374      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8411331      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      4303642      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1041949      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       669191      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       502544      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    267760272                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          40435     12.30%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        140727     42.82%     55.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       147518     44.88%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    127782094     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2387017      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        18691      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     14112757      9.24%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      8352341      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     152652900                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515430                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             328680                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    573610179                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    181925902                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    150115558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     152981580                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       383624                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2726519                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses         1009                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1447                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       185861                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         9346                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1287                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       4158442                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        4532453                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       171379                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    161635997                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        67190                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     15442896                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      8412507                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        23193                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        120483                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1447                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1321597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1284256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2605853                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    150403610                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13252035                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2249290                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21602374                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        21045804                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           8350339                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507835                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             150117896                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            150115558                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         89215562                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        233719835                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506863                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381720                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    112707667                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    138278346                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     23359254                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        37698                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2296749                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    263601830                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524573                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342903                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    207114598     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     26194749      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10979346      4.17%     92.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      6596659      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4564381      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2949704      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1529802      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1230656      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2441935      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    263601830                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    112707667                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     138278346                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20943023                       # Number of memory references committed
system.switch_cpus4.commit.loads             12716377                       # Number of loads committed
system.switch_cpus4.commit.membars              18808                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19791211                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        124662182                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2813273                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2441935                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           422796741                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          327433720                       # The number of ROB writes
system.switch_cpus4.timesIdled                3408985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               28405792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          112707667                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            138278346                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    112707667                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.627737                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.627737                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380556                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380556                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       678421647                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      208341207                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      151125133                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         37664                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus5.numCycles               296166070                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22883867                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18712156                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2236977                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9669656                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9049350                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2356655                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       100003                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    222281748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             129765002                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22883867                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11406005                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27206400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6464557                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       6109801                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         13665700                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2252688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    259776715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       232570315     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1472776      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2329726      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3700694      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1547698      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1741706      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1828191      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1201612      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13383997      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    259776715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077267                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438149                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       220260440                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      8147432                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27122142                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        68438                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4178261                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3754543                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          484                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     158489486                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3178                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4178261                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       220576898                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        2103368                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      5101580                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         26878160                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       938446                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     158398102                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        28563                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        271518                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       347631                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        49839                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    219908996                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    736827881                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    736827881                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    188076213                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        31832783                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        40372                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        22186                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2816093                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     15102796                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8115580                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       245224                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1840756                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         158195728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        40496                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        149878919                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       185489                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     19754752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43881196                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3823                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    259776715                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576953                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268978                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    196546922     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     25393488      9.78%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13886711      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9452182      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8837763      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2551745      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1971268      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       675010      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       461626      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    259776715                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          34950     12.64%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        106175     38.41%     51.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       135269     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    125568845     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2365025      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        18181      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13850859      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8076009      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     149878919                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506064                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             276394                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    559996436                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    177992618                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    147487897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     150155313                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       454156                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2691019                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          420                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1673                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       225968                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         9335                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4178261                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1346803                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       135945                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    158236373                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        29099                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     15102796                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8115580                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        22176                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        100361                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1673                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1308954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1272199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2581153                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    147758901                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13031037                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2120018                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  149                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21105153                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20804222                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8074116                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.498906                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             147488845                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            147487897                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         86236766                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        225250054                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.497991                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382849                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    110471669                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    135407867                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22828958                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        36673                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2284220                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    255598454                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529768                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382942                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    200629729     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     26618621     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10364287      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5585448      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4184136      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2332939      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1438822      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1285619      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3158853      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    255598454                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    110471669                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     135407867                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20301389                       # Number of memory references committed
system.switch_cpus5.commit.loads             12411777                       # Number of loads committed
system.switch_cpus5.commit.membars              18296                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19436954                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        122012361                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2750429                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3158853                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           410675685                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          320652161                       # The number of ROB writes
system.switch_cpus5.timesIdled                3588905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               36389355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          110471669                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            135407867                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    110471669                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.680923                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.680923                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373006                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373006                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       666331729                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      204459488                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      147822416                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         36640                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  64                       # Number of system calls
system.switch_cpus6.numCycles               296166070                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        26524535                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     22086533                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2410693                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     10179539                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9712134                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2851107                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       112002                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    230857371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             145569697                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           26524535                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     12563241                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             30335609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6696797                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      11633130                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles         2550                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         14333109                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2303581                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    277092870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       246757261     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1861140      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2349927      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3734064      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1558045      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         2009501      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2352487      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1072645      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        15397800      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    277092870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089560                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491514                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       229501158                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     13123554                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         30189045                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        15755                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4263353                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      4034947                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          809                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     177879990                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3909                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4263353                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       229736860                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         747013                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles     11720213                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         29969211                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       656210                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     176778618                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         93821                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       458187                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    246901253                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    822068785                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    822068785                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    206781433                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        40119820                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        42944                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22458                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2304110                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     16530411                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8662917                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       103154                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      2014858                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         172598868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        43097                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        165673514                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       163670                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20786224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     42155984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1780                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    277092870                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.597899                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319588                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    206874118     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     32004611     11.55%     86.21% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13149288      4.75%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7332624      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      9917399      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3059616      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3008691      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1619551      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       126972      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    277092870                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu        1142912     79.27%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             1      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        151859     10.53%     89.80% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       147057     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    139558435     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2269404      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        20485      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     15190222      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8634968      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     165673514                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559394                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1441829                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008703                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    610045397                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    193429107                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    161374941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     167115343                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       124945                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      3075042                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          924                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       118736                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4263353                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         566127                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        71464                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    172641970                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       136111                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     16530411                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8662917                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22459                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         62216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           84                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          924                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1429558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1351057                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2780615                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    162794953                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     14946493                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2878561                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            23580435                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        23017012                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8633942                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549675                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             161375631                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            161374941                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         96699098                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        259645667                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544880                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372427                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    120326810                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    148267264                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     24375422                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        41317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2431142                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    272829517                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543443                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363663                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    210094978     77.01%     77.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     31786272     11.65%     88.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     11535004      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5760904      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      5258104      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2214474      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      2186041      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1042680      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2951060      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    272829517                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    120326810                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     148267264                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21999550                       # Number of memory references committed
system.switch_cpus6.commit.loads             13455369                       # Number of loads committed
system.switch_cpus6.commit.membars              20612                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          21485174                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        133489060                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      3059246                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2951060                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           442520311                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          349548757                       # The number of ROB writes
system.switch_cpus6.timesIdled                3496455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19073200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          120326810                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            148267264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    120326810                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.461347                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.461347                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406282                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406282                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       732590359                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      225463585                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      164590869                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         41282                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus7.numCycles               296166070                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        22915330                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     18739397                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2237611                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9689682                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9061339                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2360067                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        99864                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    222538437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             129950104                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           22915330                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11421406                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27248407                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6470110                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6077969                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         13680612                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2253756                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    260048378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       232799971     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1477119      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2336848      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3707360      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1549064      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1743586      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1828143      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1199062      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13407225      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    260048378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077373                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438774                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       220510706                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      8121793                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27164660                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        68154                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4183063                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3758156                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          480                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     158712446                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3162                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4183063                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       220831166                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        2091518                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      5084079                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         26916208                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       942342                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     158619694                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        26001                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        271719                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       348996                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        50607                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    220222275                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    737866905                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    737866905                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    188327812                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        31894463                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        40411                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        22202                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2827384                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15124191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8126492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       245550                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1845351                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         158411800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        40536                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        150079834                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       185665                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     19784394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     43956353                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3816                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    260048378                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577123                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269151                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    196736259     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     25423159      9.78%     85.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13907844      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9465161      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8848713      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2553219      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1975939      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       675749      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       462335      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    260048378                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          34844     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        106254     38.42%     51.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       135475     48.98%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    125733990     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2368678      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18205      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13871610      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8087351      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     150079834                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.506742                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             276573                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001843                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    560670284                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    178238369                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    147685763                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     150356407                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       457093                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2695862                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          422                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1669                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       226357                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         9349                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4183063                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1336976                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       136172                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    158452488                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        48823                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15124191                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8126492                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        22193                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        100523                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1669                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1309776                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1273339                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2583115                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    147958051                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13051865                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2121783                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  152                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21137251                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20831493                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8085386                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499578                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             147686711                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            147685763                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         86358099                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        225555031                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.498659                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382869                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    110619323                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    135588819                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     22864029                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        36720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2284977                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    255865315                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529923                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.383106                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    200820951     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26656515     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10379600      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5592599      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4188740      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2334714      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1441491      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1287809      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3162896      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    255865315                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    110619323                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     135588819                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20328464                       # Number of memory references committed
system.switch_cpus7.commit.loads             12428329                       # Number of loads committed
system.switch_cpus7.commit.membars              18320                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19462918                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        122175410                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2754100                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3162896                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           411154526                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          321088982                       # The number of ROB writes
system.switch_cpus7.timesIdled                3592185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               36117692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          110619323                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            135588819                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    110619323                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.677345                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.677345                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373504                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373504                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       667239838                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      204735387                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      148034627                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         36686                       # number of misc regfile writes
system.l20.replacements                         16214                       # number of replacements
system.l20.tagsinuse                      4095.794038                       # Cycle average of tags in use
system.l20.total_refs                          258811                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20310                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.743033                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.283087                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.559383                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3005.820276                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1032.131292                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012520                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001601                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.733843                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.251985                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46143                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46144                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8264                       # number of Writeback hits
system.l20.Writeback_hits::total                 8264                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   84                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46227                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46228                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46227                       # number of overall hits
system.l20.overall_hits::total                  46228                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16179                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16214                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16179                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16214                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16179                       # number of overall misses
system.l20.overall_misses::total                16214                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19925904                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7214794934                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7234720838                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19925904                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7214794934                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7234720838                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19925904                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7214794934                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7234720838                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        62322                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              62358                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8264                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8264                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               84                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        62406                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               62442                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        62406                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              62442                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259603                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260015                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259254                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259665                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259254                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259665                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 569311.542857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 445935.776871                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 446202.099297                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 569311.542857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 445935.776871                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 446202.099297                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 569311.542857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 445935.776871                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 446202.099297                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2444                       # number of writebacks
system.l20.writebacks::total                     2444                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16179                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16214                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16179                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16214                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16179                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16214                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     17412368                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6052392440                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6069804808                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     17412368                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6052392440                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6069804808                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     17412368                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6052392440                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6069804808                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259603                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260015                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259254                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259665                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259254                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259665                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 497496.228571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 374089.402312                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 374355.791785                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 497496.228571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 374089.402312                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 374355.791785                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 497496.228571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 374089.402312                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 374355.791785                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15803                       # number of replacements
system.l21.tagsinuse                      4095.477186                       # Cycle average of tags in use
system.l21.total_refs                          437461                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19899                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.984070                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           82.648672                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.381950                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2847.315757                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1158.130807                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020178                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001802                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.695145                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.282747                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        47246                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47247                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26465                       # number of Writeback hits
system.l21.Writeback_hits::total                26465                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          173                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  173                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        47419                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47420                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        47419                       # number of overall hits
system.l21.overall_hits::total                  47420                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15760                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15798                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15761                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15799                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15761                       # number of overall misses
system.l21.overall_misses::total                15799                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35075244                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8148065723                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8183140967                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       725350                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       725350                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35075244                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8148791073                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8183866317                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35075244                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8148791073                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8183866317                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        63006                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              63045                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26465                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26465                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          174                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              174                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        63180                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               63219                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        63180                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              63219                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.250135                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.250583                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.005747                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.005747                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.249462                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249909                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.249462                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249909                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 923032.736842                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 517009.246383                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 517985.882200                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       725350                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       725350                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 923032.736842                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 517022.465135                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 517999.007342                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 923032.736842                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 517022.465135                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 517999.007342                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                9503                       # number of writebacks
system.l21.writebacks::total                     9503                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15760                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15798                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15761                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15799                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15761                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15799                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32345031                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7015516307                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7047861338                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       653550                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       653550                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32345031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7016169857                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7048514888                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32345031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7016169857                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7048514888                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.250135                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.250583                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.005747                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.005747                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.249462                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249909                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.249462                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249909                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 851185.026316                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 445146.973794                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 446123.644639                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       653550                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       653550                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 851185.026316                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 445160.196498                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 446136.773720                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 851185.026316                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 445160.196498                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 446136.773720                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15888                       # number of replacements
system.l22.tagsinuse                      4095.476653                       # Cycle average of tags in use
system.l22.total_refs                          437772                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19984                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.906125                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           82.168603                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.052184                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2853.332787                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1152.923079                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020061                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001722                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.696614                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.281475                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        47449                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  47450                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26571                       # number of Writeback hits
system.l22.Writeback_hits::total                26571                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          174                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  174                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        47623                       # number of demand (read+write) hits
system.l22.demand_hits::total                   47624                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        47623                       # number of overall hits
system.l22.overall_hits::total                  47624                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15848                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15885                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15848                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15885                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15848                       # number of overall misses
system.l22.overall_misses::total                15885                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     36746864                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   7848134344                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     7884881208                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     36746864                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   7848134344                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      7884881208                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     36746864                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   7848134344                       # number of overall miss cycles
system.l22.overall_miss_latency::total     7884881208                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        63297                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              63335                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26571                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26571                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          174                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              174                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        63471                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               63509                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        63471                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              63509                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.250375                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.250809                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.249689                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.250122                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.249689                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.250122                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 993158.486486                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 495212.919233                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 496372.754674                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 993158.486486                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 495212.919233                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 496372.754674                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 993158.486486                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 495212.919233                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 496372.754674                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                9518                       # number of writebacks
system.l22.writebacks::total                     9518                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15848                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15885                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15848                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15885                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15848                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15885                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     34089626                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   6709743071                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   6743832697                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     34089626                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   6709743071                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   6743832697                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     34089626                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   6709743071                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   6743832697                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.250375                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.250809                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.249689                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.250122                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.249689                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.250122                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 921341.243243                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 423381.062027                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 424540.931508                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 921341.243243                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 423381.062027                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 424540.931508                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 921341.243243                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 423381.062027                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 424540.931508                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         31638                       # number of replacements
system.l23.tagsinuse                      4095.904035                       # Cycle average of tags in use
system.l23.total_refs                          428575                       # Total number of references to valid blocks.
system.l23.sampled_refs                         35734                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.993480                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.539273                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.780035                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3382.610064                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           698.974663                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002573                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000923                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.825833                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.170648                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        59006                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  59007                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23887                       # number of Writeback hits
system.l23.Writeback_hits::total                23887                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           88                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   88                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        59094                       # number of demand (read+write) hits
system.l23.demand_hits::total                   59095                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        59094                       # number of overall hits
system.l23.overall_hits::total                  59095                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        31599                       # number of ReadReq misses
system.l23.ReadReq_misses::total                31638                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        31599                       # number of demand (read+write) misses
system.l23.demand_misses::total                 31638                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        31599                       # number of overall misses
system.l23.overall_misses::total                31638                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     39327745                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  16903625955                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    16942953700                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     39327745                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  16903625955                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     16942953700                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     39327745                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  16903625955                       # number of overall miss cycles
system.l23.overall_miss_latency::total    16942953700                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        90605                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              90645                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23887                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23887                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           88                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               88                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        90693                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               90733                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        90693                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              90733                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.348756                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.349032                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.348417                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.348693                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.348417                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.348693                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1008403.717949                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 534941.800532                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 535525.434604                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1008403.717949                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 534941.800532                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 535525.434604                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1008403.717949                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 534941.800532                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 535525.434604                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5716                       # number of writebacks
system.l23.writebacks::total                     5716                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        31599                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           31638                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        31599                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            31638                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        31599                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           31638                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     36526982                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data  14633403794                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total  14669930776                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     36526982                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data  14633403794                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total  14669930776                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     36526982                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data  14633403794                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total  14669930776                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.348756                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.349032                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.348417                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.348693                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.348417                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.348693                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 936589.282051                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 463097.053514                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 463680.724951                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 936589.282051                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 463097.053514                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 463680.724951                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 936589.282051                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 463097.053514                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 463680.724951                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         15899                       # number of replacements
system.l24.tagsinuse                      4095.463082                       # Cycle average of tags in use
system.l24.total_refs                          437729                       # Total number of references to valid blocks.
system.l24.sampled_refs                         19995                       # Sample count of references to valid blocks.
system.l24.avg_refs                         21.891923                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           82.171770                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.091458                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2850.337661                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1155.862194                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020061                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001731                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.695883                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.282193                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        47435                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  47436                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           26546                       # number of Writeback hits
system.l24.Writeback_hits::total                26546                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          174                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  174                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        47609                       # number of demand (read+write) hits
system.l24.demand_hits::total                   47610                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        47609                       # number of overall hits
system.l24.overall_hits::total                  47610                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        15854                       # number of ReadReq misses
system.l24.ReadReq_misses::total                15892                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        15856                       # number of demand (read+write) misses
system.l24.demand_misses::total                 15894                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        15856                       # number of overall misses
system.l24.overall_misses::total                15894                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     31545220                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   8072155147                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     8103700367                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      1272268                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      1272268                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     31545220                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   8073427415                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      8104972635                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     31545220                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   8073427415                       # number of overall miss cycles
system.l24.overall_miss_latency::total     8104972635                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        63289                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              63328                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        26546                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            26546                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          176                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              176                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        63465                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               63504                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        63465                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              63504                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.250502                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.250947                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.011364                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.011364                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.249838                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.250283                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.249838                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.250283                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 830137.368421                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 509155.742841                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 509923.254908                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       636134                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       636134                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 830137.368421                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 509171.759271                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 509939.136467                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 830137.368421                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 509171.759271                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 509939.136467                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                9532                       # number of writebacks
system.l24.writebacks::total                     9532                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        15854                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           15892                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        15856                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            15894                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        15856                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           15894                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     28815273                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   6933174628                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   6961989901                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1128668                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1128668                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     28815273                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   6934303296                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   6963118569                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     28815273                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   6934303296                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   6963118569                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.250502                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.250947                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.011364                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.011364                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.249838                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.250283                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.249838                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.250283                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 758296.657895                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 437313.903621                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 438081.418387                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       564334                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       564334                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 758296.657895                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 437329.925328                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 438097.305210                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 758296.657895                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 437329.925328                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 438097.305210                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         26748                       # number of replacements
system.l25.tagsinuse                      4095.571636                       # Cycle average of tags in use
system.l25.total_refs                          379989                       # Total number of references to valid blocks.
system.l25.sampled_refs                         30844                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.319706                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.270212                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     8.536833                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2706.881944                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1342.882646                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002084                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.660860                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.327852                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        53920                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  53921                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           15225                       # number of Writeback hits
system.l25.Writeback_hits::total                15225                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          149                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  149                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        54069                       # number of demand (read+write) hits
system.l25.demand_hits::total                   54070                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        54069                       # number of overall hits
system.l25.overall_hits::total                  54070                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        26708                       # number of ReadReq misses
system.l25.ReadReq_misses::total                26745                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        26709                       # number of demand (read+write) misses
system.l25.demand_misses::total                 26746                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        26709                       # number of overall misses
system.l25.overall_misses::total                26746                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     28734295                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  13965881583                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    13994615878                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       438045                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       438045                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     28734295                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  13966319628                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     13995053923                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     28734295                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  13966319628                       # number of overall miss cycles
system.l25.overall_miss_latency::total    13995053923                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        80628                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              80666                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        15225                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            15225                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          150                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              150                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        80778                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               80816                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        80778                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              80816                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.331250                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.331552                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.006667                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.006667                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.330647                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.330949                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.330647                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.330949                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 776602.567568                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 522910.048787                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 523261.016190                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       438045                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       438045                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 776602.567568                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 522906.871392                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 523257.830068                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 776602.567568                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 522906.871392                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 523257.830068                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4590                       # number of writebacks
system.l25.writebacks::total                     4590                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        26708                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           26745                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        26709                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            26746                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        26709                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           26746                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     26076763                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  12047363798                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  12073440561                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       366245                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       366245                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     26076763                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  12047730043                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  12073806806                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     26076763                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  12047730043                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  12073806806                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.331250                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.331552                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.006667                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.006667                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.330647                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.330949                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.330647                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.330949                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 704777.378378                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 451076.973117                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 451427.951430                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       366245                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       366245                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 704777.378378                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 451073.796960                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 451424.766545                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 704777.378378                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 451073.796960                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 451424.766545                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          7389                       # number of replacements
system.l26.tagsinuse                      4095.077268                       # Cycle average of tags in use
system.l26.total_refs                          317099                       # Total number of references to valid blocks.
system.l26.sampled_refs                         11485                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.609839                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          125.504162                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    15.942403                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2362.101755                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1591.528948                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.030641                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003892                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.576685                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.388557                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999775                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            3                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        34847                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  34850                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           11176                       # number of Writeback hits
system.l26.Writeback_hits::total                11176                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          249                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  249                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            3                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        35096                       # number of demand (read+write) hits
system.l26.demand_hits::total                   35099                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            3                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        35096                       # number of overall hits
system.l26.overall_hits::total                  35099                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         7330                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 7371                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           18                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         7348                       # number of demand (read+write) misses
system.l26.demand_misses::total                  7389                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         7348                       # number of overall misses
system.l26.overall_misses::total                 7389                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     59943488                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   3439548140                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     3499491628                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      9709460                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      9709460                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     59943488                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   3449257600                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      3509201088                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     59943488                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   3449257600                       # number of overall miss cycles
system.l26.overall_miss_latency::total     3509201088                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           44                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        42177                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              42221                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        11176                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            11176                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          267                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              267                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           44                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        42444                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               42488                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           44                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        42444                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              42488                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.931818                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.173791                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.174581                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.067416                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.067416                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.931818                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.173122                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.173908                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.931818                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.173122                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.173908                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1462036.292683                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 469242.583902                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 474764.838964                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 539414.444444                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 539414.444444                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1462036.292683                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 469414.480131                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 474922.328867                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1462036.292683                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 469414.480131                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 474922.328867                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4310                       # number of writebacks
system.l26.writebacks::total                     4310                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         7330                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            7371                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           18                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         7348                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             7389                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         7348                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            7389                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     56998522                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2912809377                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2969807899                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      8416035                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      8416035                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     56998522                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2921225412                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2978223934                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     56998522                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2921225412                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2978223934                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.173791                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.174581                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.067416                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.067416                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.931818                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.173122                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.173908                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.931818                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.173122                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.173908                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1390207.853659                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 397381.906821                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 402904.341202                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 467557.500000                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 467557.500000                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1390207.853659                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 397553.812194                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 403061.839762                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1390207.853659                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 397553.812194                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 403061.839762                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         26755                       # number of replacements
system.l27.tagsinuse                      4095.570679                       # Cycle average of tags in use
system.l27.total_refs                          380068                       # Total number of references to valid blocks.
system.l27.sampled_refs                         30851                       # Sample count of references to valid blocks.
system.l27.avg_refs                         12.319471                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.269645                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     8.599161                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2714.588906                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1335.112966                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002099                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.662741                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.325955                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        53978                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  53979                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           15246                       # number of Writeback hits
system.l27.Writeback_hits::total                15246                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          150                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        54128                       # number of demand (read+write) hits
system.l27.demand_hits::total                   54129                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        54128                       # number of overall hits
system.l27.overall_hits::total                  54129                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        26715                       # number of ReadReq misses
system.l27.ReadReq_misses::total                26752                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        26716                       # number of demand (read+write) misses
system.l27.demand_misses::total                 26753                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        26716                       # number of overall misses
system.l27.overall_misses::total                26753                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     23689995                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  13758220929                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    13781910924                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       484695                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       484695                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     23689995                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  13758705624                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     13782395619                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     23689995                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  13758705624                       # number of overall miss cycles
system.l27.overall_miss_latency::total    13782395619                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        80693                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              80731                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        15246                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            15246                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          151                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        80844                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               80882                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        80844                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              80882                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.331070                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.331372                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.006623                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.330464                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.330766                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.330464                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.330766                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 640270.135135                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 514999.847614                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 515173.105712                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       484695                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       484695                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 640270.135135                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 514998.713280                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 515171.966471                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 640270.135135                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 514998.713280                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 515171.966471                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4599                       # number of writebacks
system.l27.writebacks::total                     4599                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        26715                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           26752                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        26716                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            26753                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        26716                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           26753                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     21032731                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  11839561580                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  11860594311                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       412895                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       412895                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     21032731                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  11839974475                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  11861007206                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     21032731                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  11839974475                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  11861007206                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.331070                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.331372                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.330464                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.330766                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.330464                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.330766                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 568452.189189                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 443180.294965                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 443353.555286                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       412895                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       412895                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 568452.189189                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 443179.161364                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 443352.416776                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 568452.189189                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 443179.161364                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 443352.416776                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               560.089092                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013968390                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801009.573712                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.948086                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.141005                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056007                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897579                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13936121                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13936121                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13936121                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13936121                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13936121                       # number of overall hits
system.cpu0.icache.overall_hits::total       13936121                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25512499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25512499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25512499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25512499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25512499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25512499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13936169                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13936169                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13936169                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13936169                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13936169                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13936169                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 531510.395833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 531510.395833                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 531510.395833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 531510.395833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 531510.395833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 531510.395833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20343323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20343323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20343323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20343323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20343323                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20343323                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565092.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565092.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62406                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243194629                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62662                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3881.054371                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.516056                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.483944                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783266                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216734                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20485230                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20485230                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9317                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9317                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24432042                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24432042                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24432042                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24432042                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       212895                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       212895                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       213306                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        213306                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       213306                       # number of overall misses
system.cpu0.dcache.overall_misses::total       213306                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  48796220823                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  48796220823                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35379277                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35379277                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  48831600100                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  48831600100                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  48831600100                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  48831600100                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20698125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20698125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24645348                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24645348                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24645348                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24645348                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010286                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008655                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008655                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008655                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008655                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229203.226111                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229203.226111                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86080.965937                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86080.965937                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228927.456799                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228927.456799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228927.456799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228927.456799                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8264                       # number of writebacks
system.cpu0.dcache.writebacks::total             8264                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150573                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150573                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150900                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150900                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62322                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62322                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62406                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62406                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10371695544                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10371695544                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5470184                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5470184                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10377165728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10377165728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10377165728                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10377165728                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166421.095985                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166421.095985                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65121.238095                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65121.238095                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166284.743903                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166284.743903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166284.743903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166284.743903                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               520.196965                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088365670                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2088993.608445                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.196965                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061213                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.833649                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13697843                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13697843                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13697843                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13697843                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13697843                       # number of overall hits
system.cpu1.icache.overall_hits::total       13697843                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     48195737                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48195737                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     48195737                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48195737                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     48195737                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48195737                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13697895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13697895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13697895                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13697895                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13697895                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13697895                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 926841.096154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 926841.096154                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 926841.096154                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 926841.096154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 926841.096154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 926841.096154                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35487592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35487592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35487592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35487592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35487592                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35487592                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 909938.256410                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 909938.256410                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 909938.256410                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 909938.256410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 909938.256410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 909938.256410                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 63180                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186232436                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 63436                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2935.753137                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.255087                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.744913                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915059                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084941                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9666071                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9666071                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8174072                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8174072                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20220                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20220                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18815                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18815                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17840143                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17840143                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17840143                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17840143                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       215668                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       215668                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5274                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5274                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       220942                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        220942                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       220942                       # number of overall misses
system.cpu1.dcache.overall_misses::total       220942                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  51063981582                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  51063981582                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2140725147                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2140725147                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  53204706729                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  53204706729                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  53204706729                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  53204706729                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9881739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9881739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8179346                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8179346                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18815                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18815                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18061085                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18061085                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18061085                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18061085                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021825                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000645                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000645                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 236771.248317                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 236771.248317                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 405901.620592                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 405901.620592                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240808.477922                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240808.477922                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240808.477922                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240808.477922                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     11704390                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             66                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 177339.242424                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26465                       # number of writebacks
system.cpu1.dcache.writebacks::total            26465                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       152662                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       152662                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5100                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5100                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       157762                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       157762                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       157762                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       157762                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        63006                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63006                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          174                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        63180                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        63180                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        63180                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        63180                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11383187055                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11383187055                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     11926703                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     11926703                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11395113758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11395113758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11395113758                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11395113758                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003498                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003498                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003498                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003498                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 180668.302305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 180668.302305                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 68544.270115                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68544.270115                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 180359.508674                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 180359.508674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 180359.508674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 180359.508674                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.147867                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1088399931                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2093076.790385                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.147867                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059532                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831968                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13732104                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13732104                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13732104                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13732104                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13732104                       # number of overall hits
system.cpu2.icache.overall_hits::total       13732104                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     48539714                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     48539714                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     48539714                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     48539714                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     48539714                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     48539714                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13732157                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13732157                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13732157                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13732157                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13732157                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13732157                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 915843.660377                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 915843.660377                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 915843.660377                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 915843.660377                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 915843.660377                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 915843.660377                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     37119929                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     37119929                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     37119929                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     37119929                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     37119929                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     37119929                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 976840.236842                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 976840.236842                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 976840.236842                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 976840.236842                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 976840.236842                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 976840.236842                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 63471                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               186264526                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 63727                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2922.851005                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.254726                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.745274                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915058                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084942                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9679306                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9679306                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8193152                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8193152                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19951                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19951                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18859                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18859                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17872458                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17872458                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17872458                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17872458                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       215743                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       215743                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5469                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5469                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       221212                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        221212                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       221212                       # number of overall misses
system.cpu2.dcache.overall_misses::total       221212                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  49914128151                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  49914128151                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2134305379                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2134305379                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  52048433530                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  52048433530                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  52048433530                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  52048433530                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9895049                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9895049                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8198621                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8198621                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18859                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18859                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18093670                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18093670                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18093670                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18093670                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021803                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021803                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000667                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000667                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012226                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012226                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012226                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012226                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 231359.201230                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 231359.201230                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 390255.143353                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 390255.143353                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 235287.568170                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 235287.568170                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 235287.568170                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 235287.568170                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     10505227                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             75                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 140069.693333                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26571                       # number of writebacks
system.cpu2.dcache.writebacks::total            26571                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       152446                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       152446                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5295                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5295                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       157741                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       157741                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       157741                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       157741                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        63297                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        63297                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          174                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        63471                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        63471                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        63471                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        63471                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  11097382226                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11097382226                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     11289556                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     11289556                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  11108671782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11108671782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  11108671782                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11108671782                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006397                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006397                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003508                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003508                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003508                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003508                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 175322.404316                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 175322.404316                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64882.505747                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64882.505747                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 175019.643333                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 175019.643333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 175019.643333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 175019.643333                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               578.977002                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1120896370                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1922635.283019                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.663996                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   540.313007                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061962                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.865886                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.927848                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13369052                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13369052                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13369052                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13369052                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13369052                       # number of overall hits
system.cpu3.icache.overall_hits::total       13369052                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           61                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           61                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           61                       # number of overall misses
system.cpu3.icache.overall_misses::total           61                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     56070506                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     56070506                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     56070506                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     56070506                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     56070506                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     56070506                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13369113                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13369113                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13369113                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13369113                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13369113                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13369113                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 919188.622951                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 919188.622951                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 919188.622951                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 919188.622951                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 919188.622951                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 919188.622951                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     39747507                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     39747507                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     39747507                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     39747507                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     39747507                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     39747507                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 993687.675000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 993687.675000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 993687.675000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 993687.675000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 993687.675000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 993687.675000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 90693                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               489471472                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 90949                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5381.823571                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.911537                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.088463                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437154                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562846                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     35050392                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       35050392                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     19196924                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      19196924                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         9384                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         9384                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         9366                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         9366                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     54247316                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        54247316                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     54247316                       # number of overall hits
system.cpu3.dcache.overall_hits::total       54247316                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       325710                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       325710                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          305                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          305                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       326015                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        326015                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       326015                       # number of overall misses
system.cpu3.dcache.overall_misses::total       326015                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  82153679631                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  82153679631                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     29916536                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     29916536                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  82183596167                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  82183596167                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  82183596167                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  82183596167                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     35376102                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35376102                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     19197229                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     19197229                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         9384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         9366                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9366                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     54573331                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     54573331                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     54573331                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     54573331                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009207                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009207                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005974                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005974                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005974                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005974                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 252229.528203                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 252229.528203                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 98087.003279                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98087.003279                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 252085.321740                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 252085.321740                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 252085.321740                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 252085.321740                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23887                       # number of writebacks
system.cpu3.dcache.writebacks::total            23887                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       235105                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       235105                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          217                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          217                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       235322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       235322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       235322                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       235322                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        90605                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        90605                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           88                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           88                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        90693                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        90693                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        90693                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        90693                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  21206996049                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  21206996049                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      6056967                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6056967                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  21213053016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  21213053016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  21213053016                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  21213053016                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001662                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001662                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001662                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001662                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 234059.886861                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 234059.886861                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68829.170455                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68829.170455                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 233899.562436                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 233899.562436                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 233899.562436                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 233899.562436                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               520.084029                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1088378631                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2089018.485605                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.084029                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061032                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.833468                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13710804                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13710804                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13710804                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13710804                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13710804                       # number of overall hits
system.cpu4.icache.overall_hits::total       13710804                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     42387803                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     42387803                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     42387803                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     42387803                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     42387803                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     42387803                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13710856                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13710856                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13710856                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13710856                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13710856                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13710856                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 815150.057692                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 815150.057692                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 815150.057692                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 815150.057692                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 815150.057692                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 815150.057692                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     31934863                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     31934863                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     31934863                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     31934863                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     31934863                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     31934863                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 818842.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 818842.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 818842.641026                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 818842.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 818842.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 818842.641026                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 63465                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               186247667                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 63721                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2922.861647                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.255222                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.744778                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.915059                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.084941                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9674630                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9674630                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      8180991                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8180991                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19956                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19956                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        18832                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        18832                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17855621                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17855621                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17855621                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17855621                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       215812                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       215812                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5444                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5444                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       221256                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        221256                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       221256                       # number of overall misses
system.cpu4.dcache.overall_misses::total       221256                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  50646332505                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  50646332505                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2137006675                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2137006675                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  52783339180                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  52783339180                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  52783339180                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  52783339180                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9890442                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9890442                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      8186435                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8186435                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        18832                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        18832                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     18076877                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     18076877                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     18076877                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     18076877                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021820                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021820                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000665                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000665                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012240                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012240                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012240                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012240                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 234678.018391                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 234678.018391                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 392543.474467                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 392543.474467                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 238562.295169                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 238562.295169                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 238562.295169                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 238562.295169                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     15130179                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             79                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 191521.253165                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        26546                       # number of writebacks
system.cpu4.dcache.writebacks::total            26546                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       152523                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       152523                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5268                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5268                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       157791                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       157791                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       157791                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       157791                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        63289                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        63289                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          176                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        63465                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        63465                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        63465                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        63465                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  11320646789                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  11320646789                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     12556232                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     12556232                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  11333203021                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  11333203021                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  11333203021                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  11333203021                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006399                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006399                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003511                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003511                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003511                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003511                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 178872.265149                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 178872.265149                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71342.227273                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71342.227273                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 178574.064776                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 178574.064776                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 178574.064776                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 178574.064776                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.261327                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1092852121                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2069795.683712                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.261327                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059714                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.844970                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13665644                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13665644                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13665644                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13665644                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13665644                       # number of overall hits
system.cpu5.icache.overall_hits::total       13665644                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     41619838                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     41619838                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     41619838                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     41619838                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     41619838                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     41619838                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13665700                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13665700                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13665700                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13665700                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13665700                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13665700                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 743211.392857                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 743211.392857                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 743211.392857                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 743211.392857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 743211.392857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 743211.392857                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     29118220                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     29118220                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     29118220                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     29118220                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     29118220                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     29118220                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 766268.947368                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 766268.947368                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 766268.947368                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 766268.947368                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 766268.947368                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 766268.947368                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 80778                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               194482627                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 81034                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2400.012674                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.362136                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.637864                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.915477                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.084523                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9470982                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9470982                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7851685                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7851685                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        21974                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        21974                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        18320                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18320                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17322667                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17322667                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17322667                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17322667                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       207263                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       207263                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          912                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          912                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       208175                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        208175                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       208175                       # number of overall misses
system.cpu5.dcache.overall_misses::total       208175                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  47683109138                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  47683109138                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     79658012                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     79658012                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  47762767150                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  47762767150                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  47762767150                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  47762767150                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9678245                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9678245                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7852597                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7852597                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        21974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        21974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18320                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18320                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17530842                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17530842                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17530842                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17530842                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021415                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021415                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011875                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011875                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011875                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011875                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 230060.884663                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 230060.884663                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87344.311404                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87344.311404                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229435.653417                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229435.653417                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229435.653417                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229435.653417                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        15225                       # number of writebacks
system.cpu5.dcache.writebacks::total            15225                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       126635                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       126635                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          762                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          762                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       127397                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       127397                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       127397                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       127397                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        80628                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        80628                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          150                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        80778                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        80778                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        80778                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        80778                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  17728961611                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  17728961611                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     10095610                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     10095610                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  17739057221                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  17739057221                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  17739057221                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  17739057221                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008331                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008331                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004608                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004608                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004608                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004608                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 219885.915699                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 219885.915699                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 67304.066667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67304.066667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 219602.580170                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 219602.580170                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 219602.580170                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 219602.580170                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.412849                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1090457063                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   499                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2185284.695391                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    40.412849                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.064764                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.793931                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     14333049                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       14333049                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     14333049                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        14333049                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     14333049                       # number of overall hits
system.cpu6.icache.overall_hits::total       14333049                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     94286161                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     94286161                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     94286161                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     94286161                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     94286161                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     94286161                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     14333107                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     14333107                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     14333107                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     14333107                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     14333107                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     14333107                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1625623.465517                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1625623.465517                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1625623.465517                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1625623.465517                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1625623.465517                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1625623.465517                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs      1123146                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       561573                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           44                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           44                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     60478534                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     60478534                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     60478534                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     60478534                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     60478534                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     60478534                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1374512.136364                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1374512.136364                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1374512.136364                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1374512.136364                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1374512.136364                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1374512.136364                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 42444                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178341002                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 42700                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4176.604262                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.494321                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.505679                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912087                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087913                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     11447364                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       11447364                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      8499546                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       8499546                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        22134                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        22134                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        20641                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        20641                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     19946910                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        19946910                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     19946910                       # number of overall hits
system.cpu6.dcache.overall_hits::total       19946910                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       109077                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       109077                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2663                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2663                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       111740                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        111740                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       111740                       # number of overall misses
system.cpu6.dcache.overall_misses::total       111740                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  15127460667                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  15127460667                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    244027108                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    244027108                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  15371487775                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  15371487775                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  15371487775                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  15371487775                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     11556441                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     11556441                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      8502209                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      8502209                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        22134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        22134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        20641                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        20641                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     20058650                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     20058650                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     20058650                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     20058650                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009439                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009439                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000313                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000313                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005571                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005571                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005571                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005571                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 138686.071922                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 138686.071922                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 91636.165227                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 91636.165227                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 137564.773358                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 137564.773358                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 137564.773358                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 137564.773358                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       438530                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 73088.333333                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        11176                       # number of writebacks
system.cpu6.dcache.writebacks::total            11176                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        66900                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        66900                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         2396                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2396                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        69296                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        69296                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        69296                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        69296                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        42177                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        42177                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          267                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          267                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        42444                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        42444                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        42444                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        42444                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5768914235                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5768914235                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     28095836                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     28095836                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5797010071                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5797010071                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5797010071                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5797010071                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002116                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002116                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 136778.676411                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 136778.676411                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 105227.850187                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 105227.850187                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 136580.201465                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 136580.201465                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 136580.201465                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 136580.201465                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               527.120033                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1092867036                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2069823.931818                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.120033                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059487                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.844744                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13680559                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13680559                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13680559                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13680559                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13680559                       # number of overall hits
system.cpu7.icache.overall_hits::total       13680559                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     31583743                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     31583743                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     31583743                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     31583743                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     31583743                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     31583743                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13680612                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13680612                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13680612                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13680612                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13680612                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13680612                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 595919.679245                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 595919.679245                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 595919.679245                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 595919.679245                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 595919.679245                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 595919.679245                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     24115033                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     24115033                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     24115033                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     24115033                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     24115033                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     24115033                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 634606.131579                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 634606.131579                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 634606.131579                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 634606.131579                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 634606.131579                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 634606.131579                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 80844                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               194506703                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 81100                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2398.356387                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.364887                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.635113                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915488                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084512                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9484551                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9484551                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7862154                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7862154                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        21989                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        21989                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18343                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18343                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17346705                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17346705                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17346705                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17346705                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       207735                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       207735                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          919                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          919                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       208654                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        208654                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       208654                       # number of overall misses
system.cpu7.dcache.overall_misses::total       208654                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  47403756441                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  47403756441                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     80908005                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     80908005                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  47484664446                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  47484664446                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  47484664446                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  47484664446                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9692286                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9692286                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7863073                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7863073                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        21989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        21989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18343                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18343                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17555359                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17555359                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17555359                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17555359                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021433                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021433                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011885                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011885                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011885                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011885                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 228193.402368                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 228193.402368                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 88039.178455                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 88039.178455                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 227576.104201                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 227576.104201                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 227576.104201                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 227576.104201                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        15246                       # number of writebacks
system.cpu7.dcache.writebacks::total            15246                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       127042                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       127042                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          768                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          768                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       127810                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       127810                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       127810                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       127810                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        80693                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        80693                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          151                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        80844                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        80844                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        80844                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        80844                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  17525209647                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  17525209647                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10219780                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10219780                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  17535429427                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  17535429427                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  17535429427                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  17535429427                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008325                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008325                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004605                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004605                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004605                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004605                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 217183.766213                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 217183.766213                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 67680.662252                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 67680.662252                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 216904.525098                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 216904.525098                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 216904.525098                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 216904.525098                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
