ncelab: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncelab	15.20-s035: Started on Oct 29, 2018 at 00:30:43 EDT
ncelab
    -messages
    -access rwc
    -cdslib ../cadence/cds.lib
    -hdlvar ../cadence/hdl.var
    states_test

ncelab: *W,ARCMRA: Elaborating the VHDL.STATES_TEST:TEST, MRA (most recently analyzed) architecture.
	Elaborating the design hierarchy:
	Building instance specific data structures.
	Design hierarchy summary:
		      Instances  Unique
		Components:  82      19
		Processes:   66       4
		Signals:     17      17
	Writing initial simulation snapshot: VHDL.STATES_TEST:TEST
TOOL:	ncelab	15.20-s035: Exiting on Oct 29, 2018 at 00:30:43 EDT  (total: 00:00:00)
