C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\syn_nfilter.exe  -link  -top  Verilog2  -multisrs  D:\project\program\QUARTUS\eda\Verilog1\synthesis\synwork\Verilog2_comp.srs  -osyn  D:\project\program\QUARTUS\eda\Verilog1\synthesis\synwork\Verilog2_mult.srs  -log  D:\project\program\QUARTUS\eda\Verilog1\synthesis\synlog\Verilog2_multi_srs_gen.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\syn_nfilter.exe -link -top Verilog2 -multisrs ..\synwork\Verilog2_comp.srs -osyn ..\synwork\Verilog2_mult.srs -log ..\synlog\Verilog2_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:..\synwork\Verilog2_comp.srs|io:i|time:1671191388|size:1666|exec:0|csum:ACBC50D28984ED31798C90EBBB087083
file:..\synwork\Verilog2_mult.srs|io:o|time:1671191389|size:1391|exec:0|csum:
file:..\synlog\Verilog2_multi_srs_gen.srr|io:o|time:1671191389|size:409|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\syn_nfilter.exe|io:i|time:1508986612|size:3128832|exec:1|csum:962D613D77B03012E41E67FDFAA0D819
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\syn_nfilter.exe|io:i|time:1508986884|size:3947520|exec:1|csum:17B0DA4185D3A16356E0044EDC31C9F0
