

================================================================
== Synthesis Summary Report of 'matrix_mult_3x3'
================================================================
+ General Information: 
    * Date:           Fri Dec 12 20:49:18 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        trabalho2SD
    * Solution:       solucao (Vivado IP Flow Target)
    * Product family: kintexuplus
    * Target device:  xcau25p-sfvb784-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |      Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |          |           |     |
    |      & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT    | URAM|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |+ matrix_mult_3x3  |     -|  5.63|      160|  1.600e+03|         -|      161|     -|        no|     -|  1 (~0%)|  46 (~0%)|  186 (~0%)|    -|
    | o linha_loop      |     -|  7.30|      159|  1.590e+03|        53|        -|     3|        no|     -|        -|         -|          -|    -|
    |  o coluna_loop    |     -|  7.30|       51|    510.000|        17|        -|     3|        no|     -|        -|         -|          -|    -|
    |   o produto_loop  |     -|  7.30|       15|    150.000|         5|        -|     3|        no|     -|        -|         -|          -|    -|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 4        |
| A_q0       | 8        |
| B_address0 | 4        |
| B_q0       | 8        |
| R_address0 | 4        |
| R_d0       | 16       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| A        | in        | unsigned char*  |
| B        | in        | unsigned char*  |
| R        | out       | unsigned short* |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| R        | R_address0   | port    | offset   |
| R        | R_ce0        | port    |          |
| R        | R_we0        | port    |          |
| R        | R_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+----------+-----+--------+---------+
| + matrix_mult_3x3                   | 1   |        |          |     |        |         |
|   sub_ln40_fu_145_p2                | -   |        | sub_ln40 | sub | fabric | 0       |
|   add_ln32_fu_157_p2                | -   |        | add_ln32 | add | fabric | 0       |
|   add_ln43_fu_167_p2                | -   |        | add_ln43 | add | fabric | 0       |
|   add_ln34_fu_183_p2                | -   |        | add_ln34 | add | fabric | 0       |
|   add_ln40_fu_197_p2                | -   |        | add_ln40 | add | fabric | 0       |
|   add_ln38_fu_237_p2                | -   |        | add_ln38 | add | fabric | 0       |
|   mac_muladd_8ns_8ns_16ns_16_4_1_U1 | 1   |        | mul_ln40 | mul | dsp48  | 3       |
|   mac_muladd_8ns_8ns_16ns_16_4_1_U1 | 1   |        | soma_1   | add | dsp48  | 3       |
+-------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------------------------------------------+
| Type     | Options | Location                                                |
+----------+---------+---------------------------------------------------------+
| pipeline | off     | trabalho2SD/solucao/directives.tcl:7 in matrix_mult_3x3 |
+----------+---------+---------------------------------------------------------+


