{"vcs1":{"timestamp_begin":1682282870.241892963, "rt":0.52, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1682282870.836193245, "rt":0.47, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1682282871.365413985, "rt":0.26, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682282869.895145569}
{"VCS_COMP_START_TIME": 1682282869.895145569}
{"VCS_COMP_END_TIME": 1682282871.704267173}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238980}}
