/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [29:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_17z;
  reg [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire [21:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  reg [28:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[157] ? in_data[99] : in_data[108];
  assign celloutsig_1_6z = celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_5z[3];
  assign celloutsig_1_13z = celloutsig_1_3z ? celloutsig_1_7z[0] : celloutsig_1_11z[1];
  assign celloutsig_1_14z = celloutsig_1_6z ? celloutsig_1_12z : celloutsig_1_5z[7];
  assign celloutsig_1_19z = celloutsig_1_14z ? celloutsig_1_3z : celloutsig_1_18z[2];
  assign celloutsig_0_25z = celloutsig_0_14z[3] ? celloutsig_0_7z : celloutsig_0_2z;
  assign celloutsig_1_2z = !(celloutsig_1_1z ? in_data[103] : in_data[185]);
  assign celloutsig_0_12z = !(celloutsig_0_10z ? celloutsig_0_9z : celloutsig_0_4z[2]);
  assign celloutsig_0_1z = celloutsig_0_0z[1] ^ in_data[89];
  assign celloutsig_0_17z = { celloutsig_0_13z[12:9], celloutsig_0_10z, celloutsig_0_3z } + { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_55z = celloutsig_0_42z[19:6] / { 1'h1, celloutsig_0_13z[27:15] };
  assign celloutsig_0_13z = { in_data[37:26], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z } / { 1'h1, in_data[56:36], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[189:188], celloutsig_1_0z, celloutsig_1_0z } == in_data[184:181];
  assign celloutsig_0_7z = { celloutsig_0_0z[0], celloutsig_0_6z } == { in_data[80:79], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_7z == celloutsig_0_1z;
  assign celloutsig_0_5z = in_data[79:76] > { in_data[92:90], celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_9z[4:3], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z } > { in_data[171:170], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_8z = { in_data[23:19], celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z } > in_data[47:36];
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z } > { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_25z } && { celloutsig_0_4z[3], celloutsig_0_5z, celloutsig_0_31z };
  assign celloutsig_0_56z = 1'h1 && { celloutsig_0_29z[12:7], celloutsig_0_34z, celloutsig_0_5z };
  assign celloutsig_1_3z = in_data[163:156] && { in_data[126:121], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_3z = celloutsig_0_1z & ~(celloutsig_0_0z[2]);
  assign celloutsig_1_4z = in_data[124] & ~(celloutsig_1_2z);
  assign celloutsig_1_12z = celloutsig_1_6z & ~(celloutsig_1_10z);
  assign celloutsig_0_10z = celloutsig_0_0z[0] & ~(celloutsig_0_9z);
  assign celloutsig_0_19z = celloutsig_0_6z[3] & ~(celloutsig_0_14z[0]);
  assign celloutsig_0_31z = celloutsig_0_18z[3] & ~(celloutsig_0_20z[6]);
  assign celloutsig_0_6z = in_data[16:13] % { 1'h1, celloutsig_0_4z[2:1], celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[141:138] % { 1'h1, celloutsig_1_5z[2], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, in_data[137:118], celloutsig_1_2z };
  assign celloutsig_0_4z[3:1] = celloutsig_0_0z[0] ? { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } : in_data[47:45];
  assign celloutsig_1_9z = celloutsig_1_6z ? celloutsig_1_5z[5:1] : { celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_18z = in_data[110] ? { celloutsig_1_5z[2:1], celloutsig_1_13z, celloutsig_1_7z } : in_data[189:183];
  assign celloutsig_0_0z = - in_data[49:46];
  assign celloutsig_1_5z = - { in_data[108:102], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_14z = - celloutsig_0_0z;
  assign celloutsig_0_20z = - { in_data[38:32], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_11z = ~ celloutsig_1_8z[16:13];
  assign celloutsig_0_29z = ~ { celloutsig_0_18z[6:2], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_0z[1]) | celloutsig_0_0z[1]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_42z = 29'h00000000;
    else if (!celloutsig_1_19z) celloutsig_0_42z = { celloutsig_0_29z, celloutsig_0_18z };
  always_latch
    if (clkin_data[32]) celloutsig_0_18z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_18z = { celloutsig_0_13z[6:5], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_4z[0] = celloutsig_0_1z;
  assign { out_data[134:128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
