<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › apollodma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>apollodma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/include/asm/dma.h: Defines for using and allocating dma channels.</span>
<span class="cm"> * Written by Hennus Bergman, 1992.</span>
<span class="cm"> * High DMA channel support &amp; info by Hannu Savolainen</span>
<span class="cm"> * and John Boyd, Nov. 1992.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_APOLLO_DMA_H</span>
<span class="cp">#define _ASM_APOLLO_DMA_H</span>

<span class="cp">#include &lt;asm/apollohw.h&gt;		</span><span class="cm">/* need byte IO */</span><span class="cp"></span>
<span class="cp">#include &lt;linux/spinlock.h&gt;		</span><span class="cm">/* And spinlocks */</span><span class="cp"></span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>


<span class="cp">#define dma_outb(val,addr) (*((volatile unsigned char *)(addr+IO_BASE)) = (val))</span>
<span class="cp">#define dma_inb(addr)	   (*((volatile unsigned char *)(addr+IO_BASE)))</span>

<span class="cm">/*</span>
<span class="cm"> * NOTES about DMA transfers:</span>
<span class="cm"> *</span>
<span class="cm"> *  controller 1: channels 0-3, byte operations, ports 00-1F</span>
<span class="cm"> *  controller 2: channels 4-7, word operations, ports C0-DF</span>
<span class="cm"> *</span>
<span class="cm"> *  - ALL registers are 8 bits only, regardless of transfer size</span>
<span class="cm"> *  - channel 4 is not used - cascades 1 into 2.</span>
<span class="cm"> *  - channels 0-3 are byte - addresses/counts are for physical bytes</span>
<span class="cm"> *  - channels 5-7 are word - addresses/counts are for physical words</span>
<span class="cm"> *  - transfers must not cross physical 64K (0-3) or 128K (5-7) boundaries</span>
<span class="cm"> *  - transfer count loaded to registers is 1 less than actual count</span>
<span class="cm"> *  - controller 2 offsets are all even (2x offsets for controller 1)</span>
<span class="cm"> *  - page registers for 5-7 don&#39;t use data bit 0, represent 128K pages</span>
<span class="cm"> *  - page registers for 0-3 use bit 0, represent 64K pages</span>
<span class="cm"> *</span>
<span class="cm"> * DMA transfers are limited to the lower 16MB of _physical_ memory.</span>
<span class="cm"> * Note that addresses loaded into registers must be _physical_ addresses,</span>
<span class="cm"> * not logical addresses (which may differ if paging is active).</span>
<span class="cm"> *</span>
<span class="cm"> *  Address mapping for channels 0-3:</span>
<span class="cm"> *</span>
<span class="cm"> *   A23 ... A16 A15 ... A8  A7 ... A0    (Physical addresses)</span>
<span class="cm"> *    |  ...  |   |  ... |   |  ... |</span>
<span class="cm"> *    |  ...  |   |  ... |   |  ... |</span>
<span class="cm"> *    |  ...  |   |  ... |   |  ... |</span>
<span class="cm"> *   P7  ...  P0  A7 ... A0  A7 ... A0</span>
<span class="cm"> * |    Page    | Addr MSB | Addr LSB |   (DMA registers)</span>
<span class="cm"> *</span>
<span class="cm"> *  Address mapping for channels 5-7:</span>
<span class="cm"> *</span>
<span class="cm"> *   A23 ... A17 A16 A15 ... A9 A8 A7 ... A1 A0    (Physical addresses)</span>
<span class="cm"> *    |  ...  |   \   \   ... \  \  \  ... \  \</span>
<span class="cm"> *    |  ...  |    \   \   ... \  \  \  ... \  (not used)</span>
<span class="cm"> *    |  ...  |     \   \   ... \  \  \  ... \</span>
<span class="cm"> *   P7  ...  P1 (0) A7 A6  ... A0 A7 A6 ... A0</span>
<span class="cm"> * |      Page      |  Addr MSB   |  Addr LSB  |   (DMA registers)</span>
<span class="cm"> *</span>
<span class="cm"> * Again, channels 5-7 transfer _physical_ words (16 bits), so addresses</span>
<span class="cm"> * and counts _must_ be word-aligned (the lowest address bit is _ignored_ at</span>
<span class="cm"> * the hardware level, so odd-byte transfers aren&#39;t possible).</span>
<span class="cm"> *</span>
<span class="cm"> * Transfer count (_not # bytes_) is limited to 64K, represented as actual</span>
<span class="cm"> * count - 1 : 64K =&gt; 0xFFFF, 1 =&gt; 0x0000.  Thus, count is always 1 or more,</span>
<span class="cm"> * and up to 128K bytes may be transferred on channels 5-7 in one operation.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define MAX_DMA_CHANNELS	8</span>

<span class="cm">/* The maximum address that we can perform a DMA transfer to on this platform */</span><span class="cp">#define MAX_DMA_ADDRESS      (PAGE_OFFSET+0x1000000)</span>

<span class="cm">/* 8237 DMA controllers */</span>
<span class="cp">#define IO_DMA1_BASE	0x10C00	</span><span class="cm">/* 8 bit slave DMA, channels 0..3 */</span><span class="cp"></span>
<span class="cp">#define IO_DMA2_BASE	0x10D00	</span><span class="cm">/* 16 bit master DMA, ch 4(=slave input)..7 */</span><span class="cp"></span>

<span class="cm">/* DMA controller registers */</span>
<span class="cp">#define DMA1_CMD_REG		(IO_DMA1_BASE+0x08) </span><span class="cm">/* command register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_STAT_REG		(IO_DMA1_BASE+0x08) </span><span class="cm">/* status register (r) */</span><span class="cp"></span>
<span class="cp">#define DMA1_REQ_REG            (IO_DMA1_BASE+0x09) </span><span class="cm">/* request register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_MASK_REG		(IO_DMA1_BASE+0x0A) </span><span class="cm">/* single-channel mask (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_MODE_REG		(IO_DMA1_BASE+0x0B) </span><span class="cm">/* mode register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_CLEAR_FF_REG	(IO_DMA1_BASE+0x0C) </span><span class="cm">/* clear pointer flip-flop (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_TEMP_REG           (IO_DMA1_BASE+0x0D) </span><span class="cm">/* Temporary Register (r) */</span><span class="cp"></span>
<span class="cp">#define DMA1_RESET_REG		(IO_DMA1_BASE+0x0D) </span><span class="cm">/* Master Clear (w) */</span><span class="cp"></span>
<span class="cp">#define DMA1_CLR_MASK_REG       (IO_DMA1_BASE+0x0E) </span><span class="cm">/* Clear Mask */</span><span class="cp"></span>
<span class="cp">#define DMA1_MASK_ALL_REG       (IO_DMA1_BASE+0x0F) </span><span class="cm">/* all-channels mask (w) */</span><span class="cp"></span>

<span class="cp">#define DMA2_CMD_REG		(IO_DMA2_BASE+0x10) </span><span class="cm">/* command register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_STAT_REG		(IO_DMA2_BASE+0x10) </span><span class="cm">/* status register (r) */</span><span class="cp"></span>
<span class="cp">#define DMA2_REQ_REG            (IO_DMA2_BASE+0x12) </span><span class="cm">/* request register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_MASK_REG		(IO_DMA2_BASE+0x14) </span><span class="cm">/* single-channel mask (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_MODE_REG		(IO_DMA2_BASE+0x16) </span><span class="cm">/* mode register (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_CLEAR_FF_REG	(IO_DMA2_BASE+0x18) </span><span class="cm">/* clear pointer flip-flop (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_TEMP_REG           (IO_DMA2_BASE+0x1A) </span><span class="cm">/* Temporary Register (r) */</span><span class="cp"></span>
<span class="cp">#define DMA2_RESET_REG		(IO_DMA2_BASE+0x1A) </span><span class="cm">/* Master Clear (w) */</span><span class="cp"></span>
<span class="cp">#define DMA2_CLR_MASK_REG       (IO_DMA2_BASE+0x1C) </span><span class="cm">/* Clear Mask */</span><span class="cp"></span>
<span class="cp">#define DMA2_MASK_ALL_REG       (IO_DMA2_BASE+0x1E) </span><span class="cm">/* all-channels mask (w) */</span><span class="cp"></span>

<span class="cp">#define DMA_ADDR_0              (IO_DMA1_BASE+0x00) </span><span class="cm">/* DMA address registers */</span><span class="cp"></span>
<span class="cp">#define DMA_ADDR_1              (IO_DMA1_BASE+0x02)</span>
<span class="cp">#define DMA_ADDR_2              (IO_DMA1_BASE+0x04)</span>
<span class="cp">#define DMA_ADDR_3              (IO_DMA1_BASE+0x06)</span>
<span class="cp">#define DMA_ADDR_4              (IO_DMA2_BASE+0x00)</span>
<span class="cp">#define DMA_ADDR_5              (IO_DMA2_BASE+0x04)</span>
<span class="cp">#define DMA_ADDR_6              (IO_DMA2_BASE+0x08)</span>
<span class="cp">#define DMA_ADDR_7              (IO_DMA2_BASE+0x0C)</span>

<span class="cp">#define DMA_CNT_0               (IO_DMA1_BASE+0x01)   </span><span class="cm">/* DMA count registers */</span><span class="cp"></span>
<span class="cp">#define DMA_CNT_1               (IO_DMA1_BASE+0x03)</span>
<span class="cp">#define DMA_CNT_2               (IO_DMA1_BASE+0x05)</span>
<span class="cp">#define DMA_CNT_3               (IO_DMA1_BASE+0x07)</span>
<span class="cp">#define DMA_CNT_4               (IO_DMA2_BASE+0x02)</span>
<span class="cp">#define DMA_CNT_5               (IO_DMA2_BASE+0x06)</span>
<span class="cp">#define DMA_CNT_6               (IO_DMA2_BASE+0x0A)</span>
<span class="cp">#define DMA_CNT_7               (IO_DMA2_BASE+0x0E)</span>

<span class="cp">#define DMA_MODE_READ	0x44	</span><span class="cm">/* I/O to memory, no autoinit, increment, single mode */</span><span class="cp"></span>
<span class="cp">#define DMA_MODE_WRITE	0x48	</span><span class="cm">/* memory to I/O, no autoinit, increment, single mode */</span><span class="cp"></span>
<span class="cp">#define DMA_MODE_CASCADE 0xC0   </span><span class="cm">/* pass thru DREQ-&gt;HRQ, DACK&lt;-HLDA only */</span><span class="cp"></span>

<span class="cp">#define DMA_AUTOINIT	0x10</span>

<span class="cp">#define DMA_8BIT 0</span>
<span class="cp">#define DMA_16BIT 1</span>
<span class="cp">#define DMA_BUSMASTER 2</span>

<span class="k">extern</span> <span class="n">spinlock_t</span>  <span class="n">dma_spin_lock</span><span class="p">;</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">claim_dma_lock</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_spin_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">flags</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">release_dma_lock</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_spin_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* enable/disable a specific DMA channel */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">enable_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&lt;=</span><span class="mi">3</span><span class="p">)</span>
		<span class="n">dma_outb</span><span class="p">(</span><span class="n">dmanr</span><span class="p">,</span>  <span class="n">DMA1_MASK_REG</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dma_outb</span><span class="p">(</span><span class="n">dmanr</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">,</span>  <span class="n">DMA2_MASK_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">disable_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&lt;=</span><span class="mi">3</span><span class="p">)</span>
		<span class="n">dma_outb</span><span class="p">(</span><span class="n">dmanr</span> <span class="o">|</span> <span class="mi">4</span><span class="p">,</span>  <span class="n">DMA1_MASK_REG</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dma_outb</span><span class="p">((</span><span class="n">dmanr</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="mi">4</span><span class="p">,</span>  <span class="n">DMA2_MASK_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Clear the &#39;DMA Pointer Flip Flop&#39;.</span>
<span class="cm"> * Write 0 for LSB/MSB, 1 for MSB/LSB access.</span>
<span class="cm"> * Use this once to initialize the FF to a known state.</span>
<span class="cm"> * After that, keep track of it. :-)</span>
<span class="cm"> * --- In order to do that, the DMA routines below should ---</span>
<span class="cm"> * --- only be used while holding the DMA lock ! ---</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">clear_dma_ff</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&lt;=</span><span class="mi">3</span><span class="p">)</span>
		<span class="n">dma_outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span>  <span class="n">DMA1_CLEAR_FF_REG</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dma_outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span>  <span class="n">DMA2_CLEAR_FF_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* set mode (above) for a specific DMA channel */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_mode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">char</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&lt;=</span><span class="mi">3</span><span class="p">)</span>
		<span class="n">dma_outb</span><span class="p">(</span><span class="n">mode</span> <span class="o">|</span> <span class="n">dmanr</span><span class="p">,</span>  <span class="n">DMA1_MODE_REG</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dma_outb</span><span class="p">(</span><span class="n">mode</span> <span class="o">|</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">),</span>  <span class="n">DMA2_MODE_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Set transfer address &amp; page bits for specific DMA channel.</span>
<span class="cm"> * Assumes dma flipflop is clear.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span>  <span class="p">{</span>
	    <span class="n">dma_outb</span><span class="p">(</span> <span class="n">a</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="n">IO_DMA1_BASE</span> <span class="p">);</span>
            <span class="n">dma_outb</span><span class="p">(</span> <span class="p">(</span><span class="n">a</span><span class="o">&gt;&gt;</span><span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="n">IO_DMA1_BASE</span> <span class="p">);</span>
	<span class="p">}</span>  <span class="k">else</span>  <span class="p">{</span>
	    <span class="n">dma_outb</span><span class="p">(</span> <span class="p">(</span><span class="n">a</span><span class="o">&gt;&gt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="n">IO_DMA2_BASE</span> <span class="p">);</span>
	    <span class="n">dma_outb</span><span class="p">(</span> <span class="p">(</span><span class="n">a</span><span class="o">&gt;&gt;</span><span class="mi">9</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="n">IO_DMA2_BASE</span> <span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="cm">/* Set transfer size (max 64k for DMA1..3, 128k for DMA5..7) for</span>
<span class="cm"> * a specific DMA channel.</span>
<span class="cm"> * You must ensure the parameters are valid.</span>
<span class="cm"> * NOTE: from a manual: &quot;the number of transfers is one more</span>
<span class="cm"> * than the initial word count&quot;! This is taken into account.</span>
<span class="cm"> * Assumes dma flip-flop is clear.</span>
<span class="cm"> * NOTE 2: &quot;count&quot; represents _bytes_ and must be even for channels 5-7.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_count</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
        <span class="n">count</span><span class="o">--</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span>  <span class="p">{</span>
	    <span class="n">dma_outb</span><span class="p">(</span> <span class="n">count</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">IO_DMA1_BASE</span> <span class="p">);</span>
	    <span class="n">dma_outb</span><span class="p">(</span> <span class="p">(</span><span class="n">count</span><span class="o">&gt;&gt;</span><span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">IO_DMA1_BASE</span> <span class="p">);</span>
        <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
	    <span class="n">dma_outb</span><span class="p">(</span> <span class="p">(</span><span class="n">count</span><span class="o">&gt;&gt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">+</span> <span class="n">IO_DMA2_BASE</span> <span class="p">);</span>
	    <span class="n">dma_outb</span><span class="p">(</span> <span class="p">(</span><span class="n">count</span><span class="o">&gt;&gt;</span><span class="mi">9</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">+</span> <span class="n">IO_DMA2_BASE</span> <span class="p">);</span>
        <span class="p">}</span>
<span class="p">}</span>


<span class="cm">/* Get DMA residue count. After a DMA transfer, this</span>
<span class="cm"> * should return zero. Reading this while a DMA transfer is</span>
<span class="cm"> * still in progress will return unpredictable results.</span>
<span class="cm"> * If called before the channel has been used, it may return 1.</span>
<span class="cm"> * Otherwise, it returns the number of _bytes_ left to transfer.</span>
<span class="cm"> *</span>
<span class="cm"> * Assumes DMA flip-flop is clear.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">get_dma_residue</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">io_port</span> <span class="o">=</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&lt;=</span><span class="mi">3</span><span class="p">)</span><span class="o">?</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">IO_DMA1_BASE</span>
					 <span class="o">:</span> <span class="p">((</span><span class="n">dmanr</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">+</span> <span class="n">IO_DMA2_BASE</span><span class="p">;</span>

	<span class="cm">/* using short to get 16-bit wrap around */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">count</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">dma_inb</span><span class="p">(</span><span class="n">io_port</span><span class="p">);</span>
	<span class="n">count</span> <span class="o">+=</span> <span class="n">dma_inb</span><span class="p">(</span><span class="n">io_port</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">dmanr</span><span class="o">&lt;=</span><span class="mi">3</span><span class="p">)</span><span class="o">?</span> <span class="n">count</span> <span class="o">:</span> <span class="p">(</span><span class="n">count</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/* These are in kernel/dma.c: */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">request_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="n">device_id</span><span class="p">);</span>	<span class="cm">/* reserve a DMA channel */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">free_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">);</span>	<span class="cm">/* release it again */</span>

<span class="cm">/* These are in arch/m68k/apollo/dma.c: */</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">dma_map_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys_addr</span><span class="p">,</span><span class="kt">int</span> <span class="n">count</span><span class="p">,</span><span class="kt">int</span> <span class="n">type</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dma_unmap_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">dma_addr</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_APOLLO_DMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
