;
; File Name: cyfitterkeil.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; Rx
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Rx__0__MASK EQU 0x08
Rx__0__PC EQU CYREG_PRT12_PC3
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 3
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x08
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 3
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

; Tx
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Tx__0__MASK EQU 0x04
Tx__0__PC EQU CYREG_PRT12_PC2
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 2
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x04
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 2
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__ES2_PATCH EQU 0
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
ADC_IRQ__INTC_MASK EQU 0x20
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
ADC_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; POT
POT__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
POT__0__MASK EQU 0x20
POT__0__PC EQU CYREG_PRT6_PC5
POT__0__PORT EQU 6
POT__0__SHIFT EQU 5
POT__AG EQU CYREG_PRT6_AG
POT__AMUX EQU CYREG_PRT6_AMUX
POT__BIE EQU CYREG_PRT6_BIE
POT__BIT_MASK EQU CYREG_PRT6_BIT_MASK
POT__BYP EQU CYREG_PRT6_BYP
POT__CTL EQU CYREG_PRT6_CTL
POT__DM0 EQU CYREG_PRT6_DM0
POT__DM1 EQU CYREG_PRT6_DM1
POT__DM2 EQU CYREG_PRT6_DM2
POT__DR EQU CYREG_PRT6_DR
POT__INP_DIS EQU CYREG_PRT6_INP_DIS
POT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
POT__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
POT__LCD_EN EQU CYREG_PRT6_LCD_EN
POT__MASK EQU 0x20
POT__PORT EQU 6
POT__PRT EQU CYREG_PRT6_PRT
POT__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
POT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
POT__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
POT__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
POT__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
POT__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
POT__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
POT__PS EQU CYREG_PRT6_PS
POT__SHIFT EQU 5
POT__SLW EQU CYREG_PRT6_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02
UART_RXInternalInterrupt__ES2_PATCH EQU 0
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_RXInternalInterrupt__INTC_MASK EQU 0x08
UART_RXInternalInterrupt__INTC_NUMBER EQU 3
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR3
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_RXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x06)
UART_TXInternalInterrupt__ES2_PATCH EQU 0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_TXInternalInterrupt__INTC_MASK EQU 0x10
UART_TXInternalInterrupt__INTC_NUMBER EQU 4
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR4
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_TXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x08)

; Red_LED
Red_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Red_LED__0__MASK EQU 0x80
Red_LED__0__PC EQU CYREG_PRT3_PC7
Red_LED__0__PORT EQU 3
Red_LED__0__SHIFT EQU 7
Red_LED__AG EQU CYREG_PRT3_AG
Red_LED__AMUX EQU CYREG_PRT3_AMUX
Red_LED__BIE EQU CYREG_PRT3_BIE
Red_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Red_LED__BYP EQU CYREG_PRT3_BYP
Red_LED__CTL EQU CYREG_PRT3_CTL
Red_LED__DM0 EQU CYREG_PRT3_DM0
Red_LED__DM1 EQU CYREG_PRT3_DM1
Red_LED__DM2 EQU CYREG_PRT3_DM2
Red_LED__DR EQU CYREG_PRT3_DR
Red_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Red_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Red_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Red_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Red_LED__MASK EQU 0x80
Red_LED__PORT EQU 3
Red_LED__PRT EQU CYREG_PRT3_PRT
Red_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Red_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Red_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Red_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Red_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Red_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Red_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Red_LED__PS EQU CYREG_PRT3_PS
Red_LED__SHIFT EQU 7
Red_LED__SLW EQU CYREG_PRT3_SLW

; SW_ISR1
SW_ISR1__ES2_PATCH EQU 0
SW_ISR1__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
SW_ISR1__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
SW_ISR1__INTC_MASK EQU 0x02
SW_ISR1__INTC_NUMBER EQU 1
SW_ISR1__INTC_PRIOR_NUM EQU 7
SW_ISR1__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
SW_ISR1__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
SW_ISR1__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
SW_ISR1__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; SW_ISR2
SW_ISR2__ES2_PATCH EQU 0
SW_ISR2__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
SW_ISR2__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
SW_ISR2__INTC_MASK EQU 0x04
SW_ISR2__INTC_NUMBER EQU 2
SW_ISR2__INTC_PRIOR_NUM EQU 7
SW_ISR2__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
SW_ISR2__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
SW_ISR2__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
SW_ISR2__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; Amber_LED
Amber_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Amber_LED__0__MASK EQU 0x20
Amber_LED__0__PC EQU CYREG_PRT3_PC5
Amber_LED__0__PORT EQU 3
Amber_LED__0__SHIFT EQU 5
Amber_LED__AG EQU CYREG_PRT3_AG
Amber_LED__AMUX EQU CYREG_PRT3_AMUX
Amber_LED__BIE EQU CYREG_PRT3_BIE
Amber_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Amber_LED__BYP EQU CYREG_PRT3_BYP
Amber_LED__CTL EQU CYREG_PRT3_CTL
Amber_LED__DM0 EQU CYREG_PRT3_DM0
Amber_LED__DM1 EQU CYREG_PRT3_DM1
Amber_LED__DM2 EQU CYREG_PRT3_DM2
Amber_LED__DR EQU CYREG_PRT3_DR
Amber_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Amber_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Amber_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Amber_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Amber_LED__MASK EQU 0x20
Amber_LED__PORT EQU 3
Amber_LED__PRT EQU CYREG_PRT3_PRT
Amber_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Amber_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Amber_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Amber_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Amber_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Amber_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Amber_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Amber_LED__PS EQU CYREG_PRT3_PS
Amber_LED__SHIFT EQU 5
Amber_LED__SLW EQU CYREG_PRT3_SLW

; Green_LED
Green_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Green_LED__0__MASK EQU 0x08
Green_LED__0__PC EQU CYREG_PRT3_PC3
Green_LED__0__PORT EQU 3
Green_LED__0__SHIFT EQU 3
Green_LED__AG EQU CYREG_PRT3_AG
Green_LED__AMUX EQU CYREG_PRT3_AMUX
Green_LED__BIE EQU CYREG_PRT3_BIE
Green_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Green_LED__BYP EQU CYREG_PRT3_BYP
Green_LED__CTL EQU CYREG_PRT3_CTL
Green_LED__DM0 EQU CYREG_PRT3_DM0
Green_LED__DM1 EQU CYREG_PRT3_DM1
Green_LED__DM2 EQU CYREG_PRT3_DM2
Green_LED__DR EQU CYREG_PRT3_DR
Green_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Green_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Green_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Green_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Green_LED__MASK EQU 0x08
Green_LED__PORT EQU 3
Green_LED__PRT EQU CYREG_PRT3_PRT
Green_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Green_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Green_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Green_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Green_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Green_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Green_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Green_LED__PS EQU CYREG_PRT3_PS
Green_LED__SHIFT EQU 3
Green_LED__SLW EQU CYREG_PRT3_SLW

; AfterHours
AfterHours__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
AfterHours__0__MASK EQU 0x02
AfterHours__0__PC EQU CYREG_PRT6_PC1
AfterHours__0__PORT EQU 6
AfterHours__0__SHIFT EQU 1
AfterHours__AG EQU CYREG_PRT6_AG
AfterHours__AMUX EQU CYREG_PRT6_AMUX
AfterHours__BIE EQU CYREG_PRT6_BIE
AfterHours__BIT_MASK EQU CYREG_PRT6_BIT_MASK
AfterHours__BYP EQU CYREG_PRT6_BYP
AfterHours__CTL EQU CYREG_PRT6_CTL
AfterHours__DM0 EQU CYREG_PRT6_DM0
AfterHours__DM1 EQU CYREG_PRT6_DM1
AfterHours__DM2 EQU CYREG_PRT6_DM2
AfterHours__DR EQU CYREG_PRT6_DR
AfterHours__INP_DIS EQU CYREG_PRT6_INP_DIS
AfterHours__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
AfterHours__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
AfterHours__LCD_EN EQU CYREG_PRT6_LCD_EN
AfterHours__MASK EQU 0x02
AfterHours__PORT EQU 6
AfterHours__PRT EQU CYREG_PRT6_PRT
AfterHours__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
AfterHours__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
AfterHours__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
AfterHours__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
AfterHours__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
AfterHours__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
AfterHours__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
AfterHours__PS EQU CYREG_PRT6_PS
AfterHours__SHIFT EQU 1
AfterHours__SLW EQU CYREG_PRT6_SLW

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x04
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x10
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x10
timer_clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock_2__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_2__INDEX EQU 0x03
timer_clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_2__PM_ACT_MSK EQU 0x08
timer_clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_2__PM_STBY_MSK EQU 0x08

; Left_Red_LED
Left_Red_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Left_Red_LED__0__MASK EQU 0x02
Left_Red_LED__0__PC EQU CYREG_PRT3_PC1
Left_Red_LED__0__PORT EQU 3
Left_Red_LED__0__SHIFT EQU 1
Left_Red_LED__AG EQU CYREG_PRT3_AG
Left_Red_LED__AMUX EQU CYREG_PRT3_AMUX
Left_Red_LED__BIE EQU CYREG_PRT3_BIE
Left_Red_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Left_Red_LED__BYP EQU CYREG_PRT3_BYP
Left_Red_LED__CTL EQU CYREG_PRT3_CTL
Left_Red_LED__DM0 EQU CYREG_PRT3_DM0
Left_Red_LED__DM1 EQU CYREG_PRT3_DM1
Left_Red_LED__DM2 EQU CYREG_PRT3_DM2
Left_Red_LED__DR EQU CYREG_PRT3_DR
Left_Red_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Left_Red_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Left_Red_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Left_Red_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Left_Red_LED__MASK EQU 0x02
Left_Red_LED__PORT EQU 3
Left_Red_LED__PRT EQU CYREG_PRT3_PRT
Left_Red_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Left_Red_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Left_Red_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Left_Red_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Left_Red_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Left_Red_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Left_Red_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Left_Red_LED__PS EQU CYREG_PRT3_PS
Left_Red_LED__SHIFT EQU 1
Left_Red_LED__SLW EQU CYREG_PRT3_SLW

; Setting_mode
Setting_mode__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Setting_mode__0__MASK EQU 0x20
Setting_mode__0__PC EQU CYREG_IO_PC_PRT15_PC5
Setting_mode__0__PORT EQU 15
Setting_mode__0__SHIFT EQU 5
Setting_mode__AG EQU CYREG_PRT15_AG
Setting_mode__AMUX EQU CYREG_PRT15_AMUX
Setting_mode__BIE EQU CYREG_PRT15_BIE
Setting_mode__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Setting_mode__BYP EQU CYREG_PRT15_BYP
Setting_mode__CTL EQU CYREG_PRT15_CTL
Setting_mode__DM0 EQU CYREG_PRT15_DM0
Setting_mode__DM1 EQU CYREG_PRT15_DM1
Setting_mode__DM2 EQU CYREG_PRT15_DM2
Setting_mode__DR EQU CYREG_PRT15_DR
Setting_mode__INP_DIS EQU CYREG_PRT15_INP_DIS
Setting_mode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Setting_mode__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Setting_mode__LCD_EN EQU CYREG_PRT15_LCD_EN
Setting_mode__MASK EQU 0x20
Setting_mode__PORT EQU 15
Setting_mode__PRT EQU CYREG_PRT15_PRT
Setting_mode__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Setting_mode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Setting_mode__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Setting_mode__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Setting_mode__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Setting_mode__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Setting_mode__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Setting_mode__PS EQU CYREG_PRT15_PS
Setting_mode__SHIFT EQU 5
Setting_mode__SLW EQU CYREG_PRT15_SLW

; Front_Red_LED
Front_Red_LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Front_Red_LED__0__MASK EQU 0x10
Front_Red_LED__0__PC EQU CYREG_PRT0_PC4
Front_Red_LED__0__PORT EQU 0
Front_Red_LED__0__SHIFT EQU 4
Front_Red_LED__AG EQU CYREG_PRT0_AG
Front_Red_LED__AMUX EQU CYREG_PRT0_AMUX
Front_Red_LED__BIE EQU CYREG_PRT0_BIE
Front_Red_LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Front_Red_LED__BYP EQU CYREG_PRT0_BYP
Front_Red_LED__CTL EQU CYREG_PRT0_CTL
Front_Red_LED__DM0 EQU CYREG_PRT0_DM0
Front_Red_LED__DM1 EQU CYREG_PRT0_DM1
Front_Red_LED__DM2 EQU CYREG_PRT0_DM2
Front_Red_LED__DR EQU CYREG_PRT0_DR
Front_Red_LED__INP_DIS EQU CYREG_PRT0_INP_DIS
Front_Red_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Front_Red_LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Front_Red_LED__LCD_EN EQU CYREG_PRT0_LCD_EN
Front_Red_LED__MASK EQU 0x10
Front_Red_LED__PORT EQU 0
Front_Red_LED__PRT EQU CYREG_PRT0_PRT
Front_Red_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Front_Red_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Front_Red_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Front_Red_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Front_Red_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Front_Red_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Front_Red_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Front_Red_LED__PS EQU CYREG_PRT0_PS
Front_Red_LED__SHIFT EQU 4
Front_Red_LED__SLW EQU CYREG_PRT0_SLW

; LED_UpdateISR
LED_UpdateISR__ES2_PATCH EQU 0
LED_UpdateISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
LED_UpdateISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
LED_UpdateISR__INTC_MASK EQU 0x01
LED_UpdateISR__INTC_NUMBER EQU 0
LED_UpdateISR__INTC_PRIOR_NUM EQU 7
LED_UpdateISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
LED_UpdateISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
LED_UpdateISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
LED_UpdateISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; Right_Red_LED
Right_Red_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Right_Red_LED__0__MASK EQU 0x04
Right_Red_LED__0__PC EQU CYREG_PRT3_PC2
Right_Red_LED__0__PORT EQU 3
Right_Red_LED__0__SHIFT EQU 2
Right_Red_LED__AG EQU CYREG_PRT3_AG
Right_Red_LED__AMUX EQU CYREG_PRT3_AMUX
Right_Red_LED__BIE EQU CYREG_PRT3_BIE
Right_Red_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Right_Red_LED__BYP EQU CYREG_PRT3_BYP
Right_Red_LED__CTL EQU CYREG_PRT3_CTL
Right_Red_LED__DM0 EQU CYREG_PRT3_DM0
Right_Red_LED__DM1 EQU CYREG_PRT3_DM1
Right_Red_LED__DM2 EQU CYREG_PRT3_DM2
Right_Red_LED__DR EQU CYREG_PRT3_DR
Right_Red_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Right_Red_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Right_Red_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Right_Red_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Right_Red_LED__MASK EQU 0x04
Right_Red_LED__PORT EQU 3
Right_Red_LED__PRT EQU CYREG_PRT3_PRT
Right_Red_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Right_Red_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Right_Red_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Right_Red_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Right_Red_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Right_Red_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Right_Red_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Right_Red_LED__PS EQU CYREG_PRT3_PS
Right_Red_LED__SHIFT EQU 2
Right_Red_LED__SLW EQU CYREG_PRT3_SLW

; Left_Amber_LED
Left_Amber_LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Left_Amber_LED__0__MASK EQU 0x80
Left_Amber_LED__0__PC EQU CYREG_PRT0_PC7
Left_Amber_LED__0__PORT EQU 0
Left_Amber_LED__0__SHIFT EQU 7
Left_Amber_LED__AG EQU CYREG_PRT0_AG
Left_Amber_LED__AMUX EQU CYREG_PRT0_AMUX
Left_Amber_LED__BIE EQU CYREG_PRT0_BIE
Left_Amber_LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Amber_LED__BYP EQU CYREG_PRT0_BYP
Left_Amber_LED__CTL EQU CYREG_PRT0_CTL
Left_Amber_LED__DM0 EQU CYREG_PRT0_DM0
Left_Amber_LED__DM1 EQU CYREG_PRT0_DM1
Left_Amber_LED__DM2 EQU CYREG_PRT0_DM2
Left_Amber_LED__DR EQU CYREG_PRT0_DR
Left_Amber_LED__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Amber_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Amber_LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Amber_LED__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Amber_LED__MASK EQU 0x80
Left_Amber_LED__PORT EQU 0
Left_Amber_LED__PRT EQU CYREG_PRT0_PRT
Left_Amber_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Amber_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Amber_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Amber_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Amber_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Amber_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Amber_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Amber_LED__PS EQU CYREG_PRT0_PS
Left_Amber_LED__SHIFT EQU 7
Left_Amber_LED__SLW EQU CYREG_PRT0_SLW

; Left_Green_LED
Left_Green_LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Left_Green_LED__0__MASK EQU 0x20
Left_Green_LED__0__PC EQU CYREG_PRT0_PC5
Left_Green_LED__0__PORT EQU 0
Left_Green_LED__0__SHIFT EQU 5
Left_Green_LED__AG EQU CYREG_PRT0_AG
Left_Green_LED__AMUX EQU CYREG_PRT0_AMUX
Left_Green_LED__BIE EQU CYREG_PRT0_BIE
Left_Green_LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Green_LED__BYP EQU CYREG_PRT0_BYP
Left_Green_LED__CTL EQU CYREG_PRT0_CTL
Left_Green_LED__DM0 EQU CYREG_PRT0_DM0
Left_Green_LED__DM1 EQU CYREG_PRT0_DM1
Left_Green_LED__DM2 EQU CYREG_PRT0_DM2
Left_Green_LED__DR EQU CYREG_PRT0_DR
Left_Green_LED__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Green_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Green_LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Green_LED__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Green_LED__MASK EQU 0x20
Left_Green_LED__PORT EQU 0
Left_Green_LED__PRT EQU CYREG_PRT0_PRT
Left_Green_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Green_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Green_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Green_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Green_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Green_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Green_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Green_LED__PS EQU CYREG_PRT0_PS
Left_Green_LED__SHIFT EQU 5
Left_Green_LED__SLW EQU CYREG_PRT0_SLW

; Front_Amber_LED
Front_Amber_LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Front_Amber_LED__0__MASK EQU 0x40
Front_Amber_LED__0__PC EQU CYREG_PRT0_PC6
Front_Amber_LED__0__PORT EQU 0
Front_Amber_LED__0__SHIFT EQU 6
Front_Amber_LED__AG EQU CYREG_PRT0_AG
Front_Amber_LED__AMUX EQU CYREG_PRT0_AMUX
Front_Amber_LED__BIE EQU CYREG_PRT0_BIE
Front_Amber_LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Front_Amber_LED__BYP EQU CYREG_PRT0_BYP
Front_Amber_LED__CTL EQU CYREG_PRT0_CTL
Front_Amber_LED__DM0 EQU CYREG_PRT0_DM0
Front_Amber_LED__DM1 EQU CYREG_PRT0_DM1
Front_Amber_LED__DM2 EQU CYREG_PRT0_DM2
Front_Amber_LED__DR EQU CYREG_PRT0_DR
Front_Amber_LED__INP_DIS EQU CYREG_PRT0_INP_DIS
Front_Amber_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Front_Amber_LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Front_Amber_LED__LCD_EN EQU CYREG_PRT0_LCD_EN
Front_Amber_LED__MASK EQU 0x40
Front_Amber_LED__PORT EQU 0
Front_Amber_LED__PRT EQU CYREG_PRT0_PRT
Front_Amber_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Front_Amber_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Front_Amber_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Front_Amber_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Front_Amber_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Front_Amber_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Front_Amber_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Front_Amber_LED__PS EQU CYREG_PRT0_PS
Front_Amber_LED__SHIFT EQU 6
Front_Amber_LED__SLW EQU CYREG_PRT0_SLW

; Front_Green_LED
Front_Green_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Front_Green_LED__0__MASK EQU 0x01
Front_Green_LED__0__PC EQU CYREG_PRT3_PC0
Front_Green_LED__0__PORT EQU 3
Front_Green_LED__0__SHIFT EQU 0
Front_Green_LED__AG EQU CYREG_PRT3_AG
Front_Green_LED__AMUX EQU CYREG_PRT3_AMUX
Front_Green_LED__BIE EQU CYREG_PRT3_BIE
Front_Green_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Front_Green_LED__BYP EQU CYREG_PRT3_BYP
Front_Green_LED__CTL EQU CYREG_PRT3_CTL
Front_Green_LED__DM0 EQU CYREG_PRT3_DM0
Front_Green_LED__DM1 EQU CYREG_PRT3_DM1
Front_Green_LED__DM2 EQU CYREG_PRT3_DM2
Front_Green_LED__DR EQU CYREG_PRT3_DR
Front_Green_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Front_Green_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Front_Green_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Front_Green_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Front_Green_LED__MASK EQU 0x01
Front_Green_LED__PORT EQU 3
Front_Green_LED__PRT EQU CYREG_PRT3_PRT
Front_Green_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Front_Green_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Front_Green_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Front_Green_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Front_Green_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Front_Green_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Front_Green_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Front_Green_LED__PS EQU CYREG_PRT3_PS
Front_Green_LED__SHIFT EQU 0
Front_Green_LED__SLW EQU CYREG_PRT3_SLW

; LED_UpdateTimer
LED_UpdateTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
LED_UpdateTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
LED_UpdateTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LED_UpdateTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
LED_UpdateTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
LED_UpdateTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
LED_UpdateTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
LED_UpdateTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
LED_UpdateTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
LED_UpdateTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
LED_UpdateTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LED_UpdateTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LED_UpdateTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LED_UpdateTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
LED_UpdateTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
LED_UpdateTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB01_A0
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB01_A1
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB01_D0
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB01_D1
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB01_F0
LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB01_F1

; Right_Amber_LED
Right_Amber_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Right_Amber_LED__0__MASK EQU 0x10
Right_Amber_LED__0__PC EQU CYREG_PRT3_PC4
Right_Amber_LED__0__PORT EQU 3
Right_Amber_LED__0__SHIFT EQU 4
Right_Amber_LED__AG EQU CYREG_PRT3_AG
Right_Amber_LED__AMUX EQU CYREG_PRT3_AMUX
Right_Amber_LED__BIE EQU CYREG_PRT3_BIE
Right_Amber_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Right_Amber_LED__BYP EQU CYREG_PRT3_BYP
Right_Amber_LED__CTL EQU CYREG_PRT3_CTL
Right_Amber_LED__DM0 EQU CYREG_PRT3_DM0
Right_Amber_LED__DM1 EQU CYREG_PRT3_DM1
Right_Amber_LED__DM2 EQU CYREG_PRT3_DM2
Right_Amber_LED__DR EQU CYREG_PRT3_DR
Right_Amber_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Right_Amber_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Right_Amber_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Right_Amber_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Right_Amber_LED__MASK EQU 0x10
Right_Amber_LED__PORT EQU 3
Right_Amber_LED__PRT EQU CYREG_PRT3_PRT
Right_Amber_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Right_Amber_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Right_Amber_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Right_Amber_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Right_Amber_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Right_Amber_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Right_Amber_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Right_Amber_LED__PS EQU CYREG_PRT3_PS
Right_Amber_LED__SHIFT EQU 4
Right_Amber_LED__SLW EQU CYREG_PRT3_SLW

; Right_Green_LED
Right_Green_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Right_Green_LED__0__MASK EQU 0x40
Right_Green_LED__0__PC EQU CYREG_PRT3_PC6
Right_Green_LED__0__PORT EQU 3
Right_Green_LED__0__SHIFT EQU 6
Right_Green_LED__AG EQU CYREG_PRT3_AG
Right_Green_LED__AMUX EQU CYREG_PRT3_AMUX
Right_Green_LED__BIE EQU CYREG_PRT3_BIE
Right_Green_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Right_Green_LED__BYP EQU CYREG_PRT3_BYP
Right_Green_LED__CTL EQU CYREG_PRT3_CTL
Right_Green_LED__DM0 EQU CYREG_PRT3_DM0
Right_Green_LED__DM1 EQU CYREG_PRT3_DM1
Right_Green_LED__DM2 EQU CYREG_PRT3_DM2
Right_Green_LED__DR EQU CYREG_PRT3_DR
Right_Green_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Right_Green_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Right_Green_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Right_Green_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Right_Green_LED__MASK EQU 0x40
Right_Green_LED__PORT EQU 3
Right_Green_LED__PRT EQU CYREG_PRT3_PRT
Right_Green_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Right_Green_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Right_Green_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Right_Green_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Right_Green_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Right_Green_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Right_Green_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Right_Green_LED__PS EQU CYREG_PRT3_PS
Right_Green_LED__SHIFT EQU 6
Right_Green_LED__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CY_PROJECT_NAME LIT 'TrafficLightVersion1.2'
CY_VERSION LIT 'PSoC Creator  4.2'
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '3.3'
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD LIT '3.3'
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0 LIT '3.3'
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1 LIT '3.3'
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2 LIT '3.3'
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3 LIT '3.3'
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0 LIT '3.3'
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1 LIT '3.3'
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2 LIT '3.3'
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3 LIT '3.3'
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
