# SSP
Simulation of a single-cycle processor in SystemVerilog
