Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/jvarg/Documents/CECS341Labs/Lab4b/RFALUDM_TestFixure_isim_beh.exe -prj C:/Users/jvarg/Documents/CECS341Labs/Lab4b/RFALUDM_TestFixure_beh.prj work.RFALUDM_TestFixure work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/LEGv8.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/ALUControl.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/registerfile.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/ALUwithControl.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/ALUSrc.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/SE.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/RF-ALU.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/MemtoReg.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/DataMemory.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/RFALUDM.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/RFALUDM_TestFixure.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/RFALUDM_TestFixure.v" Line 47: Port A is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/jvarg/Documents/CECS341Labs/Lab4b/RFALUDM.v" Line 52: Port SrcOut is not connected to this instance
Completed static elaboration
Compiling module ALUControl
Compiling module LEGv8
Compiling module ALUwithControl
Compiling module registerfile
Compiling module ALUSrc
Compiling module RFALU
Compiling module DataMemory
Compiling module SE
Compiling module MemtoReg
Compiling module RFALUDM
Compiling module RFALUDM_TestFixure
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/jvarg/Documents/CECS341Labs/Lab4b/RFALUDM_TestFixure_isim_beh.exe
Fuse Memory Usage: 28832 KB
Fuse CPU Usage: 437 ms
