

================================================================
== Vitis HLS Report for 'conv1_Pipeline_LOAD_WEIGHTS_K_L'
================================================================
* Date:           Thu Nov  2 04:32:10 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      651|      651|  6.510 us|  6.510 us|  651|  651|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_WEIGHTS_K_L  |      649|      649|         3|          1|          1|   648|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    180|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      72|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      72|    261|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln110_1_fu_294_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln110_fu_271_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln112_1_fu_318_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln112_fu_372_p2               |         +|   0|  0|  12|           4|           1|
    |empty_92_fu_411_p2                |         +|   0|  0|  16|           7|           7|
    |empty_93_fu_421_p2                |         +|   0|  0|  16|           7|           7|
    |empty_fu_450_p2                   |         +|   0|  0|  12|           4|           1|
    |and_ln110_fu_366_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond317227_fu_360_p2          |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln110_fu_265_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln112_fu_300_p2              |      icmp|   0|  0|  15|           8|           7|
    |or_ln112_fu_378_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln110_1_fu_306_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln110_fu_348_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln112_1_fu_391_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln112_2_fu_324_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln112_fu_383_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_fu_355_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 180|          77|          59|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   10|         20|
    |bout_fu_110                             |   9|          2|    4|          8|
    |indvar_flatten12_fu_114                 |   9|          2|   10|         20|
    |indvar_flatten_fu_106                   |   9|          2|    8|         16|
    |k_fu_102                                |   9|          2|    4|          8|
    |loop_index_i20_fu_98                    |   9|          2|    4|          8|
    |w1_blk_n_R                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   43|         86|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bout_fu_110                       |   4|   0|    4|          0|
    |icmp_ln110_reg_506                |   1|   0|    1|          0|
    |icmp_ln112_reg_510                |   1|   0|    1|          0|
    |indvar_flatten12_fu_114           |  10|   0|   10|          0|
    |indvar_flatten_fu_106             |   8|   0|    8|          0|
    |k_fu_102                          |   4|   0|    4|          0|
    |loop_index_i20_fu_98              |   4|   0|    4|          0|
    |trunc_ln110_reg_517               |   3|   0|    3|          0|
    |w1_addr_read_reg_521              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  72|   0|   72|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|m_axi_w1_AWVALID                                                   |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWREADY                                                   |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWADDR                                                    |  out|   64|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWID                                                      |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWLEN                                                     |  out|   32|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWSIZE                                                    |  out|    3|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWBURST                                                   |  out|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWLOCK                                                    |  out|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWCACHE                                                   |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWPROT                                                    |  out|    3|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWQOS                                                     |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWREGION                                                  |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWUSER                                                    |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WVALID                                                    |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WREADY                                                    |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WDATA                                                     |  out|   32|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WSTRB                                                     |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WLAST                                                     |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WID                                                       |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WUSER                                                     |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARVALID                                                   |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARREADY                                                   |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARADDR                                                    |  out|   64|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARID                                                      |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARLEN                                                     |  out|   32|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARSIZE                                                    |  out|    3|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARBURST                                                   |  out|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARLOCK                                                    |  out|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARCACHE                                                   |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARPROT                                                    |  out|    3|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARQOS                                                     |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARREGION                                                  |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARUSER                                                    |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RVALID                                                    |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RREADY                                                    |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RDATA                                                     |   in|   32|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RLAST                                                     |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RID                                                       |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RFIFONUM                                                  |   in|   13|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RUSER                                                     |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RRESP                                                     |   in|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_BVALID                                                    |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_BREADY                                                    |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_BRESP                                                     |   in|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_BID                                                       |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_BUSER                                                     |   in|    1|       m_axi|                                                        w1|       pointer|
|sext_ln110                                                         |   in|   62|     ap_none|                                                sext_ln110|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0    |  out|    7|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

