

================================================================
== Vivado HLS Report for 'Lenet'
================================================================
* Date:           Mon Jan  7 16:14:04 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.718|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_softmax_fu_204        |softmax        |   87|   87|   87|   87|   none  |
        |grp_Conv_forward_fu_216   |Conv_forward   |    ?|    ?|    ?|    ?|   none  |
        |grp_copy_tensor_1_fu_225  |copy_tensor_1  |    ?|    ?|    ?|    ?|   none  |
        |grp_copy_tensor_fu_248    |copy_tensor    |   13|   13|   13|   13|   none  |
        |grp_copy_tensor_2_fu_258  |copy_tensor_2  |   13|   13|   13|   13|   none  |
        |grp_forward_fc_fu_268     |forward_fc     |   77|   77|   77|   77|   none  |
        |grp_forward_ReLu_fu_275   |forward_ReLu   |   29|   29|   29|   29|   none  |
        |grp_copy_tensor_3_fu_281  |copy_tensor_3  |    3|    3|    3|    3|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%conv1_input_data_V = alloca [8 x i16], align 2" [CNN/Lenet5.cpp:37]   --->   Operation 16 'alloca' 'conv1_input_data_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%conv1_output_data_V = alloca [8 x i16], align 2" [CNN/Lenet5.cpp:37]   --->   Operation 17 'alloca' 'conv1_output_data_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%conv1_a_slice_pad_da = alloca [32 x i16], align 2"   --->   Operation 18 'alloca' 'conv1_a_slice_pad_da' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%fx_input_data_V = alloca [8 x i16], align 2" [CNN/Lenet5.cpp:40]   --->   Operation 19 'alloca' 'fx_input_data_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%fx_output_data_V = alloca [8 x i16], align 2" [CNN/Lenet5.cpp:40]   --->   Operation 20 'alloca' 'fx_output_data_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%fc1_input_data_V = alloca [8 x i16], align 2" [CNN/Lenet5.cpp:44]   --->   Operation 21 'alloca' 'fc1_input_data_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%data_in_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data_in_size_x)" [CNN/Lenet5.cpp:50]   --->   Operation 22 'read' 'data_in_size_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%data_in_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data_in_size_y)" [CNN/Lenet5.cpp:50]   --->   Operation 23 'read' 'data_in_size_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%data_in_size_z_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data_in_size_z)" [CNN/Lenet5.cpp:50]   --->   Operation 24 'read' 'data_in_size_z_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [2/2] (3.05ns)   --->   "call fastcc void @copy_tensor.1([8 x i16]* %conv1_input_data_V, [8 x i16]* %data_in_data_V, i32 2, i32 2, i32 %data_in_size_x_read, i32 %data_in_size_y_read, i32 %data_in_size_z_read)" [CNN/Lenet5.cpp:50]   --->   Operation 25 'call' <Predicate = true> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%data_out_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data_out_size_x)" [CNN/Lenet5.cpp:67]   --->   Operation 26 'read' 'data_out_size_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%data_out_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data_out_size_y)" [CNN/Lenet5.cpp:67]   --->   Operation 27 'read' 'data_out_size_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%conv_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %conv_size_x)" [CNN/Lenet5.cpp:69]   --->   Operation 28 'read' 'conv_size_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%conv_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %conv_size_y)" [CNN/Lenet5.cpp:69]   --->   Operation 29 'read' 'conv_size_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%relu_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %relu_size_x)" [CNN/Lenet5.cpp:70]   --->   Operation 30 'read' 'relu_size_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%relu_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %relu_size_y)" [CNN/Lenet5.cpp:70]   --->   Operation 31 'read' 'relu_size_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%fc_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %fc_size_x)" [CNN/Lenet5.cpp:71]   --->   Operation 32 'read' 'fc_size_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%fc_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %fc_size_y)" [CNN/Lenet5.cpp:71]   --->   Operation 33 'read' 'fc_size_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @copy_tensor.1([8 x i16]* %conv1_input_data_V, [8 x i16]* %data_in_data_V, i32 2, i32 2, i32 %data_in_size_x_read, i32 %data_in_size_y_read, i32 %data_in_size_z_read)" [CNN/Lenet5.cpp:50]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @Conv_forward([8 x i16]* %conv1_input_data_V, [8 x i16]* %conv1_output_data_V, [32 x i16]* %conv1_a_slice_pad_da)" [CNN/Lenet5.cpp:51]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @Conv_forward([8 x i16]* %conv1_input_data_V, [8 x i16]* %conv1_output_data_V, [32 x i16]* %conv1_a_slice_pad_da)" [CNN/Lenet5.cpp:51]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.05>
ST_5 : Operation 37 [2/2] (3.05ns)   --->   "call fastcc void @copy_tensor.1([8 x i16]* %fx_input_data_V, [8 x i16]* %conv1_output_data_V, i32 2, i32 2, i32 2, i32 2, i32 2)" [CNN/Lenet5.cpp:58]   --->   Operation 37 'call' <Predicate = true> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @copy_tensor.1([8 x i16]* %fx_input_data_V, [8 x i16]* %conv1_output_data_V, i32 2, i32 2, i32 2, i32 2, i32 2)" [CNN/Lenet5.cpp:58]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.05>
ST_7 : Operation 39 [2/2] (0.00ns)   --->   "call fastcc void @forward_ReLu([8 x i16]* %fx_input_data_V, [8 x i16]* %fx_output_data_V)" [CNN/Lenet5.cpp:59]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 40 [2/2] (3.05ns)   --->   "call fastcc void @copy_tensor.1([8 x i16]* %conv_data_V, [8 x i16]* %conv1_output_data_V, i32 %conv_size_x_read, i32 %conv_size_y_read, i32 2, i32 2, i32 2)" [CNN/Lenet5.cpp:69]   --->   Operation 40 'call' <Predicate = true> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @forward_ReLu([8 x i16]* %fx_input_data_V, [8 x i16]* %fx_output_data_V)" [CNN/Lenet5.cpp:59]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @copy_tensor.1([8 x i16]* %conv_data_V, [8 x i16]* %conv1_output_data_V, i32 %conv_size_x_read, i32 %conv_size_y_read, i32 2, i32 2, i32 2)" [CNN/Lenet5.cpp:69]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.05>
ST_9 : Operation 43 [2/2] (3.05ns)   --->   "call fastcc void @copy_tensor.1([8 x i16]* %fc1_input_data_V, [8 x i16]* %fx_output_data_V, i32 2, i32 2, i32 2, i32 2, i32 2)" [CNN/Lenet5.cpp:61]   --->   Operation 43 'call' <Predicate = true> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @copy_tensor.1([8 x i16]* %fc1_input_data_V, [8 x i16]* %fx_output_data_V, i32 2, i32 2, i32 2, i32 2, i32 2)" [CNN/Lenet5.cpp:61]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.05>
ST_11 : Operation 45 [2/2] (0.00ns)   --->   "%call_ret2 = call fastcc { i16, i16 } @forward_fc([8 x i16]* %fc1_input_data_V)" [CNN/Lenet5.cpp:62]   --->   Operation 45 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 46 [2/2] (3.05ns)   --->   "call fastcc void @copy_tensor.1([8 x i16]* %relu_data_V, [8 x i16]* %fx_output_data_V, i32 %relu_size_x_read, i32 %relu_size_y_read, i32 2, i32 2, i32 2)" [CNN/Lenet5.cpp:70]   --->   Operation 46 'call' <Predicate = true> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 47 [1/2] (0.00ns)   --->   "%call_ret2 = call fastcc { i16, i16 } @forward_fc([8 x i16]* %fc1_input_data_V)" [CNN/Lenet5.cpp:62]   --->   Operation 47 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%fc1_output_data_0_V = extractvalue { i16, i16 } %call_ret2, 0" [CNN/Lenet5.cpp:62]   --->   Operation 48 'extractvalue' 'fc1_output_data_0_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%fc1_output_data_1_V = extractvalue { i16, i16 } %call_ret2, 1" [CNN/Lenet5.cpp:62]   --->   Operation 49 'extractvalue' 'fc1_output_data_1_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i16, i16 } @copy_tensor.3(i16 %fc1_output_data_0_V, i16 %fc1_output_data_1_V)" [CNN/Lenet5.cpp:64]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @copy_tensor.1([8 x i16]* %relu_data_V, [8 x i16]* %fx_output_data_V, i32 %relu_size_x_read, i32 %relu_size_y_read, i32 2, i32 2, i32 2)" [CNN/Lenet5.cpp:70]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 52 [2/2] (0.00ns)   --->   "call fastcc void @copy_tensor([8 x i16]* %fc_data_V, i16 %fc1_output_data_0_V, i16 %fc1_output_data_1_V, i32 %fc_size_x_read, i32 %fc_size_y_read)" [CNN/Lenet5.cpp:71]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 53 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i16, i16 } @copy_tensor.3(i16 %fc1_output_data_0_V, i16 %fc1_output_data_1_V)" [CNN/Lenet5.cpp:64]   --->   Operation 53 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%softmax_input_data_0 = extractvalue { i16, i16 } %call_ret, 0" [CNN/Lenet5.cpp:64]   --->   Operation 54 'extractvalue' 'softmax_input_data_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%softmax_input_data_1 = extractvalue { i16, i16 } %call_ret, 1" [CNN/Lenet5.cpp:64]   --->   Operation 55 'extractvalue' 'softmax_input_data_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [2/2] (1.76ns)   --->   "%call_ret3 = call fastcc { i16, i16 } @softmax(i16 %softmax_input_data_0, i16 %softmax_input_data_1)" [CNN/Lenet5.cpp:65]   --->   Operation 56 'call' 'call_ret3' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @copy_tensor([8 x i16]* %fc_data_V, i16 %fc1_output_data_0_V, i16 %fc1_output_data_1_V, i32 %fc_size_x_read, i32 %fc_size_y_read)" [CNN/Lenet5.cpp:71]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 58 [1/2] (0.00ns)   --->   "%call_ret3 = call fastcc { i16, i16 } @softmax(i16 %softmax_input_data_0, i16 %softmax_input_data_1)" [CNN/Lenet5.cpp:65]   --->   Operation 58 'call' 'call_ret3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%softmax_y_hat_data_0 = extractvalue { i16, i16 } %call_ret3, 0" [CNN/Lenet5.cpp:65]   --->   Operation 59 'extractvalue' 'softmax_y_hat_data_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%softmax_y_hat_data_1 = extractvalue { i16, i16 } %call_ret3, 1" [CNN/Lenet5.cpp:65]   --->   Operation 60 'extractvalue' 'softmax_y_hat_data_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @copy_tensor.2([27 x i16]* %data_out_data_V, i16 %softmax_y_hat_data_0, i16 %softmax_y_hat_data_1, i32 %data_out_size_x_read, i32 %data_out_size_y_read)" [CNN/Lenet5.cpp:67]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %data_in_data_V), !map !593"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_in_size_x), !map !599"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_in_size_y), !map !603"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_in_size_z), !map !607"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %conv_data_V), !map !611"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %conv_size_x), !map !615"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %conv_size_y), !map !619"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %conv_size_z), !map !623"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %relu_data_V), !map !627"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %relu_size_x), !map !631"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %relu_size_y), !map !635"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %relu_size_z), !map !639"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %pool_data_V), !map !643"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pool_size_x), !map !647"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pool_size_y), !map !651"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pool_size_z), !map !655"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %fc_data_V), !map !659"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fc_size_x), !map !663"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fc_size_y), !map !667"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fc_size_z), !map !671"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([27 x i16]* %data_out_data_V), !map !675"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_out_size_x), !map !681"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_out_size_y), !map !685"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_out_size_z), !map !689"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @Lenet_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %data_in_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 87 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([8 x i16]* %data_in_data_V, i32* %data_in_size_x, i32* %data_in_size_y, i32* %data_in_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [CNN/Lenet5.cpp:27]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecMemCore([27 x i16]* %data_out_data_V, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)"   --->   Operation 89 'specmemcore' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([27 x i16]* %data_out_data_V, i32* %data_out_size_x, i32* %data_out_size_y, i32* %data_out_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [CNN/Lenet5.cpp:28]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 91 'specmemcore' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([8 x i16]* %conv_data_V, i32* %conv_size_x, i32* %conv_size_y, i32* %conv_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [CNN/Lenet5.cpp:30]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %relu_data_V, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"   --->   Operation 93 'specmemcore' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([8 x i16]* %relu_data_V, i32* %relu_size_x, i32* %relu_size_y, i32* %relu_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [CNN/Lenet5.cpp:31]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %pool_data_V, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)"   --->   Operation 95 'specmemcore' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([8 x i16]* %pool_data_V, i32* %pool_size_x, i32* %pool_size_y, i32* %pool_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [CNN/Lenet5.cpp:32]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %fc_data_V, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 97 'specmemcore' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([8 x i16]* %fc_data_V, i32* %fc_size_x, i32* %fc_size_y, i32* %fc_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [CNN/Lenet5.cpp:33]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [CNN/Lenet5.cpp:35]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/2] (0.00ns)   --->   "call fastcc void @copy_tensor.2([27 x i16]* %data_out_data_V, i16 %softmax_y_hat_data_0, i16 %softmax_y_hat_data_1, i32 %data_out_size_x_read, i32 %data_out_size_y_read)" [CNN/Lenet5.cpp:67]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %fx_output_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 101 'specmemcore' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv1_output_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 102 'specmemcore' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %fc1_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 103 'specmemcore' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %fx_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 104 'specmemcore' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv1_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 105 'specmemcore' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [CNN/Lenet5.cpp:74]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_in_size_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_size_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_size_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ conv_size_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_size_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_size_z]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ relu_size_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu_size_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu_size_z]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool_data_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ pool_size_x]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool_size_y]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool_size_z]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ fc_size_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc_size_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc_size_z]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ data_out_size_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_size_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_size_z]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_W_data_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_W_data_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv1_input_data_V   (alloca       ) [ 0011111111111111]
conv1_output_data_V  (alloca       ) [ 0011111111111111]
conv1_a_slice_pad_da (alloca       ) [ 0011100000000000]
fx_input_data_V      (alloca       ) [ 0011111111111111]
fx_output_data_V     (alloca       ) [ 0011111111111111]
fc1_input_data_V     (alloca       ) [ 0011111111111111]
data_in_size_x_read  (read         ) [ 0010000000000000]
data_in_size_y_read  (read         ) [ 0010000000000000]
data_in_size_z_read  (read         ) [ 0010000000000000]
data_out_size_x_read (read         ) [ 0011111111111111]
data_out_size_y_read (read         ) [ 0011111111111111]
conv_size_x_read     (read         ) [ 0011111110000000]
conv_size_y_read     (read         ) [ 0011111110000000]
relu_size_x_read     (read         ) [ 0011111111111000]
relu_size_y_read     (read         ) [ 0011111111111000]
fc_size_x_read       (read         ) [ 0011111111111100]
fc_size_y_read       (read         ) [ 0011111111111100]
StgValue_34          (call         ) [ 0000000000000000]
StgValue_36          (call         ) [ 0000000000000000]
StgValue_38          (call         ) [ 0000000000000000]
StgValue_41          (call         ) [ 0000000000000000]
StgValue_42          (call         ) [ 0000000000000000]
StgValue_44          (call         ) [ 0000000000000000]
call_ret2            (call         ) [ 0000000000000000]
fc1_output_data_0_V  (extractvalue ) [ 0000000000000100]
fc1_output_data_1_V  (extractvalue ) [ 0000000000000100]
StgValue_51          (call         ) [ 0000000000000000]
call_ret             (call         ) [ 0000000000000000]
softmax_input_data_0 (extractvalue ) [ 0000000000000010]
softmax_input_data_1 (extractvalue ) [ 0000000000000010]
StgValue_57          (call         ) [ 0000000000000000]
call_ret3            (call         ) [ 0000000000000000]
softmax_y_hat_data_0 (extractvalue ) [ 0000000000000001]
softmax_y_hat_data_1 (extractvalue ) [ 0000000000000001]
StgValue_62          (specbitsmap  ) [ 0000000000000000]
StgValue_63          (specbitsmap  ) [ 0000000000000000]
StgValue_64          (specbitsmap  ) [ 0000000000000000]
StgValue_65          (specbitsmap  ) [ 0000000000000000]
StgValue_66          (specbitsmap  ) [ 0000000000000000]
StgValue_67          (specbitsmap  ) [ 0000000000000000]
StgValue_68          (specbitsmap  ) [ 0000000000000000]
StgValue_69          (specbitsmap  ) [ 0000000000000000]
StgValue_70          (specbitsmap  ) [ 0000000000000000]
StgValue_71          (specbitsmap  ) [ 0000000000000000]
StgValue_72          (specbitsmap  ) [ 0000000000000000]
StgValue_73          (specbitsmap  ) [ 0000000000000000]
StgValue_74          (specbitsmap  ) [ 0000000000000000]
StgValue_75          (specbitsmap  ) [ 0000000000000000]
StgValue_76          (specbitsmap  ) [ 0000000000000000]
StgValue_77          (specbitsmap  ) [ 0000000000000000]
StgValue_78          (specbitsmap  ) [ 0000000000000000]
StgValue_79          (specbitsmap  ) [ 0000000000000000]
StgValue_80          (specbitsmap  ) [ 0000000000000000]
StgValue_81          (specbitsmap  ) [ 0000000000000000]
StgValue_82          (specbitsmap  ) [ 0000000000000000]
StgValue_83          (specbitsmap  ) [ 0000000000000000]
StgValue_84          (specbitsmap  ) [ 0000000000000000]
StgValue_85          (specbitsmap  ) [ 0000000000000000]
StgValue_86          (spectopmodule) [ 0000000000000000]
empty                (specmemcore  ) [ 0000000000000000]
StgValue_88          (specinterface) [ 0000000000000000]
empty_103            (specmemcore  ) [ 0000000000000000]
StgValue_90          (specinterface) [ 0000000000000000]
empty_104            (specmemcore  ) [ 0000000000000000]
StgValue_92          (specinterface) [ 0000000000000000]
empty_105            (specmemcore  ) [ 0000000000000000]
StgValue_94          (specinterface) [ 0000000000000000]
empty_106            (specmemcore  ) [ 0000000000000000]
StgValue_96          (specinterface) [ 0000000000000000]
empty_107            (specmemcore  ) [ 0000000000000000]
StgValue_98          (specinterface) [ 0000000000000000]
StgValue_99          (specinterface) [ 0000000000000000]
StgValue_100         (call         ) [ 0000000000000000]
empty_108            (specmemcore  ) [ 0000000000000000]
empty_109            (specmemcore  ) [ 0000000000000000]
empty_110            (specmemcore  ) [ 0000000000000000]
empty_111            (specmemcore  ) [ 0000000000000000]
empty_112            (specmemcore  ) [ 0000000000000000]
StgValue_106         (ret          ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_size_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_size_x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_size_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_size_y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_size_z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_size_z"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_data_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_size_x">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_size_x"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_size_y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_size_y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_size_z">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_size_z"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="relu_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_data_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="relu_size_x">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_size_x"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="relu_size_y">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_size_y"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="relu_size_z">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_size_z"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pool_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pool_size_x">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_size_x"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pool_size_y">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_size_y"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pool_size_z">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_size_z"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fc_data_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_data_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fc_size_x">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_size_x"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="fc_size_y">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_size_y"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="fc_size_z">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_size_z"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_out_data_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_data_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="data_out_size_x">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_size_x"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="data_out_size_y">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_size_y"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_out_size_z">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_size_z"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv1_W_data_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_W_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="fc1_W_data_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_W_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_tensor.1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_forward"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_ReLu"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_fc"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_tensor.3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_tensor"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_tensor.2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Lenet_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="conv1_input_data_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_input_data_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv1_output_data_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_output_data_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv1_a_slice_pad_da_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_a_slice_pad_da/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="fx_input_data_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fx_input_data_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="fx_output_data_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fx_output_data_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="fc1_input_data_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc1_input_data_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_in_size_x_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_size_x_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_in_size_y_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_size_y_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_in_size_z_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_size_z_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_out_size_x_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_out_size_x_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_out_size_y_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_out_size_y_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv_size_x_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_size_x_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv_size_y_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_size_y_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="relu_size_x_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relu_size_x_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="relu_size_y_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relu_size_y_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="fc_size_x_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc_size_x_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="fc_size_y_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc_size_y_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_softmax_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="0" index="3" bw="11" slack="0"/>
<pin id="209" dir="0" index="4" bw="25" slack="0"/>
<pin id="210" dir="0" index="5" bw="25" slack="0"/>
<pin id="211" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/13 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_Conv_forward_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="220" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="221" dir="0" index="4" bw="10" slack="0"/>
<pin id="222" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_copy_tensor_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="0" index="2" bw="16" slack="0"/>
<pin id="229" dir="0" index="3" bw="32" slack="0"/>
<pin id="230" dir="0" index="4" bw="32" slack="0"/>
<pin id="231" dir="0" index="5" bw="32" slack="0"/>
<pin id="232" dir="0" index="6" bw="32" slack="0"/>
<pin id="233" dir="0" index="7" bw="32" slack="0"/>
<pin id="234" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/1 StgValue_37/5 StgValue_40/7 StgValue_43/9 StgValue_46/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_copy_tensor_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="16" slack="0"/>
<pin id="252" dir="0" index="3" bw="16" slack="0"/>
<pin id="253" dir="0" index="4" bw="32" slack="11"/>
<pin id="254" dir="0" index="5" bw="32" slack="11"/>
<pin id="255" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_52/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_copy_tensor_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="0" index="2" bw="16" slack="0"/>
<pin id="262" dir="0" index="3" bw="16" slack="0"/>
<pin id="263" dir="0" index="4" bw="32" slack="13"/>
<pin id="264" dir="0" index="5" bw="32" slack="13"/>
<pin id="265" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_61/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_forward_fc_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_forward_ReLu_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_39/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_copy_tensor_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="0" index="2" bw="16" slack="0"/>
<pin id="285" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/12 "/>
</bind>
</comp>

<comp id="287" class="1004" name="fc1_output_data_0_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="fc1_output_data_0_V/12 "/>
</bind>
</comp>

<comp id="293" class="1004" name="fc1_output_data_1_V_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="fc1_output_data_1_V/12 "/>
</bind>
</comp>

<comp id="299" class="1004" name="softmax_input_data_0_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="softmax_input_data_0/13 "/>
</bind>
</comp>

<comp id="304" class="1004" name="softmax_input_data_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="softmax_input_data_1/13 "/>
</bind>
</comp>

<comp id="309" class="1004" name="softmax_y_hat_data_0_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="softmax_y_hat_data_0/14 "/>
</bind>
</comp>

<comp id="314" class="1004" name="softmax_y_hat_data_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="softmax_y_hat_data_1/14 "/>
</bind>
</comp>

<comp id="319" class="1005" name="data_in_size_x_read_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_in_size_x_read "/>
</bind>
</comp>

<comp id="324" class="1005" name="data_in_size_y_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_in_size_y_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="data_in_size_z_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_in_size_z_read "/>
</bind>
</comp>

<comp id="334" class="1005" name="data_out_size_x_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="13"/>
<pin id="336" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="data_out_size_x_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="data_out_size_y_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="13"/>
<pin id="341" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="data_out_size_y_read "/>
</bind>
</comp>

<comp id="344" class="1005" name="conv_size_x_read_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="6"/>
<pin id="346" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="conv_size_x_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="conv_size_y_read_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="6"/>
<pin id="351" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="conv_size_y_read "/>
</bind>
</comp>

<comp id="354" class="1005" name="relu_size_x_read_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="10"/>
<pin id="356" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="relu_size_x_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="relu_size_y_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="10"/>
<pin id="361" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="relu_size_y_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="fc_size_x_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="11"/>
<pin id="366" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="fc_size_x_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="fc_size_y_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="11"/>
<pin id="371" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="fc_size_y_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="fc1_output_data_0_V_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fc1_output_data_0_V "/>
</bind>
</comp>

<comp id="380" class="1005" name="fc1_output_data_1_V_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="1"/>
<pin id="382" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fc1_output_data_1_V "/>
</bind>
</comp>

<comp id="386" class="1005" name="softmax_input_data_0_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="softmax_input_data_0 "/>
</bind>
</comp>

<comp id="391" class="1005" name="softmax_input_data_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="softmax_input_data_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="softmax_y_hat_data_0_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="1"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="softmax_y_hat_data_0 "/>
</bind>
</comp>

<comp id="401" class="1005" name="softmax_y_hat_data_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="1"/>
<pin id="403" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="softmax_y_hat_data_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="60" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="60" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="60" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="60" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="204" pin=5"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="114" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="240"><net_src comp="138" pin="2"/><net_sink comp="225" pin=5"/></net>

<net id="241"><net_src comp="144" pin="2"/><net_sink comp="225" pin=6"/></net>

<net id="242"><net_src comp="150" pin="2"/><net_sink comp="225" pin=7"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="225" pin=5"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="225" pin=6"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="225" pin=7"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="256"><net_src comp="74" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="266"><net_src comp="78" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="68" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="72" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="268" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="296"><net_src comp="268" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="248" pin=3"/></net>

<net id="302"><net_src comp="281" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="307"><net_src comp="281" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="312"><net_src comp="204" pin="6"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="317"><net_src comp="204" pin="6"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="322"><net_src comp="138" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="225" pin=5"/></net>

<net id="327"><net_src comp="144" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="225" pin=6"/></net>

<net id="332"><net_src comp="150" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="225" pin=7"/></net>

<net id="337"><net_src comp="156" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="258" pin=4"/></net>

<net id="342"><net_src comp="162" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="258" pin=5"/></net>

<net id="347"><net_src comp="168" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="352"><net_src comp="174" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="357"><net_src comp="180" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="362"><net_src comp="186" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="367"><net_src comp="192" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="372"><net_src comp="198" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="248" pin=5"/></net>

<net id="377"><net_src comp="287" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="383"><net_src comp="293" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="248" pin=3"/></net>

<net id="389"><net_src comp="299" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="394"><net_src comp="304" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="399"><net_src comp="309" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="404"><net_src comp="314" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="258" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_data_V | {7 8 }
	Port: relu_data_V | {11 12 }
	Port: fc_data_V | {12 13 }
	Port: data_out_data_V | {14 15 }
 - Input state : 
	Port: Lenet : data_in_data_V | {1 2 }
	Port: Lenet : data_in_size_x | {1 }
	Port: Lenet : data_in_size_y | {1 }
	Port: Lenet : data_in_size_z | {1 }
	Port: Lenet : conv_size_x | {1 }
	Port: Lenet : conv_size_y | {1 }
	Port: Lenet : relu_size_x | {1 }
	Port: Lenet : relu_size_y | {1 }
	Port: Lenet : fc_size_x | {1 }
	Port: Lenet : fc_size_y | {1 }
	Port: Lenet : data_out_size_x | {1 }
	Port: Lenet : data_out_size_y | {1 }
	Port: Lenet : conv1_W_data_V | {3 4 }
	Port: Lenet : fc1_W_data_V | {11 12 }
	Port: Lenet : f_x_lsb_table | {13 14 }
	Port: Lenet : exp_x_msb_2_m_1_tabl | {13 14 }
	Port: Lenet : exp_x_msb_1_table | {13 14 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		fc1_output_data_0_V : 1
		fc1_output_data_1_V : 1
		call_ret : 2
		StgValue_52 : 2
	State 13
		softmax_input_data_0 : 1
		softmax_input_data_1 : 1
		call_ret3 : 2
	State 14
		softmax_y_hat_data_0 : 1
		softmax_y_hat_data_1 : 1
		StgValue_61 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        grp_softmax_fu_204        |    2    |  15.921 |   689   |   766   |
|          |      grp_Conv_forward_fu_216     |    1    |  17.69  |   517   |   696   |
|          |     grp_copy_tensor_1_fu_225     |    6    |  5.307  |   637   |   469   |
|   call   |      grp_copy_tensor_fu_248      |    3    |  3.538  |   246   |   180   |
|          |     grp_copy_tensor_2_fu_258     |    3    |  3.538  |   246   |   180   |
|          |       grp_forward_fc_fu_268      |    1    |  10.614 |   168   |   170   |
|          |      grp_forward_ReLu_fu_275     |    0    |  1.769  |    83   |    91   |
|          |     grp_copy_tensor_3_fu_281     |    0    |    0    |    68   |    50   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |  data_in_size_x_read_read_fu_138 |    0    |    0    |    0    |    0    |
|          |  data_in_size_y_read_read_fu_144 |    0    |    0    |    0    |    0    |
|          |  data_in_size_z_read_read_fu_150 |    0    |    0    |    0    |    0    |
|          | data_out_size_x_read_read_fu_156 |    0    |    0    |    0    |    0    |
|          | data_out_size_y_read_read_fu_162 |    0    |    0    |    0    |    0    |
|   read   |   conv_size_x_read_read_fu_168   |    0    |    0    |    0    |    0    |
|          |   conv_size_y_read_read_fu_174   |    0    |    0    |    0    |    0    |
|          |   relu_size_x_read_read_fu_180   |    0    |    0    |    0    |    0    |
|          |   relu_size_y_read_read_fu_186   |    0    |    0    |    0    |    0    |
|          |    fc_size_x_read_read_fu_192    |    0    |    0    |    0    |    0    |
|          |    fc_size_y_read_read_fu_198    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |    fc1_output_data_0_V_fu_287    |    0    |    0    |    0    |    0    |
|          |    fc1_output_data_1_V_fu_293    |    0    |    0    |    0    |    0    |
|extractvalue|    softmax_input_data_0_fu_299   |    0    |    0    |    0    |    0    |
|          |    softmax_input_data_1_fu_304   |    0    |    0    |    0    |    0    |
|          |    softmax_y_hat_data_0_fu_309   |    0    |    0    |    0    |    0    |
|          |    softmax_y_hat_data_1_fu_314   |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    16   |  58.377 |   2654  |   2602  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|   conv1_W_data_V   |    0   |   10   |    3   |
|conv1_a_slice_pad_da|    0   |   32   |    8   |
| conv1_input_data_V |    0   |   16   |    2   |
| conv1_output_data_V|    0   |   16   |    2   |
|  exp_x_msb_1_table |    0   |   25   |   13   |
|exp_x_msb_2_m_1_tabl|    0   |   25   |   13   |
|    f_x_lsb_table   |    0   |   11   |    6   |
|    fc1_W_data_V    |    0   |   10   |    3   |
|  fc1_input_data_V  |    0   |   16   |    2   |
|   fx_input_data_V  |    0   |   16   |    2   |
|  fx_output_data_V  |    0   |   16   |    2   |
+--------------------+--------+--------+--------+
|        Total       |    0   |   193  |   56   |
+--------------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  conv_size_x_read_reg_344  |   32   |
|  conv_size_y_read_reg_349  |   32   |
| data_in_size_x_read_reg_319|   32   |
| data_in_size_y_read_reg_324|   32   |
| data_in_size_z_read_reg_329|   32   |
|data_out_size_x_read_reg_334|   32   |
|data_out_size_y_read_reg_339|   32   |
| fc1_output_data_0_V_reg_374|   16   |
| fc1_output_data_1_V_reg_380|   16   |
|   fc_size_x_read_reg_364   |   32   |
|   fc_size_y_read_reg_369   |   32   |
|  relu_size_x_read_reg_354  |   32   |
|  relu_size_y_read_reg_359  |   32   |
|softmax_input_data_0_reg_386|   16   |
|softmax_input_data_1_reg_391|   16   |
|softmax_y_hat_data_0_reg_396|   16   |
|softmax_y_hat_data_1_reg_401|   16   |
+----------------------------+--------+
|            Total           |   448  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|    grp_softmax_fu_204    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_softmax_fu_204    |  p2  |   2  |  16  |   32   ||    9    |
| grp_copy_tensor_1_fu_225 |  p1  |   3  |  16  |   48   ||    15   |
| grp_copy_tensor_1_fu_225 |  p3  |   3  |  32  |   96   ||    15   |
| grp_copy_tensor_1_fu_225 |  p4  |   3  |  32  |   96   ||    15   |
| grp_copy_tensor_1_fu_225 |  p5  |   3  |  32  |   96   ||    15   |
| grp_copy_tensor_1_fu_225 |  p6  |   3  |  32  |   96   ||    15   |
| grp_copy_tensor_1_fu_225 |  p7  |   3  |  32  |   96   ||    15   |
|  grp_copy_tensor_fu_248  |  p2  |   2  |  16  |   32   ||    9    |
|  grp_copy_tensor_fu_248  |  p3  |   2  |  16  |   32   ||    9    |
| grp_copy_tensor_2_fu_258 |  p2  |   2  |  16  |   32   ||    9    |
| grp_copy_tensor_2_fu_258 |  p3  |   2  |  16  |   32   ||    9    |
| grp_copy_tensor_3_fu_281 |  p1  |   2  |  16  |   32   ||    9    |
| grp_copy_tensor_3_fu_281 |  p2  |   2  |  16  |   32   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   784  || 25.0405 ||   162   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   58   |  2654  |  2602  |
|   Memory  |    0   |    -   |    -   |   193  |   56   |
|Multiplexer|    -   |    -   |   25   |    -   |   162  |
|  Register |    -   |    -   |    -   |   448  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   16   |   83   |  3295  |  2820  |
+-----------+--------+--------+--------+--------+--------+
