static void mips_timer_dispatch(void)\r\n{\r\ndo_IRQ(mips_cpu_timer_irq);\r\n}\r\nstatic void mips_perf_dispatch(void)\r\n{\r\ndo_IRQ(mips_cpu_perf_irq);\r\n}\r\nstatic unsigned int __init estimate_cpu_frequency(void)\r\n{\r\nunsigned int prid = read_c0_prid() & (PRID_COMP_MASK | PRID_IMP_MASK);\r\nunsigned int tick = 0;\r\nunsigned int freq;\r\nunsigned int orig;\r\nunsigned long flags;\r\nlocal_irq_save(flags);\r\norig = readl(status_reg) & 0x2;\r\nwhile ((readl(status_reg) & 0x2) == orig)\r\n;\r\norig = orig ^ 0x2;\r\nwrite_c0_count(0);\r\nwhile (tick < 100) {\r\nwhile ((readl(status_reg) & 0x2) == orig)\r\n;\r\norig = orig ^ 0x2;\r\ntick++;\r\n}\r\nfreq = read_c0_count();\r\nlocal_irq_restore(flags);\r\nmips_hpt_frequency = freq;\r\nif ((prid != (PRID_COMP_MIPS | PRID_IMP_20KC)) &&\r\n(prid != (PRID_COMP_MIPS | PRID_IMP_25KF)))\r\nfreq *= 2;\r\nfreq += 5000;\r\nfreq -= freq%10000;\r\nreturn freq ;\r\n}\r\nvoid read_persistent_clock(struct timespec *ts)\r\n{\r\nts->tv_sec = 0;\r\nts->tv_nsec = 0;\r\n}\r\nstatic void __init plat_perf_setup(void)\r\n{\r\nif (cp0_perfcount_irq >= 0) {\r\nif (cpu_has_vint)\r\nset_vi_handler(cp0_perfcount_irq, mips_perf_dispatch);\r\nmips_cpu_perf_irq = MIPS_CPU_IRQ_BASE + cp0_perfcount_irq;\r\n}\r\n}\r\nunsigned int get_c0_compare_int(void)\r\n{\r\nif (cpu_has_vint)\r\nset_vi_handler(cp0_compare_irq, mips_timer_dispatch);\r\nmips_cpu_timer_irq = MIPS_CPU_IRQ_BASE + cp0_compare_irq;\r\nreturn mips_cpu_timer_irq;\r\n}\r\nvoid __init plat_time_init(void)\r\n{\r\nunsigned int est_freq;\r\nest_freq = estimate_cpu_frequency();\r\npr_debug("CPU frequency %d.%02d MHz\n", (est_freq / 1000000),\r\n(est_freq % 1000000) * 100 / 1000000);\r\ncpu_khz = est_freq / 1000;\r\nmips_scroll_message();\r\nplat_perf_setup();\r\n}
