inst_ram.v,verilog,xil_defaultlib,../../../../../../rtl/xilinx_ip/inst_ram/sim/inst_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
