# compile vhdl design source files
vhdl xil_defaultlib  "../../../relu.srcs/sources_1/new/relu.vhd"
vhdl xil_defaultlib  "../../../relu.srcs/sim_1/new/relu_testbed.vhd"

# Do not sort compile order
nosort
