# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../BWard_HW3.srcs/sources_1/new/Payment.v" \
"../../../../BWard_HW3.srcs/sources_1/new/Vending.v" \
"../../../../BWard_HW3.srcs/sources_1/new/Vending_Machine.v" \
"../../../../BWard_HW3.srcs/sim_1/new/Vending_Machine_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
