V3 7
FL D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/DigitLights.vhd 2016/10/29.15:25:12 P.20131013
EN work/DigitLights 1477729312 \
      FL D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/DigitLights.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/DigitLights/Behavioral 1477729313 \
      FL D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/DigitLights.vhd \
      EN work/DigitLights 1477729312
FL D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd 2016/10/29.16:21:49 P.20131013
EN work/Main 1477729314 \
      FL D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Main/Behavioral 1477729315 \
      FL D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd EN work/Main 1477729314 \
      CP DigitLights
