/*
 * Mediatek's MT6781 SoC device tree source
 *
 * Copyright (C) 2020 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	model = "MT6781";
	compatible = "mediatek,MT6781";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \
			vmalloc=400M slub_debug=OFZPU swiotlb=noforce \
			earlycon=mtk8250,mmio32,0x11002000 \
			initcall_debug=1 \
			firmware_class.path=/vendor/firmware \
			memblock=debug \
			page_owner=on";
			kaslr-seed = <0 0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
			};
		};
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x3e605000>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
#if defined(CONFIG_MTK_GMO_RAM_OPTIMIZE) || defined(CONFIG_MTK_MET_MEM_ALLOC)
			size = <0 0x110000>; /* 1M + 64K */
#else
			size = <0 0x510000>; /* 5M + 64K */
#endif
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen";
		reg = <0 0x10000000 0 0x1000>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao";
		reg = <0 0x10001000 0 0x1000>;
	};

	io_cfg_lt@10002000 {
		compatible = "mediatek,io_cfg_lt";
		reg = <0 0x10002000 0 0x200>;
	};

	io_cfg_lm@10002200 {
		compatible = "mediatek,io_cfg_lm";
		reg = <0 0x10002200 0 0x200>;
	};

	io_cfg_lb@10002400 {
		compatible = "mediatek,io_cfg_lb";
		reg = <0 0x10002400 0 0x200>;
	};

	io_cfg_bl@10002600 {
		compatible = "mediatek,io_cfg_bl";
		reg = <0 0x10002600 0 0x200>;
	};

	io_cfg_bm@10002800 {
		compatible = "mediatek,io_cfg_bm";
		reg = <0 0x10002800 0 0x200>;
	};

	io_cfg_rm@10002a00 {
		compatible = "mediatek,io_cfg_rm";
		reg = <0 0x10002a00 0 0x200>;
	};

	io_cfg_rt@10002c00 {
		compatible = "mediatek,io_cfg_rt";
		reg = <0 0x10002c00 0 0x200>;
	};

	io_cfg_tl@10002e00 {
		compatible = "mediatek,io_cfg_tl";
		reg = <0 0x10002e00 0 0x200>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0 0x10003000 0 0x1000>;
	};

	efuse_dbg@10004000 {
		compatible = "mediatek,efuse_dbg";
		reg = <0 0x10004000 0 0x1000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0 0x10006000 0 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0 0x10007000 0 0x1000>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0 0x10008000 0 0x1000>;
	};

	sej@1000a000 {
		compatible = "mediatek,sej";
		reg = <0 0x1000a000 0 0x1000>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0 0x1000b000 0 0x1000>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed";
		reg = <0 0x1000c000 0 0xe00>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0 0x1000ce00 0 0x200>;
	};

	pwrap@1000d000 {
		compatible = "mediatek,pwrap";
		reg = <0 0x1000d000 0 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x1000e000 0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0 0x1000f000 0 0x1000>;
	};

	keypad:kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0 0x10010000 0 0x1000>;
		interrupts = <GIC_SPI 73 IRQ_TYPE_EDGE_RISING>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0 0x10011000 0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0 0x10012000 0 0x1000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0 0x10013000 0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0 0x10014000 0 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0 0x10014400 0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0 0x10014800 0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0 0x10014c00 0 0x400>;
	};

	ddrphy@10015000 {
		compatible = "mediatek,ddrphy";
		reg = <0 0x10015000 0 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0 0x10016000 0 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0 0x10017000 0 0x1000>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
		clock-frequency = <13000000>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0 0x10018000 0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0 0x10019000 0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0 0x1001a000 0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0 0x1001b000 0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0 0x1001c000 0 0x1000>;
	};

	dramc0@1001d000 {
		compatible = "mediatek,dramc0";
		reg = <0 0x1001d000 0 0x1000>;
	};

	ddrphy@1001e000 {
		compatible = "mediatek,ddrphy";
		reg = <0 0x1001e000 0 0x1000>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0 0x10002000 0 0x200>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0 0x10002200 0 0x200>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0 0x10002400 0 0x200>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0 0x10002600 0 0x200>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0 0x10002800 0 0x200>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0 0x10002a00 0 0x200>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10204000 0 0x1000>;
	};

	m4u@10205000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10205000 0 0x1000>;
	};

	devapc@10207000 {
		compatible = "mediatek,devapc";
		reg = <0 0x10207000 0 0x1000>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg";
		reg = <0 0x10208000 0 0x1000>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0 0x10209000 0 0x1000>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0 0x1020a000 0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0 0x1020b000 0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0 0x1020c000 0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0 0x1020d000 0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0 0x1020e000 0 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0 0x10210000 0 0x1000>;
	};

	mcupm_sram2@10211000 {
		compatible = "mediatek,mcupm_sram2";
		reg = <0 0x10211000 0 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,cq_dma";
		reg = <0 0x10212000 0 0x1000>;
	};

	mcupm_sram3@10213000 {
		compatible = "mediatek,mcupm_sram3";
		reg = <0 0x10213000 0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0 0x10214000 0 0x1000>;
	};

	mipi_tx0@10215000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0 0x10215000 0 0x1000>;
	};

	mcupm_reg@10216000 {
		compatible = "mediatek,mcupm_reg";
		reg = <0 0x10216000 0 0x1000>;
	};

	mcupm_sram0@10217000 {
		compatible = "mediatek,mcupm_sram0";
		reg = <0 0x10217000 0 0x1000>;
	};

	mcupm_sram1@10218000 {
		compatible = "mediatek,mcupm_sram1";
		reg = <0 0x10218000 0 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		reg = <0 0x10219000 0 0x1000>;
	};

	chn_emi@1021a000 {
		compatible = "mediatek,chn_emi";
		reg = <0 0x1021a000 0 0x1000>;
	};

	emi_mpu@1021b000 {
		compatible = "mediatek,emi_mpu";
		reg = <0 0x1021b000 0 0x1000>;
	};

	gce@1022c000 {
		compatible = "mediatek,gce";
		reg = <0 0x1022c000 0 0x4000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0 0x1023c000 0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0 0x1023d000 0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0 0x1023e000 0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0 0x1023f000 0 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0 0x10400000 0 0x28000>,
			<0 0x10440000 0 0x10000>,
			<0 0x10450000 0 0x100>,
			<0 0x10451000 0 0x4>,
			<0 0x10451004 0 0x4>,
			<0 0x10460000 0 0x100>,
			<0 0x10461000 0 0x4>,
			<0 0x10461004 0 0x4>,
			<0 0x10470000 0 0x100>,
			<0 0x10471000 0 0x4>,
			<0 0x10471004 0 0x4>,
			<0 0x10480000 0 0x100>,
			<0 0x10481000 0 0x4>,
			<0 0x10481004 0 0x4>,
			<0 0x10490000 0 0x100>,
			<0 0x10491000 0 0x4>,
			<0 0x10491004 0 0x4>;

		reg-names = "sspm_base",
			"cfgreg",
			"mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox1_base",
			"mbox1_set",
			"mbox1_clr",
			"mbox2_base",
			"mbox2_set",
			"mbox2_clr",
			"mbox3_base",
			"mbox3_set",
			"mbox3_clr",
			"mbox4_base",
			"mbox4_set",
			"mbox4_clr";

		interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "ipc",
			"mbox0",
			"mbox1",
			"mbox2",
			"mbox3",
			"mbox4";
	};

	auxadc@11001000 {
		compatible = "mediatek,auxadc";
		reg = <0 0x11001000 0 0x1000>;
	};

	apdma: dma-controller@10200d80 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0 0x10200d80 0 0x80>,
		      <0 0x10200e00 0 0x80>,
		      <0 0x10200e80 0 0x80>,
		      <0 0x10200f00 0 0x80>;
		interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
		#dma-cells = <1>;
		dma-bits = <34>;
	};

	apuart0: serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11002000 0 0x1000>;
		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
		dmas = <&apdma 0
				&apdma 1>;
		dma-names = "tx", "rx";
	};

	apuart1: serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11003000 0 0x1000>;
		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
		dmas = <&apdma 2
				&apdma 3>;
		dma-names = "tx", "rx";
	};

	i2c_common: i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = /bits/ 8 <3>;
		idvfs = /bits/ 8 <1>;
		set_dt_div = /bits/ 8 <1>;
		check_max_freq = /bits/ 8 <1>;
		ver = /bits/ 8 <2>;
		set_ltiming = /bits/ 8 <1>;
		ext_time_config = /bits/ 16 <0x1801>;
		cnt_constraint = /bits/ 8 <1>;
		dma_ver = /bits/ 8 <1>;
	};

	i2c0: i2c0@11007000 {
		compatible = "mediatek,i2c";
		id = <0>;
		reg = <0 0x11007000 0 0x1000>,
			<0 0x10200100 0 0x100>;
		interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&imp_iic_wrap_w CLK_IMPW_AP_CLOCK_RO_I2C0>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <144>;
		sda-gpio-id = <145>;
		gpio_start = <0x10002200>;
		mem_len = <0x200>;
		eh_cfg = <0x10>;
		pu_cfg = <0x40>;
		rsel_cfg = <0x60>;
		aed = <0x1a>;
	};

	i2c1: i2c1@11008000 {
		compatible = "mediatek,i2c";
		id = <1>;
		reg = <0 0x11008000 0 0x1000>,
			<0 0x10200200 0 0x100>;
		interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&imp_iic_wrap_ws CLK_IMPWS_AP_CLOCK_RO_I2C1>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <146>;
		sda-gpio-id = <147>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
	};

	i2c2: i2c2@11009000 {
		compatible = "mediatek,i2c";
		id = <2>;
		reg = <0 0x11009000 0 0x1000>,
			<0 0x10200300 0 0x180>;
		interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&imp_iic_wrap_ws CLK_IMPWS_AP_CLOCK_RO_I2C2>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <148>;
		sda-gpio-id = <149>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
	};

	i2c3: i2c3@0x1100f000 {
		compatible = "mediatek,i2c";
		id = <3>;
		reg = <0 0x1100f000 0 0x1000>,
			<0 0x10200480 0 0x100>;
		interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&imp_iic_wrap_e CLK_IMPE_AP_CLOCK_RO_I2C3>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <150>;
		sda-gpio-id = <151>;
		gpio_start = <0x10002000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x90>;
		rsel_cfg = <0xc0>;
		aed = <0x1a>;
	};

	i2c4: i2c4@11011000 {
		compatible = "mediatek,i2c";
		id = <4>;
		reg = <0 0x11011000 0 0x1000>,
			<0 0x10200580 0 0x180>;
		interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&imp_iic_wrap_ws CLK_IMPWS_AP_CLOCK_RO_I2C4>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <152>;
		sda-gpio-id = <153>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
	};

	i2c5: i2c5@11016000 {
		compatible = "mediatek,i2c";
		id = <5>;
		reg = <0 0x11016000 0 0x1000>,
			<0 0x10200700 0 0x100>;
		interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&imp_iic_wrap_w CLK_IMPW_AP_CLOCK_RO_I2C5>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <154>;
		sda-gpio-id = <155>;
		gpio_start = <0x10002000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x90>;
		rsel_cfg = <0xc0>;
		aed = <0x1a>;
	};

	i2c6: i2c6@1100d000 {
		compatible = "mediatek,i2c";
		id = <6>;
		reg = <0 0x1100d000 0 0x1000>,
			<0 0x10200800 0 0x100>;
		interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&imp_iic_wrap_n CLK_IMPN_AP_CLOCK_RO_I2C6>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <156>;
		sda-gpio-id = <157>;
		gpio_start = <0x10002000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x90>;
		rsel_cfg = <0xc0>;
		aed = <0x1a>;
	};

	i2c7: i2c7@11004000 {
		compatible = "mediatek,i2c";
		id = <7>;
		reg = <0 0x11004000 0 0x1000>,
			<0 0x10200900 0 0x180>;
		interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&imp_iic_wrap_w CLK_IMPW_AP_CLOCK_RO_I2C7>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <158>;
		sda-gpio-id = <159>;
		gpio_start = <0x10002200>;
		mem_len = <0x200>;
		eh_cfg = <0x10>;
		pu_cfg = <0x40>;
		rsel_cfg = <0x60>;
		aed = <0x1a>;
	};

	i2c8: i2c8@11005000 {
		compatible = "mediatek,i2c";
		id = <8>;
		reg = <0 0x11005000 0 0x1000>,
			<0 0x10200A80 0 0x180>;
		interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&imp_iic_wrap_s CLK_IMPS_AP_CLOCK_RO_I2C8>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <160>;
		sda-gpio-id = <161>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
	};

	i2c9: i2c9@11019000 {
		compatible = "mediatek,i2c";
		id = <9>;
		reg = <0 0x11019000 0 0x1000>,
			<0 0x10200c00 0 0x180>;
		interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&imp_iic_wrap_s CLK_IMPS_AP_CLOCK_RO_I2C9>, */
			/* <&infracfg_ao CLK_IFRAO_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <162>;
		sda-gpio-id = <163>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
	};

	pwm@11006000 {
		compatible = "mediatek,pwm";
		reg = <0 0x11006000 0 0x1000>;
	};

	spi1@1100a000 {
		compatible = "mediatek,spi1";
		reg = <0 0x1100a000 0 0x1000>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0 0x1100b000 0 0x1000>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0 0x1100c000 0 0x1000>;
	};

	disp_pwm@1100e000 {
		compatible = "mediatek,disp_pwm";
		reg = <0 0x1100e000 0 0x1000>;
	};

	spi2@11010000 {
		compatible = "mediatek,spi2";
		reg = <0 0x11010000 0 0x1000>;
	};

	spi2@11012000 {
		compatible = "mediatek,spi2";
		reg = <0 0x11012000 0 0x1000>;
	};

	spi3@11013000 {
		compatible = "mediatek,spi3";
		reg = <0 0x11013000 0 0x1000>;
	};

	spi4@11014000 {
		compatible = "mediatek,spi4";
		reg = <0 0x11014000 0 0x1000>;
	};

	spi5@11015000 {
		compatible = "mediatek,spi5";
		reg = <0 0x11015000 0 0x1000>;
	};

	imp_iic@11017000 {
		compatible = "mediatek,imp_iic";
		reg = <0 0x11017000 0 0x1000>;
	};

	ap_uart2@11018000 {
		compatible = "mediatek,ap_uart2";
		reg = <0 0x11018000 0 0x1000>;
	};

	usb1p@11200000 {
		compatible = "mediatek,usb1p";
		reg = <0 0x11200000 0 0x10000>;
	};

	audio@11210000 {
		compatible = "mediatek,audio";
		reg = <0 0x11210000 0 0x2000>;
	};

	audio_sram@11212000 {
		compatible = "mediatek,audio_sram";
		reg = <0 0x11212000 0 0xe000>;
	};

	msdc0@11230000 {
		compatible = "mediatek,msdc0";
		reg = <0 0x11230000 0 0x10000>;
	};

	msdc1@11240000 {
		compatible = "mediatek,msdc1";
		reg = <0 0x11240000 0 0x10000>;
	};

	mipi_rx_ana_csi0@11c10000 {
		compatible = "mediatek,mipi_rx_ana_csi0";
		reg = <0 0x11c10000 0 0x10000>;
	};

	mipi_tx0@11c80000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0 0x11c80000 0 0x10000>;
	};

	msdc1_pad_macro@11c90000 {
		compatible = "mediatek,msdc1_pad_macro";
		reg = <0 0x11c90000 0 0x10000>;
	};

	usb_phy@11ca0000 {
		compatible = "mediatek,usb_phy";
		reg = <0 0x11ca0000 0 0x10000>;
	};

	efusec@11cb0000 {
		compatible = "mediatek,efusec";
		reg = <0 0x11cb0000 0 0x10000>;
	};

	msdc0_pad_macro@11cd0000 {
		compatible = "mediatek,msdc0_pad_macro";
		reg = <0 0x11cd0000 0 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0 0x0d020000 0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0 0x0d030000 0 0x10000>;
	};

	dbg_funnel@0d040000 {
		compatible = "mediatek,dbg_funnel";
		reg = <0 0x0d040000 0 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0 0x0d0a0000 0 0x10000>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0 0x0d0c0000 0 0x40000>;
	};

	infra_dbgsystop_cpu0@0e000000 {
		compatible = "mediatek,infra_dbgsystop_cpu0";
		reg = <0 0x0e000000 0 0x100000>;
	};

	infra_dbgsystop_cpu1@0e100000 {
		compatible = "mediatek,infra_dbgsystop_cpu1";
		reg = <0 0x0e100000 0 0x100000>;
	};

	infra_dbgsystop_cpu2@0e200000 {
		compatible = "mediatek,infra_dbgsystop_cpu2";
		reg = <0 0x0e200000 0 0x100000>;
	};

	infra_dbgsystop_cpu3@0e300000 {
		compatible = "mediatek,infra_dbgsystop_cpu3";
		reg = <0 0x0e300000 0 0x100000>;
	};

	infra_dbgsystop_cpu4@0e400000 {
		compatible = "mediatek,infra_dbgsystop_cpu4";
		reg = <0 0x0e400000 0 0x100000>;
	};

	infra_dbgsystop_cpu5@0e500000 {
		compatible = "mediatek,infra_dbgsystop_cpu5";
		reg = <0 0x0e500000 0 0x100000>;
	};

	infra_dbgsystop_cpu6@0e600000 {
		compatible = "mediatek,infra_dbgsystop_cpu6";
		reg = <0 0x0e600000 0 0x100000>;
	};

	infra_dbgsystop_cpu7@0e700000 {
		compatible = "mediatek,infra_dbgsystop_cpu7";
		reg = <0 0x0e700000 0 0x100000>;
	};

	dfd@13e00000 {
		compatible = "mediatek,dfd";
		reg = <0 0x13e00000 0 0x112000>;
	};

	g3d_config@13fbc000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbc000 0 0x1000>;
	};

	g3d_config@13fbd000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbd000 0 0x1000>;
	};

	g3d_config@13fbf000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbf000 0 0x1000>;
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config";
		reg = <0 0x14000000 0 0x1000>;
	};

	disp_mutex0@14001000 {
		compatible = "mediatek,disp_mutex0";
		reg = <0 0x14001000 0 0x1000>;
	};

	smi_common@14002000 {
		compatible = "mediatek,smi_common";
		reg = <0 0x14002000 0 0x1000>;
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0";
		reg = <0 0x14003000 0 0x1000>;
	};

	smi_larb1@14004000 {
		compatible = "mediatek,smi_larb1";
		reg = <0 0x14004000 0 0x1000>;
	};

	disp_ovl0@14005000 {
		compatible = "mediatek,disp_ovl0";
		reg = <0 0x14005000 0 0x1000>;
	};

	disp_ovl0_2l@14006000 {
		compatible = "mediatek,disp_ovl0_2l";
		reg = <0 0x14006000 0 0x1000>;
	};

	disp_rdma0@14007000 {
		compatible = "mediatek,disp_rdma0";
		reg = <0 0x14007000 0 0x1000>;
	};

	disp_rsz0@14008000 {
		compatible = "mediatek,disp_rsz0";
		reg = <0 0x14008000 0 0x1000>;
	};

	disp_color0@14009000 {
		compatible = "mediatek,disp_color0";
		reg = <0 0x14009000 0 0x1000>;
	};

	reserved@1400a000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1400a000 0 0x1000>;
	};

	disp_ccorr0@1400b000 {
		compatible = "mediatek,disp_ccorr0";
		reg = <0 0x1400b000 0 0x1000>;
	};

	disp_aal0@1400c000 {
		compatible = "mediatek,disp_aal0";
		reg = <0 0x1400c000 0 0x1000>;
	};

	disp_gamma0@1400d000 {
		compatible = "mediatek,disp_gamma0";
		reg = <0 0x1400d000 0 0x1000>;
	};

	disp_postmask0@1400e000 {
		compatible = "mediatek,disp_postmask0";
		reg = <0 0x1400e000 0 0x1000>;
	};

	disp_dither0@1400f000 {
		compatible = "mediatek,disp_dither0";
		reg = <0 0x1400f000 0 0x1000>;
	};

	reserved@14010000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14010000 0 0x1000>;
	};

	reserved@14011000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14011000 0 0x1000>;
	};

	disp_dsc_wrap0@14012000 {
		compatible = "mediatek,disp_dsc_wrap0";
		reg = <0 0x14012000 0 0x1000>;
	};

	dsi0@14013000 {
		compatible = "mediatek,dsi0";
		reg = <0 0x14013000 0 0x1000>;
	};

	disp_wdma0@14014000 {
		compatible = "mediatek,disp_wdma0";
		reg = <0 0x14014000 0 0x1000>;
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14015000 0 0x1000>;
	};

	mm_iommu_0@14016000 {
		compatible = "mediatek,mm_iommu_0";
		reg = <0 0x14016000 0 0x1000>;
	};

	mm_iommu_1@14017000 {
		compatible = "mediatek,mm_iommu_1";
		reg = <0 0x14017000 0 0x1000>;
	};

	mm_iommu_2@14018000 {
		compatible = "mediatek,mm_iommu_2";
		reg = <0 0x14018000 0 0x1000>;
	};

	mm_iommu_3@14019000 {
		compatible = "mediatek,mm_iommu_3";
		reg = <0 0x14019000 0 0x1000>;
	};

	mm_iommu_4@1401a000 {
		compatible = "mediatek,mm_iommu_4";
		reg = <0 0x1401a000 0 0x1000>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u0";
		reg = <0 0x1401b000 0 0x1000>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u1";
		reg = <0 0x1401c000 0 0x1000>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1401d000 0 0x1000>;
	};

	img1_smi_2x1_sub_common@1401e000 {
		compatible = "mediatek,img1_smi_2x1_sub_common";
		reg = <0 0x1401e000 0 0x1000>;
	};

	reserved@1401f000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1401f000 0 0xe1000>;
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys_config";
		reg = <0 0x15020000 0 0x1000>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip_a0";
		reg = <0 0x15021000 0 0x1000>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0 0x15022000 0 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0 0x15023000 0 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0 0x15024000 0 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0 0x15025000 0 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0 0x15026000 0 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0 0x15027000 0 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0 0x15028000 0 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0 0x15029000 0 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0 0x1502a000 0 0x1000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0 0x1502b000 0 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0 0x1502c000 0 0x1000>;
	};

	smi_larb9@1502e000 {
		compatible = "mediatek,smi_larb9";
		reg = <0 0x1502e000 0 0x1000>;
	};

	2x1_sub_common@1502f000 {
		compatible = "mediatek,2x1_sub_common";
		reg = <0 0x1502f000 0 0x1000>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		reg = <0 0x15010000 0 0x1000>;
	};

	wpe_a@15011000 {
		compatible = "mediatek,wpe_a";
		reg = <0 0x15011000 0 0x1000>;
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0 0x15012000 0 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2_config";
		reg = <0 0x15820000 0 0x1000>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip_b0";
		reg = <0 0x15821000 0 0x1000>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0 0x15822000 0 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0 0x15823000 0 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0 0x15824000 0 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0 0x15825000 0 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0 0x15826000 0 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0 0x15827000 0 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0 0x15828000 0 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0 0x15829000 0 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0 0x1582a000 0 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0 0x1582b000 0 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0 0x1582c000 0 0x1000>;
	};

	smi_larb11@1582e000 {
		compatible = "mediatek,smi_larb11";
		reg = <0 0x1582e000 0 0x1000>;
	};

	smi_larb12@1582f000 {
		compatible = "mediatek,smi_larb12";
		reg = <0 0x1582f000 0 0x1000>;
	};

	mfb_b@15810000 {
		compatible = "mediatek,mfb_b";
		reg = <0 0x15810000 0 0x1000>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0 0x15811000 0 0x1000>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		reg = <0 0x15812000 0 0x1000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0 0x16020000 0 0xd000>;
	};

	smi_larb4@1602e000 {
		compatible = "mediatek,smi_larb4";
		reg = <0 0x1602e000 0 0x1000>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon";
		reg = <0 0x17000000 0 0x10000>;
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7";
		reg = <0 0x17010000 0 0x10000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0 0x17020000 0 0x10000>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0 0x17030000 0 0x10000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0 0x17060000 0 0x10000>;
	};

	mdpsys_config@1b000000 {
		compatible = "mediatek,mdpsys_config";
		reg = <0 0x1b000000 0 0x1000>;
	};

	mdp_mutex0@1b001000 {
		compatible = "mediatek,mdp_mutex0";
		reg = <0 0x1b001000 0 0x1000>;
	};

	mdp_smi_larb0@1b002000 {
		compatible = "mediatek,mdp_smi_larb0";
		reg = <0 0x1b002000 0 0x1000>;
	};

	mdp_rdma0@1b003000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0 0x1b003000 0 0x1000>;
	};

	reserved@1b004000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1b004000 0 0x1000>;
	};

	mdp_aal0@1b005000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0 0x1b005000 0 0x1000>;
	};

	reserved@1b006000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1b006000 0 0x1000>;
	};

	mdp_hdr0@1b007000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0 0x1b007000 0 0x1000>;
	};

	mdp_rsz0@1b008000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0 0x1b008000 0 0x1000>;
	};

	mdp_rsz1@1b009000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0 0x1b009000 0 0x1000>;
	};

	mdp_wrot0@1b00a000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0 0x1b00a000 0 0x1000>;
	};

	mdp_wrot1@1b00b000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0 0x1b00b000 0 0x1000>;
	};

	mdp_tdshp0@1b00c000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0 0x1b00c000 0 0x1000>;
	};

	reserved@1b00d000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1b00d000 0 0x1000>;
	};

	reserved@1b00e000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1b00e000 0 0x1000>;
	};

	ipesys_config@1c000000 {
		compatible = "mediatek,ipesys_config";
		reg = <0 0x1c000000 0 0x1000>;
	};

	fdvt@1c001000 {
		compatible = "mediatek,fdvt";
		reg = <0 0x1c001000 0 0x1000>;
	};

	fe@1c002000 {
		compatible = "mediatek,fe";
		reg = <0 0x1c002000 0 0x1000>;
	};

	rsc@1c003000 {
		compatible = "mediatek,rsc";
		reg = <0 0x1c003000 0 0x1000>;
	};

	ipe_smi_subcom@1c00e000 {
		compatible = "mediatek,ipe_smi_subcom";
		reg = <0 0x1c00e000 0 0x1000>;
	};

	smi_larb8@1c00f000 {
		compatible = "mediatek,smi_larb8";
		reg = <0 0x1c00f000 0 0x1000>;
	};

	depth@1c100000 {
		compatible = "mediatek,depth";
		reg = <0 0x1c100000 0 0x1000>;
	};

	smi_larb7@1c10f000 {
		compatible = "mediatek,smi_larb7";
		reg = <0 0x1c10f000 0 0x1000>;
	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};
};
