m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q1
T_opt
!s110 1620645451
V<P70_O;WCBV>AN5L;InU;1
04 28 4 work testBinary_Divisibility_By_7 fast 0
=1-f875a41550eb-6099164a-2ea-2920
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;2020.4;71
R0
T_opt1
!s110 1619792034
V4cC>]Cf4N6fXAnkVK1VAW2
04 27 4 work Binary_Divisibility_By_7_tb fast 0
=1-f875a41550eb-608c10a2-243-7560
R1
R2
n@_opt1
R3
R0
vBinary_Divisibility_By_7
!s110 1620645648
!i10b 1
!s100 i1MUQ]?83?ZHSo16bl;gO3
Z4 !s11b Dg1SIo80bB@j0V0VzS_@n1
IKQj1Q]N0knZ<SL=>o5If^3
Z5 dC:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q4
w1620645429
8C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q4/Q4_1.v
FC:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q4/Q4_1.v
!i122 235
L0 1 31
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2020.4;71
r1
!s85 0
31
!s108 1620645648.000000
!s107 C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q4/Q4_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q4/Q4_1.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@binary_@divisibility_@by_7
vtestBinary_Divisibility_By_7
!s110 1620645649
!i10b 1
!s100 EMk0I_kfUnHRj[RPU]Yhe2
R4
IEY?gjVY8LMOk:Wof6BED:1
R5
w1620644881
8C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q4/TestQ4_1.v
FC:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q4/TestQ4_1.v
!i122 236
L0 1 83
R6
R7
r1
!s85 0
31
!s108 1620645649.000000
!s107 C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q4/TestQ4_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q4/TestQ4_1.v|
!i113 0
R8
R2
ntest@binary_@divisibility_@by_7
