{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674109392782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674109392782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 15:23:12 2023 " "Processing started: Thu Jan 19 15:23:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674109392782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674109392782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674109392782 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674109393041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 2 2 " "Found 2 design units, including 2 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674109393081 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEG " "Found entity 2: SEG" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674109393081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674109393081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674109393103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG SEG:i_seg " "Elaborating entity \"SEG\" for hierarchy \"SEG:i_seg\"" {  } { { "lab2.v" "i_seg" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674109393109 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num lab2.v(53) " "Verilog HDL Always Construct warning at lab2.v(53): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674109393110 "|lab2|SEG:i_seg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num lab2.v(76) " "Verilog HDL Always Construct warning at lab2.v(76): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674109393110 "|lab2|SEG:i_seg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num lab2.v(99) " "Verilog HDL Always Construct warning at lab2.v(99): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674109393110 "|lab2|SEG:i_seg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num lab2.v(122) " "Verilog HDL Always Construct warning at lab2.v(122): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674109393111 "|lab2|SEG:i_seg"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab2.v(48) " "Verilog HDL Case Statement warning at lab2.v(48): incomplete case statement has no default case item" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1674109393111 "|lab2|SEG:i_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0_D lab2.v(47) " "Verilog HDL Always Construct warning at lab2.v(47): inferring latch(es) for variable \"HEX0_D\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674109393111 "|lab2|SEG:i_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1_D lab2.v(47) " "Verilog HDL Always Construct warning at lab2.v(47): inferring latch(es) for variable \"HEX1_D\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674109393111 "|lab2|SEG:i_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2_D lab2.v(47) " "Verilog HDL Always Construct warning at lab2.v(47): inferring latch(es) for variable \"HEX2_D\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674109393111 "|lab2|SEG:i_seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3_D lab2.v(47) " "Verilog HDL Always Construct warning at lab2.v(47): inferring latch(es) for variable \"HEX3_D\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674109393111 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[0\] lab2.v(47) " "Inferred latch for \"HEX3_D\[0\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393112 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[1\] lab2.v(47) " "Inferred latch for \"HEX3_D\[1\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393112 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[2\] lab2.v(47) " "Inferred latch for \"HEX3_D\[2\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393112 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[3\] lab2.v(47) " "Inferred latch for \"HEX3_D\[3\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393112 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[4\] lab2.v(47) " "Inferred latch for \"HEX3_D\[4\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393112 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[5\] lab2.v(47) " "Inferred latch for \"HEX3_D\[5\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393112 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[6\] lab2.v(47) " "Inferred latch for \"HEX3_D\[6\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393112 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[0\] lab2.v(47) " "Inferred latch for \"HEX2_D\[0\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393112 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[1\] lab2.v(47) " "Inferred latch for \"HEX2_D\[1\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[2\] lab2.v(47) " "Inferred latch for \"HEX2_D\[2\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[3\] lab2.v(47) " "Inferred latch for \"HEX2_D\[3\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[4\] lab2.v(47) " "Inferred latch for \"HEX2_D\[4\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[5\] lab2.v(47) " "Inferred latch for \"HEX2_D\[5\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[6\] lab2.v(47) " "Inferred latch for \"HEX2_D\[6\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[0\] lab2.v(47) " "Inferred latch for \"HEX1_D\[0\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[1\] lab2.v(47) " "Inferred latch for \"HEX1_D\[1\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[2\] lab2.v(47) " "Inferred latch for \"HEX1_D\[2\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[3\] lab2.v(47) " "Inferred latch for \"HEX1_D\[3\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[4\] lab2.v(47) " "Inferred latch for \"HEX1_D\[4\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[5\] lab2.v(47) " "Inferred latch for \"HEX1_D\[5\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[6\] lab2.v(47) " "Inferred latch for \"HEX1_D\[6\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[0\] lab2.v(47) " "Inferred latch for \"HEX0_D\[0\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[1\] lab2.v(47) " "Inferred latch for \"HEX0_D\[1\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[2\] lab2.v(47) " "Inferred latch for \"HEX0_D\[2\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[3\] lab2.v(47) " "Inferred latch for \"HEX0_D\[3\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[4\] lab2.v(47) " "Inferred latch for \"HEX0_D\[4\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393113 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[5\] lab2.v(47) " "Inferred latch for \"HEX0_D\[5\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393114 "|lab2|SEG:i_seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[6\] lab2.v(47) " "Inferred latch for \"HEX0_D\[6\]\" at lab2.v(47)" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674109393114 "|lab2|SEG:i_seg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX0_D\[0\] " "LATCH primitive \"SEG:i_seg\|HEX0_D\[0\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX0_D\[1\] " "LATCH primitive \"SEG:i_seg\|HEX0_D\[1\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX0_D\[2\] " "LATCH primitive \"SEG:i_seg\|HEX0_D\[2\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX0_D\[3\] " "LATCH primitive \"SEG:i_seg\|HEX0_D\[3\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX0_D\[4\] " "LATCH primitive \"SEG:i_seg\|HEX0_D\[4\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX0_D\[5\] " "LATCH primitive \"SEG:i_seg\|HEX0_D\[5\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX0_D\[6\] " "LATCH primitive \"SEG:i_seg\|HEX0_D\[6\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[0\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[0\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[1\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[1\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[2\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[2\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[3\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[3\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[4\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[4\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[5\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[5\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX1_D\[6\] " "LATCH primitive \"SEG:i_seg\|HEX1_D\[6\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX2_D\[0\] " "LATCH primitive \"SEG:i_seg\|HEX2_D\[0\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX2_D\[1\] " "LATCH primitive \"SEG:i_seg\|HEX2_D\[1\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX2_D\[2\] " "LATCH primitive \"SEG:i_seg\|HEX2_D\[2\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX2_D\[3\] " "LATCH primitive \"SEG:i_seg\|HEX2_D\[3\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX2_D\[4\] " "LATCH primitive \"SEG:i_seg\|HEX2_D\[4\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX2_D\[5\] " "LATCH primitive \"SEG:i_seg\|HEX2_D\[5\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX2_D\[6\] " "LATCH primitive \"SEG:i_seg\|HEX2_D\[6\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX3_D\[0\] " "LATCH primitive \"SEG:i_seg\|HEX3_D\[0\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX3_D\[1\] " "LATCH primitive \"SEG:i_seg\|HEX3_D\[1\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX3_D\[2\] " "LATCH primitive \"SEG:i_seg\|HEX3_D\[2\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX3_D\[3\] " "LATCH primitive \"SEG:i_seg\|HEX3_D\[3\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX3_D\[4\] " "LATCH primitive \"SEG:i_seg\|HEX3_D\[4\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX3_D\[5\] " "LATCH primitive \"SEG:i_seg\|HEX3_D\[5\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg\|HEX3_D\[6\] " "LATCH primitive \"SEG:i_seg\|HEX3_D\[6\]\" is permanently enabled" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674109393236 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1674109393339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1674109393412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674109393606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674109393606 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674109393627 "|lab2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674109393627 "|lab2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674109393627 "|lab2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab2.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab2/lab2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674109393627 "|lab2|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1674109393627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674109393627 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674109393627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674109393627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674109393627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674109393643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 15:23:13 2023 " "Processing ended: Thu Jan 19 15:23:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674109393643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674109393643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674109393643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674109393643 ""}
