// Seed: 3066897246
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  assign id_3 = 1'b0;
  if (-1) uwire id_4;
  else begin : LABEL_0
    assign id_4 = id_1;
  end
  logic id_5;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd81,
    parameter id_3 = 32'd46
) (
    _id_1,
    id_2
);
  input wire id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  logic [1 'd0 : -1] _id_3;
  ;
  logic id_4[id_1 : id_3];
  assign id_4 = id_4;
endmodule
