$version Generated by VerilatedVcd $end
$date Fri Nov 24 17:27:45 2023 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # A $end
  $var wire  1 $ B $end
  $var wire  1 & X $end
  $var wire  1 ' Z $end
  $var wire  1 % clk $end
  $scope module dut $end
   $var wire  1 # A $end
   $var wire  1 $ B $end
   $var wire  1 & X $end
   $var wire  1 ' Z $end
   $var wire  1 % clk $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
0&
0'
#1
1$
#2
0%
#3
1#
#4
1%
1&
1'
#5
0#
#6
0%
#7
#8
1%
#9
#10
0$
0%
#11
#12
1%
0&
#13
#14
0%
#15
