
---------- Begin Simulation Statistics ----------
final_tick                               105365328500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183116                       # Simulator instruction rate (inst/s)
host_mem_usage                                 303792                       # Number of bytes of host memory used
host_op_rate                                   183594                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1202.89                       # Real time elapsed on the host
host_tick_rate                               87593840                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   220267524                       # Number of instructions simulated
sim_ops                                     220842336                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.105365                       # Number of seconds simulated
sim_ticks                                105365328500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 178609317                       # number of cc regfile reads
system.cpu.cc_regfile_writes                149346103                       # number of cc regfile writes
system.cpu.committedInsts                   220267524                       # Number of Instructions Simulated
system.cpu.committedOps                     220842336                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.956703                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.956703                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          129170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              5850121                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 50093080                       # Number of branches executed
system.cpu.iew.exec_nop                          7430                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.295858                       # Inst execution rate
system.cpu.iew.exec_refs                     79470015                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   32205887                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6144310                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              55114592                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                497                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             38057656                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           309524018                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              47264128                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          16185668                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             273076960                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    395                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7499                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                5824517                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7923                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            722                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      3157525                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2692596                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 285507589                       # num instructions consuming a value
system.cpu.iew.wb_count                     270406107                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.473990                       # average fanout of values written-back
system.cpu.iew.wb_producers                 135327779                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.283184                       # insts written-back per cycle
system.cpu.iew.wb_sent                      270601040                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                363530659                       # number of integer regfile reads
system.cpu.int_regfile_writes               144750289                       # number of integer regfile writes
system.cpu.ipc                               1.045256                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.045256                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             193379649     66.85%     66.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               172491      0.06%     66.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    86      0.00%     66.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.00%     66.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  58      0.00%     66.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.00%     66.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           10538993      3.64%     70.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           13209      0.00%     70.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     70.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               7323      0.00%     70.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     70.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                22136      0.01%     70.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                42491      0.01%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                27447      0.01%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   19      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14511      0.01%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          10924      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            154      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             51167722     17.69%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            33865360     11.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              289262628                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    48179725                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.166560                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                41237438     85.59%     85.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   6555      0.01%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    13      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6541438     13.58%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                394270      0.82%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              289891928                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          749290882                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    231483130                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         332894241                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  309516091                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 289262628                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 497                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        88674251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           4373741                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            187                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     79187210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     210601488                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.373507                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.200618                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            73739537     35.01%     35.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            31082743     14.76%     49.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            65938003     31.31%     81.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            33068655     15.70%     96.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6764836      3.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                7714      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       210601488                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.372665                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               47550415                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           92389328                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     38922977                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          65297317                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             15985                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3018                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             55114592                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38057656                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1138373533                       # number of misc regfile reads
system.cpu.misc_regfile_writes                7249549                       # number of misc regfile writes
system.cpu.numCycles                        210730658                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                   83449                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                  56400                       # number of predicate regfile writes
system.cpu.timesIdled                            1793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 28152365                       # number of vector regfile reads
system.cpu.vec_regfile_writes                25686960                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   107                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       717674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1807507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1956706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       242514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3914900                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         242514                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                75201456                       # Number of BP lookups
system.cpu.branchPred.condPredicted          63674281                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5825078                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             39549433                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                39540606                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.977681                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   72561                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 49                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          144977                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             141680                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3297                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          449                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        78373521                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             310                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           5821839                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    198637261                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.111822                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.119598                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       124080927     62.47%     62.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        31363938     15.79%     78.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        16231801      8.17%     86.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         5335572      2.69%     89.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         7162985      3.61%     92.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           75164      0.04%     92.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1510128      0.76%     93.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           87492      0.04%     93.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        12789254      6.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    198637261                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            220274448                       # Number of instructions committed
system.cpu.commit.opsCommitted              220849260                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    65063939                       # Number of memory references committed
system.cpu.commit.loads                      39035658                       # Number of loads committed
system.cpu.commit.amos                            184                       # Number of atomic instructions committed
system.cpu.commit.membars                         202                       # Number of memory barriers committed
system.cpu.commit.branches                   44414475                       # Number of branches committed
system.cpu.commit.vector                     32875387                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   169338440                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 49913                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    148266108     67.13%     67.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       158064      0.07%     67.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           76      0.00%     67.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     67.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     67.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     67.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult      7225632      3.27%     70.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc        12836      0.01%     70.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     70.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc         7272      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        22135      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        41927      0.02%     70.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp        27446      0.01%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        13076      0.01%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10518      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     70.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     39035658     17.68%     88.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     26028281     11.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    220849260                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      12789254                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     73039427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         73039427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     73060239                       # number of overall hits
system.cpu.dcache.overall_hits::total        73060239                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       197679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         197679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       197707                       # number of overall misses
system.cpu.dcache.overall_misses::total        197707                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5841075863                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5841075863                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5841075863                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5841075863                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     73237106                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     73237106                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     73257946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     73257946                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29548.287188                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29548.287188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29544.102450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29544.102450                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       153033                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       136100                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8461                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3809                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.086869                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    35.731163                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches            195267                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      1953265                       # number of writebacks
system.cpu.dcache.writebacks::total           1953265                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       112822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       112822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       112822                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       112822                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        84857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        84857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        84881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      1869455                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1954336                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2545033827                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2545033827                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2545907827                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  25861097324                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28407005151                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001159                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001159                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001159                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026677                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29992.031618                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29992.031618                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29993.848176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 13833.495497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14535.374240                       # average overall mshr miss latency
system.cpu.dcache.replacements                1953265                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47088818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47088818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       116744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        116744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3735388500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3735388500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47205562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47205562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31996.406668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31996.406668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58929                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58929                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        57815                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        57815                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1955899500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1955899500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33830.312203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33830.312203                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25950597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25950597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        80917                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80917                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2105018364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2105018364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26031514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26031514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26014.537909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26014.537909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53880                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53880                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        27037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    588977828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    588977828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21784.141288                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21784.141288                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        20812                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         20812                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        20840                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        20840                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001344                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001344                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       874000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       874000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001152                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001152                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 36416.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 36416.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      1869455                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      1869455                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  25861097324                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  25861097324                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 13833.495497                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 13833.495497                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           18                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           18                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       668999                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       668999                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           30                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           30                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.600000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.600000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 37166.611111                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 37166.611111                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data           13                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total           13                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            5                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            5                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       156499                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       156499                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31299.800000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31299.800000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued       276805689                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified    281637719                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit      3895068                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull          808                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      11311589                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.459695                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75014930                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1954289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.384768                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    47.350584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   976.109111                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.046241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.953232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          847                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.827148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.172852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         148470623                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        148470623                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19630663                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              19612705                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 155450177                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              10083426                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                5824517                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             36381687                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3374                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              347212807                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              21111304                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            5676212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      395625366                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    75201456                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           39754847                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     199094508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                11655512                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  601                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            13                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2398                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 139488981                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1937                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          210601488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.882063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.015624                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 14167597      6.73%      6.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 79997489     37.99%     44.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 32941384     15.64%     60.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 83495018     39.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            210601488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.356861                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.877398                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    139484470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139484470                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139484470                       # number of overall hits
system.cpu.icache.overall_hits::total       139484470                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4499                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4499                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4499                       # number of overall misses
system.cpu.icache.overall_misses::total          4499                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164989453                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164989453                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164989453                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164989453                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139488969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139488969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139488969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139488969                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36672.472327                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36672.472327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36672.472327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36672.472327                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        47023                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               758                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.035620                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    11.833333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3236                       # number of writebacks
system.cpu.icache.writebacks::total              3236                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          750                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          750                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          750                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          750                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    139499962                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139499962                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    139499962                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139499962                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37209.912510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37209.912510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37209.912510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37209.912510                       # average overall mshr miss latency
system.cpu.icache.replacements                   3236                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139484470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139484470                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4499                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4499                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164989453                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164989453                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139488969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139488969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36672.472327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36672.472327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          750                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          750                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    139499962                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139499962                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37209.912510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37209.912510                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.379998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139488218                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3748                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          37216.707044                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.379998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.975352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278981686                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278981686                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       17085                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                16078934                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   75                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 722                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               12029375                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 3907                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   8083                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 105365328500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                5824517                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 40793210                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                13929050                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          44747                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 140968184                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               9041780                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              322429037                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              11581633                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 71940                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9055                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    574                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 133087                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           34679                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           380690147                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   793376806                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                421595708                       # Number of integer rename lookups
system.cpu.rename.vecLookups                 42607425                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                65622                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             260625723                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                120064424                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    2922                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 185                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18811522                       # count of insts added to the skid buffer
system.cpu.rob.reads                        485045061                       # The number of ROB reads
system.cpu.rob.writes                       610409887                       # The number of ROB writes
system.cpu.thread_0.numInsts                220267524                       # Number of Instructions committed
system.cpu.thread_0.numOps                  220842336                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                55320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      1643913                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1700624                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1391                       # number of overall hits
system.l2.overall_hits::.cpu.data               55320                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      1643913                       # number of overall hits
system.l2.overall_hits::total                 1700624                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2358                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              29472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       225542                       # number of demand (read+write) misses
system.l2.demand_misses::total                 257372                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2358                       # number of overall misses
system.l2.overall_misses::.cpu.data             29472                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       225542                       # number of overall misses
system.l2.overall_misses::total                257372                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    126404500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1874761999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  12352009452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14353175951                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    126404500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1874761999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  12352009452                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14353175951                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            84792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      1869455                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1957996                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           84792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      1869455                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1957996                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.628968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.347580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.120646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.131447                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.628968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.347580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.120646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.131447                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53606.658185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 63611.631345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 54765.894831                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55768.210804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53606.658185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 63611.631345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 54765.894831                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55768.210804                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    459845                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              271277                       # number of writebacks
system.l2.writebacks::total                    271277                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher        21478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               21506                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher        21478                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              21506                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         29444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       204064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            235866                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        29444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       204064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       707623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           943489                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    112262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1697432499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  10465376413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12275071412                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    112262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1697432499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  10465376413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  20626780429                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32901851841                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.628968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.347250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.109157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.120463                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.628968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.347250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.109157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.481865                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47609.202714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 57649.521091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51284.775428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 52042.564049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47609.202714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 57649.521091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51284.775428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 29149.392302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 34872.533587                       # average overall mshr miss latency
system.l2.replacements                         669769                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1505049                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1505049                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1505049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1505049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       451448                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           451448                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       451448                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       451448                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       707623                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         707623                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  20626780429                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  20626780429                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 29149.392302                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 29149.392302                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data      1025500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1025500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 20928.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20928.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       731500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       731500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 14928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14928.571429                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             22095                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher           30                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22125                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5093                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5094                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    332935500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.dcache.prefetcher        57000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     332992500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         27188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher           31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.187325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu.dcache.prefetcher     0.032258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.187149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 65371.195759                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.dcache.prefetcher        57000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65369.552415                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         5091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    302348500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.dcache.prefetcher        51000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    302399500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.187252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.032258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.187075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59388.823414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        51000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59387.175962                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    126404500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126404500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.628968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.628968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53606.658185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53606.658185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    112262500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112262500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.628968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.628968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47609.202714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47609.202714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         33225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      1643883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1677108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       225541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          249920                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1541826499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  12351952452                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13893778951                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        57604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      1869424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1927028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.423217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.120647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.129692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 63244.041962                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 54765.884926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 55592.905534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           26                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher        21478                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21504                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       204063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       228416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1395083999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  10465325413                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11860409412                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.422766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.109158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.118533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57285.919558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51284.776824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51924.599905                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                37                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               5                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data       107000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       107000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data           42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.119048                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.119048                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data        21400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        21400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.047619                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19750                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 6686000                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             7082618                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               315683                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                873                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1156910                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31342.902442                       # Cycle average of tags in use
system.l2.tags.total_refs                     4124971                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2424155                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.701612                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   25865.549582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  5477.352860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.789354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.167156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.956509                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         30036                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         8263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        19129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         2199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.916626                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.068207                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33740827                       # Number of tag accesses
system.l2.tags.data_accesses                 33740827                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         150912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1884736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     13226432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     29766976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45029056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       150912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        150912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17361728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17361728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           29449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       206663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       465109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              703579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       271277                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             271277                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1432274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          17887630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    125529263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    282512060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             427361226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1432274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1432274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164776481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164776481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164776481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1432274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         17887630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    125529263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    282512060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            592137707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             698486                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       271277                       # Transaction distribution
system.membus.trans_dist::CleanEvict           398490                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               49                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5092                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5092                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         698487                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2076975                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2076975                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     62390720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                62390720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1089887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1089887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1089887                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          3335103439                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3517890000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1930776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1776326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       451452                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          398492                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1297047                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              49                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             49                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27219                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27219                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3749                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1927028                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           42                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           42                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10733                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5861992                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5872725                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       446976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    250084032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              250531008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1966867                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17364992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3925059                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061787                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.240768                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3682541     93.82%     93.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 242518      6.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3925059                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 105365328500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4689296230                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5634475                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2931416000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            76948                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
