Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: Alu_final.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Alu_final.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Alu_final"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : Alu_final
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Alu_ctrl.v" in library work
Compiling verilog file "ALU.v" in library work
Module <Alu_ctrl> compiled
Compiling verilog file "Alu_final.v" in library work
Module <ALU> compiled
Module <Alu_final> compiled
No errors in compilation
Analysis of file <"Alu_final.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Alu_final> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <Alu_ctrl> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Alu_final>.
Module <Alu_final> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <Alu_ctrl> in library <work>.
Module <Alu_ctrl> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 32-bit addsub for signal <result$addsub0000>.
    Found 32-bit comparator less for signal <result$cmp_lt0000> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <Alu_ctrl>.
    Related source file is "Alu_ctrl.v".
WARNING:Xst:737 - Found 4-bit latch for signal <ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit 3-to-1 multiplexer for signal <ctrl$mux0000>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Alu_ctrl> synthesized.


Synthesizing Unit <Alu_final>.
    Related source file is "Alu_final.v".
WARNING:Xst:646 - Signal <control<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Alu_final> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ctrl_3> (without init value) has a constant value of 0 in block <Alu_ctrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Alu_final> ...

Optimizing unit <ALU> ...

Optimizing unit <Alu_ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Alu_final, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Alu_final.ngr
Top Level Output File Name         : Alu_final
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 105

Cell Usage :
# BELS                             : 287
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 64
#      LUT3                        : 34
#      LUT4                        : 47
#      MUXCY                       : 71
#      MUXF5                       : 36
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 3
#      LD                          : 3
# IO Buffers                       : 105
#      IBUF                        : 72
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       73  out of    768     9%  
 Number of Slice Flip Flops:              3  out of   1536     0%  
 Number of 4 input LUTs:                146  out of   1536     9%  
 Number of IOs:                         105
 Number of bonded IOBs:                 105  out of    124    84%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
C2/ctrl_not0001(C2/ctrl_not000161_f5:O)| NONE(*)(C2/ctrl_2)     | 3     |
---------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 2.900ns
   Maximum output required time after clock: 17.587ns
   Maximum combinational path delay: 14.668ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C2/ctrl_not0001'
  Total number of paths / destination ports: 24 / 3
-------------------------------------------------------------------------
Offset:              2.900ns (Levels of Logic = 3)
  Source:            Alu_op<1> (PAD)
  Destination:       C2/ctrl_2 (LATCH)
  Destination Clock: C2/ctrl_not0001 falling

  Data Path: Alu_op<1> to C2/ctrl_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.715   1.216  Alu_op_1_IBUF (Alu_op_1_IBUF)
     LUT3:I0->O            1   0.479   0.000  C2/Mmux_ctrl_mux000022 (C2/Mmux_ctrl_mux000021)
     MUXF5:I0->O           1   0.314   0.000  C2/Mmux_ctrl_mux00002_f5 (C2/ctrl_mux0000<1>)
     LD:D                      0.176          C2/ctrl_1
    ----------------------------------------
    Total                      2.900ns (1.684ns logic, 1.216ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C2/ctrl_not0001'
  Total number of paths / destination ports: 3618 / 33
-------------------------------------------------------------------------
Offset:              17.587ns (Levels of Logic = 39)
  Source:            C2/ctrl_0 (LATCH)
  Destination:       zero (PAD)
  Source Clock:      C2/ctrl_not0001 falling

  Data Path: C2/ctrl_0 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              65   0.551   2.031  C2/ctrl_0 (C2/ctrl_0)
     LUT3:I0->O           33   0.479   1.639  A1/result_mux00002 (A1/result_mux0000)
     LUT3:I2->O            1   0.479   0.000  A1/Maddsub_result_addsub0000_lut<0> (A1/Maddsub_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  A1/Maddsub_result_addsub0000_cy<0> (A1/Maddsub_result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<1> (A1/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<2> (A1/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<3> (A1/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<4> (A1/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<5> (A1/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<6> (A1/Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<7> (A1/Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<8> (A1/Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<9> (A1/Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<10> (A1/Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<11> (A1/Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<12> (A1/Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<13> (A1/Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<14> (A1/Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<15> (A1/Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<16> (A1/Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<17> (A1/Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<18> (A1/Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<19> (A1/Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<20> (A1/Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<21> (A1/Maddsub_result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<22> (A1/Maddsub_result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<23> (A1/Maddsub_result_addsub0000_cy<23>)
     XORCY:CI->O           1   0.786   0.976  A1/Maddsub_result_addsub0000_xor<24> (A1/result_addsub0000<24>)
     LUT2:I0->O            1   0.479   0.000  A1/result<24>1 (A1/result<24>)
     MUXF5:I1->O           2   0.314   1.040  A1/result<24>_f5 (result_24_OBUF)
     LUT4:I0->O            1   0.479   0.000  A1/zero_wg_lut<0> (A1/zero_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  A1/zero_wg_cy<0> (A1/zero_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<1> (A1/zero_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<2> (A1/zero_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<3> (A1/zero_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<4> (A1/zero_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<5> (A1/zero_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<6> (A1/zero_wg_cy<6>)
     MUXCY:CI->O           1   0.265   0.681  A1/zero_wg_cy<7> (zero_OBUF)
     OBUF:I->O                 4.909          zero_OBUF (zero)
    ----------------------------------------
    Total                     17.587ns (11.220ns logic, 6.367ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3424 / 33
-------------------------------------------------------------------------
Delay:               14.668ns (Levels of Logic = 39)
  Source:            a<0> (PAD)
  Destination:       zero (PAD)

  Data Path: a<0> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   1.066  a_0_IBUF (a_0_IBUF)
     LUT3:I0->O            1   0.479   0.000  A1/Maddsub_result_addsub0000_lut<0> (A1/Maddsub_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  A1/Maddsub_result_addsub0000_cy<0> (A1/Maddsub_result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<1> (A1/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<2> (A1/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<3> (A1/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<4> (A1/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<5> (A1/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<6> (A1/Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<7> (A1/Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<8> (A1/Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<9> (A1/Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<10> (A1/Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<11> (A1/Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<12> (A1/Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<13> (A1/Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<14> (A1/Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<15> (A1/Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<16> (A1/Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<17> (A1/Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<18> (A1/Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<19> (A1/Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<20> (A1/Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<21> (A1/Maddsub_result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<22> (A1/Maddsub_result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  A1/Maddsub_result_addsub0000_cy<23> (A1/Maddsub_result_addsub0000_cy<23>)
     XORCY:CI->O           1   0.786   0.976  A1/Maddsub_result_addsub0000_xor<24> (A1/result_addsub0000<24>)
     LUT2:I0->O            1   0.479   0.000  A1/result<24>1 (A1/result<24>)
     MUXF5:I1->O           2   0.314   1.040  A1/result<24>_f5 (result_24_OBUF)
     LUT4:I0->O            1   0.479   0.000  A1/zero_wg_lut<0> (A1/zero_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  A1/zero_wg_cy<0> (A1/zero_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<1> (A1/zero_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<2> (A1/zero_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<3> (A1/zero_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<4> (A1/zero_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<5> (A1/zero_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  A1/zero_wg_cy<6> (A1/zero_wg_cy<6>)
     MUXCY:CI->O           1   0.265   0.681  A1/zero_wg_cy<7> (zero_OBUF)
     OBUF:I->O                 4.909          zero_OBUF (zero)
    ----------------------------------------
    Total                     14.668ns (10.905ns logic, 3.763ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.24 secs
 
--> 

Total memory usage is 292368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

