Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Oct  3 00:33:28 2025
| Host         : debian-vm running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_utilization -hierarchical -hierarchical_depth 3 -file build/util_hier.rpt
| Design       : tp_lvl
| Device       : xc7s25csga324-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------+----------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|        Instance       |                 Module                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------+----------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| tp_lvl                |                                  (top) |       8129 |       8033 |      96 |    0 | 6611 |     19 |      0 |          0 |
|   (tp_lvl)            |                                  (top) |        297 |        297 |       0 |    0 |    0 |      0 |      0 |          0 |
|   adapter             |               bulk_read_to_axi_adapter |        779 |        779 |       0 |    0 |  550 |      0 |      0 |          0 |
|   data_cache          | memory_with_bram_cache__parameterized0 |       1641 |       1641 |       0 |    0 | 1312 |      9 |      0 |          0 |
|   decode_stage        |                     instruction_decode |       1676 |       1676 |       0 |    0 |  219 |      0 |      0 |          0 |
|   execute_stage       |                                execute |       1384 |       1384 |       0 |    0 |  142 |      0 |      0 |          0 |
|   fetch_stage         |                      instruction_fetch |         99 |         99 |       0 |    0 |  162 |      0 |      0 |          0 |
|   if_cache            |                 memory_with_bram_cache |        561 |        561 |       0 |    0 |  644 |      9 |      0 |          0 |
|   if_data_multiplexer |                  bulk_read_multiplexer |        535 |        535 |       0 |    0 |  525 |      0 |      0 |          0 |
|   main_memory         |                          bram_over_axi |         35 |         35 |       0 |    0 |   21 |      1 |      0 |          0 |
|   memory_controller   |                      memory_controller |        143 |        143 |       0 |    0 |    4 |      0 |      0 |          0 |
|   memory_stage        |                               memoryrw |        303 |        303 |       0 |    0 |  138 |      0 |      0 |          0 |
|   register_table      |                              registers |        159 |        159 |       0 |    0 | 2048 |      0 |      0 |          0 |
|   tt_adapter          |                          ttbit_adapter |         16 |         16 |       0 |    0 |    1 |      0 |      0 |          0 |
|   uart                |                     uart_over_axi4lite |        435 |        339 |      96 |    0 |  652 |      0 |      0 |          0 |
|   writeback           |                        writeback_stage |         66 |         66 |       0 |    0 |  193 |      0 |      0 |          0 |
+-----------------------+----------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


