/** ==================================================================
 *  @file   baseaddress.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/
/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   ATTILA_TB
 *
 *  @Filename:    baseaddress.h
 *
 *  @Description: Generic header for DUCATI_CORTEXM3_SYS view of the ATTILA_TB
 *
 *  Generated by: Socrates CRED generator 
 *
    *//* ====================================================================== */

#ifndef __BASEADDRESS_H
#define __BASEADDRESS_H

#ifdef __cplusplus
extern "C" {
#endif
    // #include "BASEADDRMAN.h"

    /* =============================================================================
     * EXPORTED DEFINITIONS
     * ============================================================================= */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CRED_BASE_OFFSET
 *
 * @BRIEF        Base address offset
 *
 * @DESCRIPTION  Base address offset enabling address shift when defining 
 *               non-zero value. Defaulted to 0x0 here.
 *
    *//*------------------------------------------------------------------------ */
#ifndef CRED_BASE_OFFSET
#define CRED_BASE_OFFSET     0x0ul
#endif

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CRED_NUM_INSTANCES
 *
 * @BRIEF        Number of instances.
 *
 * @DESCRIPTION  total number of ATTILA_TB component instances.
 *
    *//*------------------------------------------------------------------------ */
#define CRED_NUM_INSTANCES          449

    /* 
     * This section contains definition of macros symbols in order to avoid
     * possible re-definition of the index enum CRED_index_t in SW components.
     */
#define TEST_BENCH                          TEST_BENCH
#define CM3_NVIC_CPU1                       CM3_NVIC_CPU1
#define ICECRUSCHER_CPU1                    ICECRUSCHER_CPU1
#define RW_TABLE_CPU1                       RW_TABLE_CPU1
#define DEBUG_ROM_CPU1                      DEBUG_ROM_CPU1
#define UNICACHE_CFG                        UNICACHE_CFG
#define UNICACHE_CTM                        UNICACHE_CTM
#define UNICACHE_MMU                        UNICACHE_MMU
#define WUGEN_LOCAL_PRCM                    WUGEN_LOCAL_PRCM
#define L2_MMU                              L2_MMU
#define L3_NOC_ATTILA_CONFIG_REGISTERS      L3_NOC_ATTILA_CONFIG_REGISTERS
#define ATTILA_L4PER_AP                     ATTILA_L4PER_AP
#define ATTILA_L4PER_LA                     ATTILA_L4PER_LA
#define ATTILA_L4PER_IA_IP0                 ATTILA_L4PER_IA_IP0
#define ATTILA_L4PER_IA_IP1                 ATTILA_L4PER_IA_IP1
#define ATTILA_L4PER_IA_IP2                 ATTILA_L4PER_IA_IP2
#define ATTILA_L4PER_IA_IP3                 ATTILA_L4PER_IA_IP3
#define UART3                               UART3
#define ATTILA_L4PER_TA_UART3               ATTILA_L4PER_TA_UART3
#define DMTIMER_DMC1MS2                     DMTIMER_DMC1MS2
#define ATTILA_L4PER_TA_GPT2                ATTILA_L4PER_TA_GPT2
#define DMTIMER3                            DMTIMER3
#define ATTILA_L4PER_TA_GPT3                ATTILA_L4PER_TA_GPT3
#define DMTIMER4                            DMTIMER4
#define ATTILA_L4PER_TA_GPT4                ATTILA_L4PER_TA_GPT4
#define DMTIMER9                            DMTIMER9
#define ATTILA_L4PER_TA_GPT9                ATTILA_L4PER_TA_GPT9
#define DSS_SS_FROM_L4_PER__DSS_FAMILY      DSS_SS_FROM_L4_PER__DSS_FAMILY
#define DSS_SS_FROM_L4_PER__DISPC           DSS_SS_FROM_L4_PER__DISPC
#define DSS_SS_FROM_L4_PER__RFBI            DSS_SS_FROM_L4_PER__RFBI
#define DSS_SS_FROM_L4_PER__VENC            DSS_SS_FROM_L4_PER__VENC
#define DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1 DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1
#define DSS_SS_FROM_L4_PER__DSI_PHY1        DSS_SS_FROM_L4_PER__DSI_PHY1
#define DSS_SS_FROM_L4_PER__PLLCTRL1        DSS_SS_FROM_L4_PER__PLLCTRL1
#define DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2 DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2
#define DSS_SS_FROM_L4_PER__DSI_PHY2        DSS_SS_FROM_L4_PER__DSI_PHY2
#define DSS_SS_FROM_L4_PER__PLLCTRL2        DSS_SS_FROM_L4_PER__PLLCTRL2
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_WP   DSS_SS_FROM_L4_PER__HDMI__HDMI_WP
#define DSS_SS_FROM_L4_PER__HDMI__PLLCTRL   DSS_SS_FROM_L4_PER__HDMI__PLLCTRL
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY  DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC
#define DSS_SS_FROM_L4_PER__DESHDCP         DSS_SS_FROM_L4_PER__DESHDCP
#define ATTILA_L4PER_TA_DSS                 ATTILA_L4PER_TA_DSS
#define GPIO2                               GPIO2
#define ATTILA_L4PER_TA_GPIO2               ATTILA_L4PER_TA_GPIO2
#define GPIO3                               GPIO3
#define ATTILA_L4PER_TA_GPIO3               ATTILA_L4PER_TA_GPIO3
#define GPIO4                               GPIO4
#define ATTILA_L4PER_TA_GPIO4               ATTILA_L4PER_TA_GPIO4
#define GPIO5                               GPIO5
#define ATTILA_L4PER_TA_GPIO5               ATTILA_L4PER_TA_GPIO5
#define GPIO6                               GPIO6
#define ATTILA_L4PER_TA_GPIO6               ATTILA_L4PER_TA_GPIO6
#define MSHSI2COCP3                         MSHSI2COCP3
#define ATTILA_L4PER_TA_I2C3                ATTILA_L4PER_TA_I2C3
#define UART1                               UART1
#define ATTILA_L4PER_TA_UART1               ATTILA_L4PER_TA_UART1
#define UART2                               UART2
#define ATTILA_L4PER_TA_UART2               ATTILA_L4PER_TA_UART2
#define UART4                               UART4
#define ATTILA_L4PER_TA_UART4               ATTILA_L4PER_TA_UART4
#define MSHSI2COCP1                         MSHSI2COCP1
#define ATTILA_L4PER_TA_I2C1                ATTILA_L4PER_TA_I2C1
#define MSHSI2COCP2                         MSHSI2COCP2
#define ATTILA_L4PER_TA_I2C2                ATTILA_L4PER_TA_I2C2
#define SLIMBUS2                            SLIMBUS2
#define ATTILA_L4PER_TA_SLIMBUS2            ATTILA_L4PER_TA_SLIMBUS2
#define ELM                                 ELM
#define ATTILA_L4PER_TA_ELM                 ATTILA_L4PER_TA_ELM
#define DMTIMER_DMC1MS10                    DMTIMER_DMC1MS10
#define ATTILA_L4PER_TA_GPT10               ATTILA_L4PER_TA_GPT10
#define DMTIMER11                           DMTIMER11
#define ATTILA_L4PER_TA_GPT11               ATTILA_L4PER_TA_GPT11
#define RNGEIP75T                           RNGEIP75T
#define ATTILA_L4PER_TA_RNG                 ATTILA_L4PER_TA_RNG
#define MCBSPLP4                            MCBSPLP4
#define ATTILA_L4PER_TA_MCBSP4              ATTILA_L4PER_TA_MCBSP4
#define MCSPI1                              MCSPI1
#define ATTILA_L4PER_TA_MCSPI1              ATTILA_L4PER_TA_MCSPI1
#define MCSPI2                              MCSPI2
#define ATTILA_L4PER_TA_MCSPI2              ATTILA_L4PER_TA_MCSPI2
#define MMCHS1                              MMCHS1
#define ATTILA_L4PER_TA_HSMMC1              ATTILA_L4PER_TA_HSMMC1
#define MS_PRO_HG                           MS_PRO_HG
#define ATTILA_L4PER_TA_MSPROHG             ATTILA_L4PER_TA_MSPROHG
#define CRYPTO_DMA                          CRYPTO_DMA
#define ATTILA_L4PER_TA_CRYPTODMA           ATTILA_L4PER_TA_CRYPTODMA
#define DESEIP16T                           DESEIP16T
#define ATTILA_L4PER_TA_DES3DES1            ATTILA_L4PER_TA_DES3DES1
#define PKAEIP29T                           PKAEIP29T
#define ATTILA_L4PER_TA_FPKA                ATTILA_L4PER_TA_FPKA
#define MMC_SD3                             MMC_SD3
#define ATTILA_L4PER_TA_HSMMC3              ATTILA_L4PER_TA_HSMMC3
#define ATTILA_L4PER_TA_MGATE               ATTILA_L4PER_TA_MGATE
#define HDQW                                HDQW
#define ATTILA_L4PER_TA_HDQ1W               ATTILA_L4PER_TA_HDQ1W
#define MMCHS2                              MMCHS2
#define ATTILA_L4PER_TA_HSMMC2              ATTILA_L4PER_TA_HSMMC2
#define MMCHS6                              MMCHS6
#define ATTILA_L4PER_TA_HSMMC6              ATTILA_L4PER_TA_HSMMC6
#define MCSPI3                              MCSPI3
#define ATTILA_L4PER_TA_MCSPI3              ATTILA_L4PER_TA_MCSPI3
#define MCSPI4                              MCSPI4
#define ATTILA_L4PER_TA_MCSPI4              ATTILA_L4PER_TA_MCSPI4
#define MMC_SD4                             MMC_SD4
#define ATTILA_L4PER_TA_HSMMC4              ATTILA_L4PER_TA_HSMMC4
#define MMC_SD5                             MMC_SD5
#define ATTILA_L4PER_TA_HSMMC5              ATTILA_L4PER_TA_HSMMC5
#define MSHSI2COCP4                         MSHSI2COCP4
#define ATTILA_L4PER_TA_I2C4                ATTILA_L4PER_TA_I2C4
#define MCASP2                              MCASP2
#define ATTILA_L4PER_TA_MCASP2_CFG          ATTILA_L4PER_TA_MCASP2_CFG
#define ATTILA_L4PER_TA_MCASP2_DMA          ATTILA_L4PER_TA_MCASP2_DMA
#define MCASP3                              MCASP3
#define ATTILA_L4PER_TA_MCASP3_CFG          ATTILA_L4PER_TA_MCASP3_CFG
#define ATTILA_L4PER_TA_MCASP3_DMA          ATTILA_L4PER_TA_MCASP3_DMA
#define ATTILA_L4PER_TA_ADC                 ATTILA_L4PER_TA_ADC
#define ATTILA_L4PER_TA_HECC1               ATTILA_L4PER_TA_HECC1
#define ATTILA_L4PER_TA_HECC2               ATTILA_L4PER_TA_HECC2
#define ABESS_L4_LA                         ABESS_L4_LA
#define ABESS_L4_IA_IP0                     ABESS_L4_IA_IP0
#define ABESS_L4_IA_IP1                     ABESS_L4_IA_IP1
#define ABESS_L4_IA_IP2                     ABESS_L4_IA_IP2
#define ABESS_L4_IA_IP3                     ABESS_L4_IA_IP3
#define ABESS_L4_AP                         ABESS_L4_AP
#define ABESS_L4_TA_GPTIMER5                ABESS_L4_TA_GPTIMER5
#define ABESS_L4_TA_GPTIMER6                ABESS_L4_TA_GPTIMER6
#define ABESS_L4_TA_GPTIMER7                ABESS_L4_TA_GPTIMER7
#define ABESS_L4_TA_GPTIMER8                ABESS_L4_TA_GPTIMER8
#define ABESS_L4_TA_MCASP1_CFG              ABESS_L4_TA_MCASP1_CFG
#define ABESS_L4_TA_MCASP1_DMA              ABESS_L4_TA_MCASP1_DMA
#define ABESS_L4_TA_MCBSPLP1                ABESS_L4_TA_MCBSPLP1
#define ABESS_L4_TA_MCBSPLP2                ABESS_L4_TA_MCBSPLP2
#define ABESS_L4_TA_MCBSPLP3                ABESS_L4_TA_MCBSPLP3
#define ABESS_L4_TA_MCPDM                   ABESS_L4_TA_MCPDM
#define ABESS_L4_TA_SLIMBUS1                ABESS_L4_TA_SLIMBUS1
#define ABESS_L4_TA_WDT3                    ABESS_L4_TA_WDT3
#define ABESS_L4_TA_DMIC                    ABESS_L4_TA_DMIC
#define ABESS_L4_TA_AESS_TARG               ABESS_L4_TA_AESS_TARG
#define MCBSPLP1                            MCBSPLP1
#define MCBSPLP2                            MCBSPLP2
#define MCBSPLP3                            MCBSPLP3
#define MCASP_CFG                           MCASP_CFG
#define MCASP_DMA                           MCASP_DMA
#define SLIMBUS1                            SLIMBUS1
#define DMIC                                DMIC
#define WATCHDOGOCP2                        WATCHDOGOCP2
#define MCPDM                               MCPDM
#define DMTIMER5                            DMTIMER5
#define DMTIMER6                            DMTIMER6
#define DMTIMER7                            DMTIMER7
#define DMTIMER8                            DMTIMER8
#define AESS                                AESS
#define ATTILA_L4CFG_AP                     ATTILA_L4CFG_AP
#define ATTILA_L4CFG_LA                     ATTILA_L4CFG_LA
#define ATTILA_L4CFG_IA_IP0                 ATTILA_L4CFG_IA_IP0
#define ATTILA_CONTROL_CORE                 ATTILA_CONTROL_CORE
#define ATTILA_L4CFG_TA_ATTILA_CORE_CTRL    ATTILA_L4CFG_TA_ATTILA_CORE_CTRL
#define OCP_SOCKET_CM1                      OCP_SOCKET_CM1
#define CKGEN_CM1                           CKGEN_CM1
#define MPU_CM1                             MPU_CM1
#define TESLA_CM1                           TESLA_CM1
#define ABE_CM1                             ABE_CM1
#define RESTORE_CM1                         RESTORE_CM1
#define INSTR_CM1                           INSTR_CM1
#define ATTILA_L4CFG_TA_CM1                 ATTILA_L4CFG_TA_CM1
#define OCP_SOCKET_CM2                      OCP_SOCKET_CM2
#define CKGEN_CM2                           CKGEN_CM2
#define ALWAYS_ON_CM2                       ALWAYS_ON_CM2
#define CORE_CM2                            CORE_CM2
#define IVAHD_CM2                           IVAHD_CM2
#define CAM_CM2                             CAM_CM2
#define DSS_CM2                             DSS_CM2
#define GFX_CM2                             GFX_CM2
#define L3INIT_CM2                          L3INIT_CM2
#define L4PER_CM2                           L4PER_CM2
#define CEFUSE_CM2                          CEFUSE_CM2
#define RESTORE_CM2                         RESTORE_CM2
#define INSTR_CM2                           INSTR_CM2
#define ATTILA_L4CFG_TA_CM2                 ATTILA_L4CFG_TA_CM2
#define SYSTEM_DMA                          SYSTEM_DMA
#define ATTILA_L4CFG_TA_SDMA                ATTILA_L4CFG_TA_SDMA
#define SYSTEM_32                           SYSTEM_32
#define DTE_CHANNELS                        DTE_CHANNELS
#define HSI_32                              HSI_32
#define ATTILA_L4CFG_TA_HSI                 ATTILA_L4CFG_TA_HSI
#define ATTILA_L4CFG_TA_SAR_ROM             ATTILA_L4CFG_TA_SAR_ROM
#define USBTLLHS_CONFIG                     USBTLLHS_CONFIG
#define USBTLLHS_ULPI                       USBTLLHS_ULPI
#define ATTILA_L4CFG_TA_USBTLL              ATTILA_L4CFG_TA_USBTLL
#define UHH_CONFIG                          UHH_CONFIG
#define OHCI                                OHCI
#define EHCI                                EHCI
#define ATTILA_L4CFG_TA_USBHOSTHS           ATTILA_L4CFG_TA_USBHOSTHS
#define TESLASS_MMU                         TESLASS_MMU
#define ATTILA_L4CFG_TA_TESLA               ATTILA_L4CFG_TA_TESLA
#define UNIPRO_REG                          UNIPRO_REG
#define TX_PHY                              TX_PHY
#define RX_PHY                              RX_PHY
#define UNIPRO_RMM                          UNIPRO_RMM
#define ATTILA_L4CFG_TA_UNIPRO1             ATTILA_L4CFG_TA_UNIPRO1
#define ATTILA_L4CFG_TA_TPPSS_CFG           ATTILA_L4CFG_TA_TPPSS_CFG
#define USBFSHOST                           USBFSHOST
#define ATTILA_L4CFG_TA_USBFS               ATTILA_L4CFG_TA_USBFS
#define USB_OTGHS                           USB_OTGHS
#define ATTILA_L4CFG_TA_USBOTGHS            ATTILA_L4CFG_TA_USBOTGHS
#define USBPHY                              USBPHY
#define ATTILA_L4CFG_TA_USBPHY              ATTILA_L4CFG_TA_USBPHY
#define ICR_MPU_PORTA                       ICR_MPU_PORTA
#define ATTILA_L4CFG_TA_MODEMICRA           ATTILA_L4CFG_TA_MODEMICRA
#define D2D_INTERRUPT_INTH                  D2D_INTERRUPT_INTH
#define ATTILA_L4CFG_TA_MODEMINTC           ATTILA_L4CFG_TA_MODEMINTC
#define ICR_MPU_PORTB                       ICR_MPU_PORTB
#define ATTILA_L4CFG_TA_MODEMICRB           ATTILA_L4CFG_TA_MODEMICRB
#define SMARTREFLEX_MPU                     SMARTREFLEX_MPU
#define ATTILA_L4CFG_TA_SR1                 ATTILA_L4CFG_TA_SR1
#define SMARTREFLEX_IVA                     SMARTREFLEX_IVA
#define ATTILA_L4CFG_TA_SR2                 ATTILA_L4CFG_TA_SR2
#define SMARTREFLEX_CORE                    SMARTREFLEX_CORE
#define ATTILA_L4CFG_TA_SR3                 ATTILA_L4CFG_TA_SR3
#define CPFROM                              CPFROM
#define ATTILA_L4CFG_TA_CUSTEFUSECTRL       ATTILA_L4CFG_TA_CUSTEFUSECTRL
#define EMAC_RMII                           EMAC_RMII
#define ATTILA_L4CFG_TA_EMAC                ATTILA_L4CFG_TA_EMAC
#define DEI_SS                              DEI_SS
#define ATTILA_L4CFG_TA_DEISS               ATTILA_L4CFG_TA_DEISS
#define SATA                                SATA
#define ATTILA_L4CFG_TA_SATA                ATTILA_L4CFG_TA_SATA
#define MLB                                 MLB
#define ATTILA_L4CFG_TA_MAILBOX             ATTILA_L4CFG_TA_MAILBOX
#define SPINLOCK                            SPINLOCK
#define ATTILA_L4CFG_TA_SPINLOCK            ATTILA_L4CFG_TA_SPINLOCK
#define DEVICE_CORE_CONTROL_MODULE          DEVICE_CORE_CONTROL_MODULE
#define ATTILA_L4CFG_TA_DEVICE_CORE_CTRL    ATTILA_L4CFG_TA_DEVICE_CORE_CTRL
#define OCP_WP_CORE                         OCP_WP_CORE
#define ATTILA_L4CFG_TA_OCPWPSHARED         ATTILA_L4CFG_TA_OCPWPSHARED
#define ATTILA_L4CFG_TA_IEEE1500OCP         ATTILA_L4CFG_TA_IEEE1500OCP
#define FDIF                                FDIF
#define ATTILA_L4CFG_TA_FACEDETECT          ATTILA_L4CFG_TA_FACEDETECT
#define SECURITYCORE_OCP_FW_SAD2D_ATTILA    SECURITYCORE_OCP_FW_SAD2D_ATTILA
#define ATTILA_L4CFG_TA_SAD2DFW             ATTILA_L4CFG_TA_SAD2DFW
#define SECURITYCORE_C2C_TARG               SECURITYCORE_C2C_TARG
#define ATTILA_L4CFG_TA_MODEMFW             ATTILA_L4CFG_TA_MODEMFW
#define ATTILA_L4CFG_TA_EXPTFW              ATTILA_L4CFG_TA_EXPTFW
#define SECURITYCORE_OCP_FW_EMIF_ATTILA     SECURITYCORE_OCP_FW_EMIF_ATTILA
#define ATTILA_L4CFG_TA_EMIFFW              ATTILA_L4CFG_TA_EMIFFW
#define SECURITYCORE_GPMC                   SECURITYCORE_GPMC
#define ATTILA_L4CFG_TA_GPMCFW              ATTILA_L4CFG_TA_GPMCFW
#define SECURITYCORE_OCMRAM                 SECURITYCORE_OCMRAM
#define ATTILA_L4CFG_TA_OCMCRAMFW           ATTILA_L4CFG_TA_OCMCRAMFW
#define SECURITYCORE_SGX                    SECURITYCORE_SGX
#define ATTILA_L4CFG_TA_SGXFW               ATTILA_L4CFG_TA_SGXFW
#define SECURITYCORE_ISS                    SECURITYCORE_ISS
#define ATTILA_L4CFG_TA_ISSFW               ATTILA_L4CFG_TA_ISSFW
#define SECURITYCORE_DUCATI                 SECURITYCORE_DUCATI
#define ATTILA_L4CFG_TA_DUCATIFW            ATTILA_L4CFG_TA_DUCATIFW
#define SECURITYCORE_DSS                    SECURITYCORE_DSS
#define ATTILA_L4CFG_TA_DSSFW               ATTILA_L4CFG_TA_DSSFW
#define SECURITYCORE_SL2                    SECURITYCORE_SL2
#define ATTILA_L4CFG_TA_SL2FW               ATTILA_L4CFG_TA_SL2FW
#define SECURITYCORE_IVAHD                  SECURITYCORE_IVAHD
#define ATTILA_L4CFG_TA_IVAHDFW             ATTILA_L4CFG_TA_IVAHDFW
#define SECURITYCORE_EMUSS                  SECURITYCORE_EMUSS
#define ATTILA_L4CFG_TA_EMUSSFW             ATTILA_L4CFG_TA_EMUSSFW
#define SECURITYCORE_ABE                    SECURITYCORE_ABE
#define ATTILA_L4CFG_TA_ABEFW               ATTILA_L4CFG_TA_ABEFW
#define SECURITYCORE_CRYPTO                 SECURITYCORE_CRYPTO
#define ATTILA_L4CFG_TA_CRYPTOFW            ATTILA_L4CFG_TA_CRYPTOFW
#define ATTILA_L4WKUP_AP                    ATTILA_L4WKUP_AP
#define ATTILA_L4WKUP_LA                    ATTILA_L4WKUP_LA
#define ATTILA_L4WKUP_IA_IP0                ATTILA_L4WKUP_IA_IP0
#define SYNCTIMER32K                        SYNCTIMER32K
#define ATTILA_L4WKUP_TA_SYNCTIMER32K       ATTILA_L4WKUP_TA_SYNCTIMER32K
#define OCP_SOCKET_PRM                      OCP_SOCKET_PRM
#define CKGEN_PRM                           CKGEN_PRM
#define MPU_PRM                             MPU_PRM
#define TESLA_PRM                           TESLA_PRM
#define ABE_PRM                             ABE_PRM
#define ALWAYS_ON_PRM                       ALWAYS_ON_PRM
#define CORE_PRM                            CORE_PRM
#define IVAHD_PRM                           IVAHD_PRM
#define CAM_PRM                             CAM_PRM
#define DSS_PRM                             DSS_PRM
#define GFX_PRM                             GFX_PRM
#define L3INIT_PRM                          L3INIT_PRM
#define L4PER_PRM                           L4PER_PRM
#define CEFUSE_PRM                          CEFUSE_PRM
#define WKUP_PRM                            WKUP_PRM
#define WKUP_CM                             WKUP_CM
#define EMU_PRM                             EMU_PRM
#define EMU_CM                              EMU_CM
#define DEVICE_PRM                          DEVICE_PRM
#define INSTR_PRM                           INSTR_PRM
#define ATTILA_L4WKUP_TA_PRM                ATTILA_L4WKUP_TA_PRM
#define SCRM                                SCRM
#define ATTILA_L4WKUP_TA_SCRM               ATTILA_L4WKUP_TA_SCRM
#define ATTILA_CONTROL_WKUP                 ATTILA_CONTROL_WKUP
#define ATTILA_L4WKUP_TA_ATTILA_WKUP_CTRL   ATTILA_L4WKUP_TA_ATTILA_WKUP_CTRL
#define GPIO1                               GPIO1
#define ATTILA_L4WKUP_TA_GPIO1              ATTILA_L4WKUP_TA_GPIO1
#define WATCHDOGOCP2_2                      WATCHDOGOCP2_2
#define ATTILA_L4WKUP_TA_WDT2               ATTILA_L4WKUP_TA_WDT2
#define DMTIMER_DMC1MS1                     DMTIMER_DMC1MS1
#define ATTILA_L4WKUP_TA_DM_TIMER1MS_1      ATTILA_L4WKUP_TA_DM_TIMER1MS_1
#define ATTILA_L4WKUP_TA_RTC                ATTILA_L4WKUP_TA_RTC
#define KBDOCP                              KBDOCP
#define ATTILA_L4WKUP_TA_KBDOCP             ATTILA_L4WKUP_TA_KBDOCP
#define DEVICE_WKUP_CONTROL_MODULE          DEVICE_WKUP_CONTROL_MODULE
#define ATTILA_L4WKUP_TA_DEVICE_WKUP_CTRL   ATTILA_L4WKUP_TA_DEVICE_WKUP_CTRL
#define DMTIMER12                           DMTIMER12
#define ATTILA_L4WKUP_TA_DM_TIMER_12        ATTILA_L4WKUP_TA_DM_TIMER_12
#define WATCHDOGOCP2_1                      WATCHDOGOCP2_1
#define ATTILA_L4WKUP_TA_WDT1               ATTILA_L4WKUP_TA_WDT1
#define USIMOCP                             USIMOCP
#define ATTILA_L4WKUP_TA_USIMOCP            ATTILA_L4WKUP_TA_USIMOCP
#define ATTILA_L4WKUP_TA_SAR_RAM            ATTILA_L4WKUP_TA_SAR_RAM
#define ATTILA_L4CFG_TA_L4WKUP              ATTILA_L4CFG_TA_L4WKUP
#define SHAEIP75T1                          SHAEIP75T1
#define AESOCP2_1                           AESOCP2_1
#define AESOCP2_2                           AESOCP2_2
#define EMIF4D1                             EMIF4D1
#define EMIF4D2                             EMIF4D2
#define DMM__DMM                            DMM__DMM
#define GPMC                                GPMC
#define CSETM                               CSETM
#define ICECR_CS                            ICECR_CS
#define I_DRM                               I_DRM
#define I_MIPI_STM                          I_MIPI_STM
#define I_CSETB                             I_CSETB
#define I_CSTPIU                            I_CSTPIU
#define I_CSTF1                             I_CSTF1
#define I_CSTF2                             I_CSTF2
#define RT0                                 RT0
#define ISS_REGS                            ISS_REGS
#define TCTRL                               TCTRL
#define CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1 CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1
#define CAMERARX_CORE1                      CAMERARX_CORE1
#define CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2 CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2
#define CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1 CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1
#define CAMERARX_CORE2                      CAMERARX_CORE2
#define CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2 CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2
#define CBUFF                               CBUFF
#define CCP2_RECEIVER                       CCP2_RECEIVER
#define BTE                                 BTE
#define I_ISP5_SYS1                         I_ISP5_SYS1
#define I_ISP5_SYS2                         I_ISP5_SYS2
#define I_RESIZER                           I_RESIZER
#define I_IPIPE                             I_IPIPE
#define I_ISIF                              I_ISIF
#define I_IPIPEIF                           I_IPIPEIF
#define I_H3A                               I_H3A
#define SIMCOP_REGS                         SIMCOP_REGS
#define LDC                                 LDC
#define IMX_A                               IMX_A
#define IMX_B                               IMX_B
#define SIMCOP_DMA                          SIMCOP_DMA
#define VLCD                                VLCD
#define ROT                                 ROT
#define NSF2                                NSF2
#define DCT                                 DCT
#define SGX540                              SGX540
#define DSS_SS_FROM_L3__DSS_FAMILY          DSS_SS_FROM_L3__DSS_FAMILY
#define DSS_SS_FROM_L3__DISPC               DSS_SS_FROM_L3__DISPC
#define DSS_SS_FROM_L3__RFBI                DSS_SS_FROM_L3__RFBI
#define DSS_SS_FROM_L3__VENC                DSS_SS_FROM_L3__VENC
#define DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1 DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1
#define DSS_SS_FROM_L3__DSI_PHY1            DSS_SS_FROM_L3__DSI_PHY1
#define DSS_SS_FROM_L3__PLLCTRL1            DSS_SS_FROM_L3__PLLCTRL1
#define DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2 DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2
#define DSS_SS_FROM_L3__DSI_PHY2            DSS_SS_FROM_L3__DSI_PHY2
#define DSS_SS_FROM_L3__PLLCTRL2            DSS_SS_FROM_L3__PLLCTRL2
#define DSS_SS_FROM_L3__HDMI__HDMI_WP       DSS_SS_FROM_L3__HDMI__HDMI_WP
#define DSS_SS_FROM_L3__HDMI__PLLCTRL       DSS_SS_FROM_L3__HDMI__PLLCTRL
#define DSS_SS_FROM_L3__HDMI__HDMI_PHY      DSS_SS_FROM_L3__HDMI__HDMI_PHY
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC
#define DSS_SS_FROM_L3__DESHDCP             DSS_SS_FROM_L3__DESHDCP
#define ICONT1_DMEM                         ICONT1_DMEM
#define ICONT1_IMEM                         ICONT1_IMEM
#define ICONT2_DMEM                         ICONT2_DMEM
#define ICONT2_IMEM                         ICONT2_IMEM
#define ECD3_MEM                            ECD3_MEM
#define CALC3_MEM                           CALC3_MEM
#define MC3_MEM                             MC3_MEM
#define IPE3_MEM                            IPE3_MEM
#define ICECRUSHER1_CFG__IC968              ICECRUSHER1_CFG__IC968
#define ICECRUSHER2_CFG__IC968              ICECRUSHER2_CFG__IC968
#define CONF                                CONF
#define VDMA_CFG                            VDMA_CFG
#define ILF3_CFG                            ILF3_CFG
#define IME3_CFG                            IME3_CFG
#define CALC3_CFG__MMR                      CALC3_CFG__MMR
#define CALC3_CFG__BFSW                     CALC3_CFG__BFSW
#define CALC3_CFG__LSE                      CALC3_CFG__LSE
#define CALC3_CFG__IPGW                     CALC3_CFG__IPGW
#define IPE3_CFG__MMR                       IPE3_CFG__MMR
#define IPE3_CFG__BFSW                      IPE3_CFG__BFSW
#define IPE3_CFG__LSE                       IPE3_CFG__LSE
#define IPE3_CFG__IPGW                      IPE3_CFG__IPGW
#define MC3_CFG__MMR                        MC3_CFG__MMR
#define MC3_CFG__BFSW                       MC3_CFG__BFSW
#define MC3_CFG__LSE                        MC3_CFG__LSE
#define MC3_CFG__IPGW                       MC3_CFG__IPGW
#define ECD3_CFG__MMR                       ECD3_CFG__MMR
#define ECD3_CFG__BFSW                      ECD3_CFG__BFSW
#define ECD3_CFG__LSE                       ECD3_CFG__LSE
#define ECD3_CFG__IPGW                      ECD3_CFG__IPGW
#define SYSCTRL                             SYSCTRL
#define MAILBOX                             MAILBOX
#define ICONT1_SB__SYNCBOX                  ICONT1_SB__SYNCBOX
#define ICONT2_SB__SYNCBOX                  ICONT2_SB__SYNCBOX
#define ILF3_SB__SYNCBOX                    ILF3_SB__SYNCBOX
#define IME3_SB__SYNCBOX                    IME3_SB__SYNCBOX
#define CALC3_SB__SYNCBOX                   CALC3_SB__SYNCBOX
#define IPE3_SB__SYNCBOX                    IPE3_SB__SYNCBOX
#define MC3_SB__SYNCBOX                     MC3_SB__SYNCBOX
#define ECD3_SB__SYNCBOX                    ECD3_SB__SYNCBOX
#define ICONT1_MMR__CFG                     ICONT1_MMR__CFG
#define ICONT1_MMR__IRQ                     ICONT1_MMR__IRQ
#define ICONT1_MMR__DM                      ICONT1_MMR__DM
#define ICONT1_MMR__SBH                     ICONT1_MMR__SBH
#define ICONT2_MMR__CFG                     ICONT2_MMR__CFG
#define ICONT2_MMR__IRQ                     ICONT2_MMR__IRQ
#define ICONT2_MMR__DM                      ICONT2_MMR__DM
#define ICONT2_MMR__SBH                     ICONT2_MMR__SBH
#define FEATHER_ADAPT_DIGRF                 FEATHER_ADAPT_DIGRF
#define FEATHER_ADAPT_L1TIMER               FEATHER_ADAPT_L1TIMER
#define FEATHER_OCP_SOCKET_PRCM             FEATHER_OCP_SOCKET_PRCM
#define FEATHER_DEVICE_PRM                  FEATHER_DEVICE_PRM
#define FEATHER_PD_CORE                     FEATHER_PD_CORE
#define FEATHER_PD_ALWAYS_ACTIVE            FEATHER_PD_ALWAYS_ACTIVE
#define FEATHER_PD_L2                       FEATHER_PD_L2
#define FEATHER_PD_HAMSA                    FEATHER_PD_HAMSA
#define FEATHER_SMARTREFLEX_C1              FEATHER_SMARTREFLEX_C1
#define FEATHER_USB_OTGFS                   FEATHER_USB_OTGFS
#define FEATHER_USIMOCP                     FEATHER_USIMOCP
#define FEATHER_MSHSI2COCP                  FEATHER_MSHSI2COCP
#define FEATHER_SYSTEM_32                   FEATHER_SYSTEM_32
#define FEATHER_DTE_CHANNELS                FEATHER_DTE_CHANNELS
#define FEATHER_HSI_32                      FEATHER_HSI_32

    /* tag_HC_ADD_begin - Hard coded addition section begin */
#define XHPI2                               XHPI2
#define MONICA_L4CFG_TA_XHPI                MONICA_L4CFG_TA_XHPI
#define CCP2TX_CORE                         CCP2TX_CORE
#define MONICA_L4CFG_TA_CCP2TX              MONICA_L4CFG_TA_CCP2TX
    /* tag_HC_ADD_end - Hard coded addition section end */

    /* 
     * This section contains definition od simple macros for physical address
     * enabling minimum code size (no need to use any of the predefined arrays)
     */
#define TEST_BENCH_U_BASE                   (CRED_BASE_OFFSET + 0x80000000ul)
#define CM3_NVIC_CPU1_U_BASE                (CRED_BASE_OFFSET + 0xE000E000ul)
#define ICECRUSCHER_CPU1_U_BASE             (CRED_BASE_OFFSET + 0xE0042000ul)
#define RW_TABLE_CPU1_U_BASE                (CRED_BASE_OFFSET + 0xE00FE000ul)
#define DEBUG_ROM_CPU1_U_BASE               (CRED_BASE_OFFSET + 0xE00FF000ul)
#define UNICACHE_CFG_U_BASE                 (CRED_BASE_OFFSET + 0x40000000ul)
#define UNICACHE_CTM_U_BASE                 (CRED_BASE_OFFSET + 0x40000400ul)
#define UNICACHE_MMU_U_BASE                 (CRED_BASE_OFFSET + 0x40000800ul)
#define WUGEN_LOCAL_PRCM_U_BASE             (CRED_BASE_OFFSET + 0x40001000ul)
#define L2_MMU_U_BASE                       (CRED_BASE_OFFSET + 0x40002000ul)
#define L3_NOC_ATTILA_CONFIG_REGISTERS_U_BASE (CRED_BASE_OFFSET + 0x44000000ul)
#define ATTILA_L4PER_AP_U_BASE              (CRED_BASE_OFFSET + 0x48000000ul)
#define ATTILA_L4PER_LA_U_BASE              (CRED_BASE_OFFSET + 0x48000800ul)
#define ATTILA_L4PER_IA_IP0_U_BASE          (CRED_BASE_OFFSET + 0x48001000ul)
#define ATTILA_L4PER_IA_IP1_U_BASE          (CRED_BASE_OFFSET + 0x48001400ul)
#define ATTILA_L4PER_IA_IP2_U_BASE          (CRED_BASE_OFFSET + 0x48001800ul)
#define ATTILA_L4PER_IA_IP3_U_BASE          (CRED_BASE_OFFSET + 0x48001C00ul)
#define UART3_U_BASE                        (CRED_BASE_OFFSET + 0x48020000ul)
#define ATTILA_L4PER_TA_UART3_U_BASE        (CRED_BASE_OFFSET + 0x48021000ul)
#define DMTIMER_DMC1MS2_U_BASE              (CRED_BASE_OFFSET + 0x48032000ul)
#define ATTILA_L4PER_TA_GPT2_U_BASE         (CRED_BASE_OFFSET + 0x48033000ul)
#define DMTIMER3_U_BASE                     (CRED_BASE_OFFSET + 0x48034000ul)
#define ATTILA_L4PER_TA_GPT3_U_BASE         (CRED_BASE_OFFSET + 0x48035000ul)
#define DMTIMER4_U_BASE                     (CRED_BASE_OFFSET + 0x48036000ul)
#define ATTILA_L4PER_TA_GPT4_U_BASE         (CRED_BASE_OFFSET + 0x48037000ul)
#define DMTIMER9_U_BASE                     (CRED_BASE_OFFSET + 0x4803E000ul)
#define ATTILA_L4PER_TA_GPT9_U_BASE         (CRED_BASE_OFFSET + 0x4803F000ul)
#define DSS_SS_FROM_L4_PER__DSS_FAMILY_U_BASE (CRED_BASE_OFFSET + 0xA8040000ul)
#define DSS_SS_FROM_L4_PER__DISPC_U_BASE    (CRED_BASE_OFFSET + 0xA8041000ul)
#define DSS_SS_FROM_L4_PER__RFBI_U_BASE     (CRED_BASE_OFFSET + 0xA8042000ul)
#define DSS_SS_FROM_L4_PER__VENC_U_BASE     (CRED_BASE_OFFSET + 0xA8043000ul)
#define DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1_U_BASE (CRED_BASE_OFFSET + 0xA8044000ul)
#define DSS_SS_FROM_L4_PER__DSI_PHY1_U_BASE (CRED_BASE_OFFSET + 0xA8044200ul)
#define DSS_SS_FROM_L4_PER__PLLCTRL1_U_BASE (CRED_BASE_OFFSET + 0xA8044300ul)
#define DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2_U_BASE (CRED_BASE_OFFSET + 0xA8045000ul)
#define DSS_SS_FROM_L4_PER__DSI_PHY2_U_BASE (CRED_BASE_OFFSET + 0xA8045200ul)
#define DSS_SS_FROM_L4_PER__PLLCTRL2_U_BASE (CRED_BASE_OFFSET + 0xA8045300ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_WP_U_BASE (CRED_BASE_OFFSET + 0xA8046000ul)
#define DSS_SS_FROM_L4_PER__HDMI__PLLCTRL_U_BASE (CRED_BASE_OFFSET + 0xA8046200ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY_U_BASE (CRED_BASE_OFFSET + 0xA8046300ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM_U_BASE (CRED_BASE_OFFSET + 0x48046400ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT_U_BASE (CRED_BASE_OFFSET + 0x48046800ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO_U_BASE (CRED_BASE_OFFSET + 0x48046900ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC_U_BASE (CRED_BASE_OFFSET + 0x48046D00ul)
#define DSS_SS_FROM_L4_PER__DESHDCP_U_BASE  (CRED_BASE_OFFSET + 0x48047000ul)
#define ATTILA_L4PER_TA_DSS_U_BASE          (CRED_BASE_OFFSET + 0x48050000ul)
#define GPIO2_U_BASE                        (CRED_BASE_OFFSET + 0x48055000ul)
#define ATTILA_L4PER_TA_GPIO2_U_BASE        (CRED_BASE_OFFSET + 0x48056000ul)
#define GPIO3_U_BASE                        (CRED_BASE_OFFSET + 0x48057000ul)
#define ATTILA_L4PER_TA_GPIO3_U_BASE        (CRED_BASE_OFFSET + 0x48058000ul)
#define GPIO4_U_BASE                        (CRED_BASE_OFFSET + 0x48059000ul)
#define ATTILA_L4PER_TA_GPIO4_U_BASE        (CRED_BASE_OFFSET + 0x4805A000ul)
#define GPIO5_U_BASE                        (CRED_BASE_OFFSET + 0x4805B000ul)
#define ATTILA_L4PER_TA_GPIO5_U_BASE        (CRED_BASE_OFFSET + 0x4805C000ul)
#define GPIO6_U_BASE                        (CRED_BASE_OFFSET + 0x4805D000ul)
#define ATTILA_L4PER_TA_GPIO6_U_BASE        (CRED_BASE_OFFSET + 0x4805E000ul)
#define MSHSI2COCP3_U_BASE                  (CRED_BASE_OFFSET + 0x48060000ul)
#define ATTILA_L4PER_TA_I2C3_U_BASE         (CRED_BASE_OFFSET + 0x48061000ul)
#define UART1_U_BASE                        (CRED_BASE_OFFSET + 0x4806A000ul)
#define ATTILA_L4PER_TA_UART1_U_BASE        (CRED_BASE_OFFSET + 0x4806B000ul)
#define UART2_U_BASE                        (CRED_BASE_OFFSET + 0x4806C000ul)
#define ATTILA_L4PER_TA_UART2_U_BASE        (CRED_BASE_OFFSET + 0x4806D000ul)
#define UART4_U_BASE                        (CRED_BASE_OFFSET + 0x4806E000ul)
#define ATTILA_L4PER_TA_UART4_U_BASE        (CRED_BASE_OFFSET + 0x4806F000ul)
#define MSHSI2COCP1_U_BASE                  (CRED_BASE_OFFSET + 0x48070000ul)
#define ATTILA_L4PER_TA_I2C1_U_BASE         (CRED_BASE_OFFSET + 0x48071000ul)
#define MSHSI2COCP2_U_BASE                  (CRED_BASE_OFFSET + 0x48072000ul)
#define ATTILA_L4PER_TA_I2C2_U_BASE         (CRED_BASE_OFFSET + 0x48073000ul)
#define SLIMBUS2_U_BASE                     (CRED_BASE_OFFSET + 0x48076000ul)
#define ATTILA_L4PER_TA_SLIMBUS2_U_BASE     (CRED_BASE_OFFSET + 0x48077000ul)
#define ELM_U_BASE                          (CRED_BASE_OFFSET + 0x48078000ul)
#define ATTILA_L4PER_TA_ELM_U_BASE          (CRED_BASE_OFFSET + 0x48079000ul)
#define DMTIMER_DMC1MS10_U_BASE             (CRED_BASE_OFFSET + 0x48086000ul)
#define ATTILA_L4PER_TA_GPT10_U_BASE        (CRED_BASE_OFFSET + 0x48087000ul)
#define DMTIMER11_U_BASE                    (CRED_BASE_OFFSET + 0x48088000ul)
#define ATTILA_L4PER_TA_GPT11_U_BASE        (CRED_BASE_OFFSET + 0x48089000ul)
#define RNGEIP75T_U_BASE                    (CRED_BASE_OFFSET + 0x48090000ul)
#define ATTILA_L4PER_TA_RNG_U_BASE          (CRED_BASE_OFFSET + 0x48092000ul)
#define MCBSPLP4_U_BASE                     (CRED_BASE_OFFSET + 0x48096000ul)
#define ATTILA_L4PER_TA_MCBSP4_U_BASE       (CRED_BASE_OFFSET + 0x48097000ul)
#define MCSPI1_U_BASE                       (CRED_BASE_OFFSET + 0x48098000ul)
#define ATTILA_L4PER_TA_MCSPI1_U_BASE       (CRED_BASE_OFFSET + 0x48099000ul)
#define MCSPI2_U_BASE                       (CRED_BASE_OFFSET + 0x4809A000ul)
#define ATTILA_L4PER_TA_MCSPI2_U_BASE       (CRED_BASE_OFFSET + 0x4809B000ul)
#define MMCHS1_U_BASE                       (CRED_BASE_OFFSET + 0x4809C000ul)
#define ATTILA_L4PER_TA_HSMMC1_U_BASE       (CRED_BASE_OFFSET + 0x4809D000ul)
#define MS_PRO_HG_U_BASE                    (CRED_BASE_OFFSET + 0x4809E000ul)
#define ATTILA_L4PER_TA_MSPROHG_U_BASE      (CRED_BASE_OFFSET + 0x4809F000ul)
#define CRYPTO_DMA_U_BASE                   (CRED_BASE_OFFSET + 0x480A2000ul)
#define ATTILA_L4PER_TA_CRYPTODMA_U_BASE    (CRED_BASE_OFFSET + 0x480A3000ul)
#define DESEIP16T_U_BASE                    (CRED_BASE_OFFSET + 0x480A4000ul)
#define ATTILA_L4PER_TA_DES3DES1_U_BASE     (CRED_BASE_OFFSET + 0x480A6000ul)
#define PKAEIP29T_U_BASE                    (CRED_BASE_OFFSET + 0x480A8000ul)
#define ATTILA_L4PER_TA_FPKA_U_BASE         (CRED_BASE_OFFSET + 0x480AC000ul)
#define MMC_SD3_U_BASE                      (CRED_BASE_OFFSET + 0x480AD000ul)
#define ATTILA_L4PER_TA_HSMMC3_U_BASE       (CRED_BASE_OFFSET + 0x480AE000ul)
#define ATTILA_L4PER_TA_MGATE_U_BASE        (CRED_BASE_OFFSET + 0x480B1000ul)
#define HDQW_U_BASE                         (CRED_BASE_OFFSET + 0x480B2000ul)
#define ATTILA_L4PER_TA_HDQ1W_U_BASE        (CRED_BASE_OFFSET + 0x480B3000ul)
#define MMCHS2_U_BASE                       (CRED_BASE_OFFSET + 0x480B4000ul)
#define ATTILA_L4PER_TA_HSMMC2_U_BASE       (CRED_BASE_OFFSET + 0x480B5000ul)
#define MMCHS6_U_BASE                       (CRED_BASE_OFFSET + 0x480B6000ul)
#define ATTILA_L4PER_TA_HSMMC6_U_BASE       (CRED_BASE_OFFSET + 0x480B7000ul)
#define MCSPI3_U_BASE                       (CRED_BASE_OFFSET + 0x480B8000ul)
#define ATTILA_L4PER_TA_MCSPI3_U_BASE       (CRED_BASE_OFFSET + 0x480B9000ul)
#define MCSPI4_U_BASE                       (CRED_BASE_OFFSET + 0x480BA000ul)
#define ATTILA_L4PER_TA_MCSPI4_U_BASE       (CRED_BASE_OFFSET + 0x480BB000ul)
#define MMC_SD4_U_BASE                      (CRED_BASE_OFFSET + 0x480D1000ul)
#define ATTILA_L4PER_TA_HSMMC4_U_BASE       (CRED_BASE_OFFSET + 0x480D2000ul)
#define MMC_SD5_U_BASE                      (CRED_BASE_OFFSET + 0x480D5000ul)
#define ATTILA_L4PER_TA_HSMMC5_U_BASE       (CRED_BASE_OFFSET + 0x480D6000ul)
#define MSHSI2COCP4_U_BASE                  (CRED_BASE_OFFSET + 0x48350000ul)
#define ATTILA_L4PER_TA_I2C4_U_BASE         (CRED_BASE_OFFSET + 0x48351000ul)
#define MCASP2_U_BASE                       (CRED_BASE_OFFSET + 0x48354000ul)
#define ATTILA_L4PER_TA_MCASP2_CFG_U_BASE   (CRED_BASE_OFFSET + 0x48356000ul)
#define ATTILA_L4PER_TA_MCASP2_DMA_U_BASE   (CRED_BASE_OFFSET + 0x48358000ul)
#define MCASP3_U_BASE                       (CRED_BASE_OFFSET + 0x4835A000ul)
#define ATTILA_L4PER_TA_MCASP3_CFG_U_BASE   (CRED_BASE_OFFSET + 0x4835C000ul)
#define ATTILA_L4PER_TA_MCASP3_DMA_U_BASE   (CRED_BASE_OFFSET + 0x4835E000ul)
#define ATTILA_L4PER_TA_ADC_U_BASE          (CRED_BASE_OFFSET + 0x48361000ul)
#define ATTILA_L4PER_TA_HECC1_U_BASE        (CRED_BASE_OFFSET + 0x48363000ul)
#define ATTILA_L4PER_TA_HECC2_U_BASE        (CRED_BASE_OFFSET + 0x48365000ul)
#define ABESS_L4_LA_U_BASE                  (CRED_BASE_OFFSET + 0x49000000ul)
#define ABESS_L4_IA_IP0_U_BASE              (CRED_BASE_OFFSET + 0x49000400ul)
#define ABESS_L4_IA_IP1_U_BASE              (CRED_BASE_OFFSET + 0x49000800ul)
#define ABESS_L4_IA_IP2_U_BASE              (CRED_BASE_OFFSET + 0x49000C00ul)
#define ABESS_L4_IA_IP3_U_BASE              (CRED_BASE_OFFSET + 0x49001000ul)
#define ABESS_L4_AP_U_BASE                  (CRED_BASE_OFFSET + 0x49001800ul)
#define ABESS_L4_TA_GPTIMER5_U_BASE         (CRED_BASE_OFFSET + 0x49002000ul)
#define ABESS_L4_TA_GPTIMER6_U_BASE         (CRED_BASE_OFFSET + 0x49002400ul)
#define ABESS_L4_TA_GPTIMER7_U_BASE         (CRED_BASE_OFFSET + 0x49002800ul)
#define ABESS_L4_TA_GPTIMER8_U_BASE         (CRED_BASE_OFFSET + 0x49002C00ul)
#define ABESS_L4_TA_MCASP1_CFG_U_BASE       (CRED_BASE_OFFSET + 0x49003000ul)
#define ABESS_L4_TA_MCASP1_DMA_U_BASE       (CRED_BASE_OFFSET + 0x49003400ul)
#define ABESS_L4_TA_MCBSPLP1_U_BASE         (CRED_BASE_OFFSET + 0x49003800ul)
#define ABESS_L4_TA_MCBSPLP2_U_BASE         (CRED_BASE_OFFSET + 0x49003C00ul)
#define ABESS_L4_TA_MCBSPLP3_U_BASE         (CRED_BASE_OFFSET + 0x49004000ul)
#define ABESS_L4_TA_MCPDM_U_BASE            (CRED_BASE_OFFSET + 0x49004400ul)
#define ABESS_L4_TA_SLIMBUS1_U_BASE         (CRED_BASE_OFFSET + 0x49004800ul)
#define ABESS_L4_TA_WDT3_U_BASE             (CRED_BASE_OFFSET + 0x49004C00ul)
#define ABESS_L4_TA_DMIC_U_BASE             (CRED_BASE_OFFSET + 0x49005000ul)
#define ABESS_L4_TA_AESS_TARG_U_BASE        (CRED_BASE_OFFSET + 0x49005400ul)
#define MCBSPLP1_U_BASE                     (CRED_BASE_OFFSET + 0x49022000ul)
#define MCBSPLP2_U_BASE                     (CRED_BASE_OFFSET + 0x49024000ul)
#define MCBSPLP3_U_BASE                     (CRED_BASE_OFFSET + 0x49026000ul)
#define MCASP_CFG_U_BASE                    (CRED_BASE_OFFSET + 0x49028000ul)
#define MCASP_DMA_U_BASE                    (CRED_BASE_OFFSET + 0x4902A000ul)
#define SLIMBUS1_U_BASE                     (CRED_BASE_OFFSET + 0x4902C000ul)
#define DMIC_U_BASE                         (CRED_BASE_OFFSET + 0x4902E000ul)
#define WATCHDOGOCP2_U_BASE                 (CRED_BASE_OFFSET + 0x49030000ul)
#define MCPDM_U_BASE                        (CRED_BASE_OFFSET + 0x49032000ul)
#define DMTIMER5_U_BASE                     (CRED_BASE_OFFSET + 0x49038000ul)
#define DMTIMER6_U_BASE                     (CRED_BASE_OFFSET + 0x4903A000ul)
#define DMTIMER7_U_BASE                     (CRED_BASE_OFFSET + 0x4903C000ul)
#define DMTIMER8_U_BASE                     (CRED_BASE_OFFSET + 0x4903E000ul)
#define AESS_U_BASE                         (CRED_BASE_OFFSET + 0x490F1000ul)
#define ATTILA_L4CFG_AP_U_BASE              (CRED_BASE_OFFSET + 0x4A000000ul)
#define ATTILA_L4CFG_LA_U_BASE              (CRED_BASE_OFFSET + 0x4A000800ul)
#define ATTILA_L4CFG_IA_IP0_U_BASE          (CRED_BASE_OFFSET + 0x4A001000ul)
#define ATTILA_CONTROL_CORE_U_BASE          (CRED_BASE_OFFSET + 0x4A002000ul)
#define ATTILA_L4CFG_TA_ATTILA_CORE_CTRL_U_BASE (CRED_BASE_OFFSET + 0x4A003000ul)
#define OCP_SOCKET_CM1_U_BASE               (CRED_BASE_OFFSET + 0x4A004000ul)
#define CKGEN_CM1_U_BASE                    (CRED_BASE_OFFSET + 0x4A004100ul)
#define MPU_CM1_U_BASE                      (CRED_BASE_OFFSET + 0x4A004300ul)
#define TESLA_CM1_U_BASE                    (CRED_BASE_OFFSET + 0x4A004400ul)
#define ABE_CM1_U_BASE                      (CRED_BASE_OFFSET + 0x4A004500ul)
#define RESTORE_CM1_U_BASE                  (CRED_BASE_OFFSET + 0x4A004E00ul)
#define INSTR_CM1_U_BASE                    (CRED_BASE_OFFSET + 0x4A004F00ul)
#define ATTILA_L4CFG_TA_CM1_U_BASE          (CRED_BASE_OFFSET + 0x4A005000ul)
#define OCP_SOCKET_CM2_U_BASE               (CRED_BASE_OFFSET + 0x4A008000ul)
#define CKGEN_CM2_U_BASE                    (CRED_BASE_OFFSET + 0x4A008100ul)
#define ALWAYS_ON_CM2_U_BASE                (CRED_BASE_OFFSET + 0x4A008600ul)
#define CORE_CM2_U_BASE                     (CRED_BASE_OFFSET + 0x4A008700ul)
#define IVAHD_CM2_U_BASE                    (CRED_BASE_OFFSET + 0x4A008F00ul)
#define CAM_CM2_U_BASE                      (CRED_BASE_OFFSET + 0x4A009000ul)
#define DSS_CM2_U_BASE                      (CRED_BASE_OFFSET + 0x4A009100ul)
#define GFX_CM2_U_BASE                      (CRED_BASE_OFFSET + 0x4A009200ul)
#define L3INIT_CM2_U_BASE                   (CRED_BASE_OFFSET + 0x4A009300ul)
#define L4PER_CM2_U_BASE                    (CRED_BASE_OFFSET + 0x4A009400ul)
#define CEFUSE_CM2_U_BASE                   (CRED_BASE_OFFSET + 0x4A009600ul)
#define RESTORE_CM2_U_BASE                  (CRED_BASE_OFFSET + 0x4A009E00ul)
#define INSTR_CM2_U_BASE                    (CRED_BASE_OFFSET + 0x4A009F00ul)
#define ATTILA_L4CFG_TA_CM2_U_BASE          (CRED_BASE_OFFSET + 0x4A00A000ul)
#define SYSTEM_DMA_U_BASE                   (CRED_BASE_OFFSET + 0x4A056000ul)
#define ATTILA_L4CFG_TA_SDMA_U_BASE         (CRED_BASE_OFFSET + 0x4A057000ul)
#define SYSTEM_32_U_BASE                    (CRED_BASE_OFFSET + 0x4A058000ul)
#define DTE_CHANNELS_U_BASE                 (CRED_BASE_OFFSET + 0x4A059800ul)
#define HSI_32_U_BASE                       (CRED_BASE_OFFSET + 0x4A05A000ul)
#define ATTILA_L4CFG_TA_HSI_U_BASE          (CRED_BASE_OFFSET + 0x4A05C000ul)
#define ATTILA_L4CFG_TA_SAR_ROM_U_BASE      (CRED_BASE_OFFSET + 0x4A060000ul)
#define USBTLLHS_CONFIG_U_BASE              (CRED_BASE_OFFSET + 0x4A062000ul)
#define USBTLLHS_ULPI_U_BASE                (CRED_BASE_OFFSET + 0x4A062800ul)
#define ATTILA_L4CFG_TA_USBTLL_U_BASE       (CRED_BASE_OFFSET + 0x4A063000ul)
#define UHH_CONFIG_U_BASE                   (CRED_BASE_OFFSET + 0x4A064000ul)
#define OHCI_U_BASE                         (CRED_BASE_OFFSET + 0x4A064800ul)
#define EHCI_U_BASE                         (CRED_BASE_OFFSET + 0x4A064C00ul)
#define ATTILA_L4CFG_TA_USBHOSTHS_U_BASE    (CRED_BASE_OFFSET + 0x4A065000ul)
#define TESLASS_MMU_U_BASE                  (CRED_BASE_OFFSET + 0x4A066000ul)
#define ATTILA_L4CFG_TA_TESLA_U_BASE        (CRED_BASE_OFFSET + 0x4A067000ul)
#define UNIPRO_REG_U_BASE                   (CRED_BASE_OFFSET + 0x4A068000ul)
#define TX_PHY_U_BASE                       (CRED_BASE_OFFSET + 0x4A068130ul)
#define RX_PHY_U_BASE                       (CRED_BASE_OFFSET + 0x4A068170ul)
#define UNIPRO_RMM_U_BASE                   (CRED_BASE_OFFSET + 0x4A069000ul)
#define ATTILA_L4CFG_TA_UNIPRO1_U_BASE      (CRED_BASE_OFFSET + 0x4A06C000ul)
#define ATTILA_L4CFG_TA_TPPSS_CFG_U_BASE    (CRED_BASE_OFFSET + 0x4A0A0000ul)
#define USBFSHOST_U_BASE                    (CRED_BASE_OFFSET + 0x4A0A9000ul)
#define ATTILA_L4CFG_TA_USBFS_U_BASE        (CRED_BASE_OFFSET + 0x4A0AA000ul)
#define USB_OTGHS_U_BASE                    (CRED_BASE_OFFSET + 0x4A0AB000ul)
#define ATTILA_L4CFG_TA_USBOTGHS_U_BASE     (CRED_BASE_OFFSET + 0x4A0AC000ul)
#define USBPHY_U_BASE                       (CRED_BASE_OFFSET + 0x4A0AD000ul)
#define ATTILA_L4CFG_TA_USBPHY_U_BASE       (CRED_BASE_OFFSET + 0x4A0AE000ul)
#define ICR_MPU_PORTA_U_BASE                (CRED_BASE_OFFSET + 0x4A0B6000ul)
#define ATTILA_L4CFG_TA_MODEMICRA_U_BASE    (CRED_BASE_OFFSET + 0x4A0B7000ul)
#define D2D_INTERRUPT_INTH_U_BASE           (CRED_BASE_OFFSET + 0x4A0C7000ul)
#define ATTILA_L4CFG_TA_MODEMINTC_U_BASE    (CRED_BASE_OFFSET + 0x4A0C8000ul)
#define ICR_MPU_PORTB_U_BASE                (CRED_BASE_OFFSET + 0x4A0CD000ul)
#define ATTILA_L4CFG_TA_MODEMICRB_U_BASE    (CRED_BASE_OFFSET + 0x4A0CE000ul)
#define SMARTREFLEX_MPU_U_BASE              (CRED_BASE_OFFSET + 0x4A0D9000ul)
#define ATTILA_L4CFG_TA_SR1_U_BASE          (CRED_BASE_OFFSET + 0x4A0DA000ul)
#define SMARTREFLEX_IVA_U_BASE              (CRED_BASE_OFFSET + 0x4A0DB000ul)
#define ATTILA_L4CFG_TA_SR2_U_BASE          (CRED_BASE_OFFSET + 0x4A0DC000ul)
#define SMARTREFLEX_CORE_U_BASE             (CRED_BASE_OFFSET + 0x4A0DD000ul)
#define ATTILA_L4CFG_TA_SR3_U_BASE          (CRED_BASE_OFFSET + 0x4A0DE000ul)
#define CPFROM_U_BASE                       (CRED_BASE_OFFSET + 0x4A0E0000ul)
#define ATTILA_L4CFG_TA_CUSTEFUSECTRL_U_BASE (CRED_BASE_OFFSET + 0x4A0E1000ul)
#define EMAC_RMII_U_BASE                    (CRED_BASE_OFFSET + 0x4A0E4000ul)
#define ATTILA_L4CFG_TA_EMAC_U_BASE         (CRED_BASE_OFFSET + 0x4A0E8000ul)
#define DEI_SS_U_BASE                       (CRED_BASE_OFFSET + 0x4A0EC000ul)
#define ATTILA_L4CFG_TA_DEISS_U_BASE        (CRED_BASE_OFFSET + 0x4A0ED000ul)
#define SATA_U_BASE                         (CRED_BASE_OFFSET + 0x4A0EE000ul)
#define ATTILA_L4CFG_TA_SATA_U_BASE         (CRED_BASE_OFFSET + 0x4A0EF000ul)
#define MLB_U_BASE                          (CRED_BASE_OFFSET + 0x4A0F4000ul)
#define ATTILA_L4CFG_TA_MAILBOX_U_BASE      (CRED_BASE_OFFSET + 0x4A0F5000ul)
#define SPINLOCK_U_BASE                     (CRED_BASE_OFFSET + 0x4A0F6000ul)
#define ATTILA_L4CFG_TA_SPINLOCK_U_BASE     (CRED_BASE_OFFSET + 0x4A0F7000ul)
#define DEVICE_CORE_CONTROL_MODULE_U_BASE   (CRED_BASE_OFFSET + 0x4A100000ul)
#define ATTILA_L4CFG_TA_DEVICE_CORE_CTRL_U_BASE (CRED_BASE_OFFSET + 0x4A101000ul)
#define OCP_WP_CORE_U_BASE                  (CRED_BASE_OFFSET + 0x4A102000ul)
#define ATTILA_L4CFG_TA_OCPWPSHARED_U_BASE  (CRED_BASE_OFFSET + 0x4A103000ul)
#define ATTILA_L4CFG_TA_IEEE1500OCP_U_BASE  (CRED_BASE_OFFSET + 0x4A109000ul)
#define FDIF_U_BASE                         (CRED_BASE_OFFSET + 0x4A10A000ul)
#define ATTILA_L4CFG_TA_FACEDETECT_U_BASE   (CRED_BASE_OFFSET + 0x4A10B000ul)
#define SECURITYCORE_OCP_FW_SAD2D_ATTILA_U_BASE (CRED_BASE_OFFSET + 0x4A204000ul)
#define ATTILA_L4CFG_TA_SAD2DFW_U_BASE      (CRED_BASE_OFFSET + 0x4A205000ul)
#define SECURITYCORE_C2C_TARG_U_BASE        (CRED_BASE_OFFSET + 0x4A206000ul)
#define ATTILA_L4CFG_TA_MODEMFW_U_BASE      (CRED_BASE_OFFSET + 0x4A207000ul)
#define ATTILA_L4CFG_TA_EXPTFW_U_BASE       (CRED_BASE_OFFSET + 0x4A20B000ul)
#define SECURITYCORE_OCP_FW_EMIF_ATTILA_U_BASE (CRED_BASE_OFFSET + 0x4A20C000ul)
#define ATTILA_L4CFG_TA_EMIFFW_U_BASE       (CRED_BASE_OFFSET + 0x4A20D000ul)
#define SECURITYCORE_GPMC_U_BASE            (CRED_BASE_OFFSET + 0x4A210000ul)
#define ATTILA_L4CFG_TA_GPMCFW_U_BASE       (CRED_BASE_OFFSET + 0x4A211000ul)
#define SECURITYCORE_OCMRAM_U_BASE          (CRED_BASE_OFFSET + 0x4A212000ul)
#define ATTILA_L4CFG_TA_OCMCRAMFW_U_BASE    (CRED_BASE_OFFSET + 0x4A213000ul)
#define SECURITYCORE_SGX_U_BASE             (CRED_BASE_OFFSET + 0x4A214000ul)
#define ATTILA_L4CFG_TA_SGXFW_U_BASE        (CRED_BASE_OFFSET + 0x4A215000ul)
#define SECURITYCORE_ISS_U_BASE             (CRED_BASE_OFFSET + 0x4A216000ul)
#define ATTILA_L4CFG_TA_ISSFW_U_BASE        (CRED_BASE_OFFSET + 0x4A217000ul)
#define SECURITYCORE_DUCATI_U_BASE          (CRED_BASE_OFFSET + 0x4A218000ul)
#define ATTILA_L4CFG_TA_DUCATIFW_U_BASE     (CRED_BASE_OFFSET + 0x4A219000ul)
#define SECURITYCORE_DSS_U_BASE             (CRED_BASE_OFFSET + 0x4A21C000ul)
#define ATTILA_L4CFG_TA_DSSFW_U_BASE        (CRED_BASE_OFFSET + 0x4A21D000ul)
#define SECURITYCORE_SL2_U_BASE             (CRED_BASE_OFFSET + 0x4A21E000ul)
#define ATTILA_L4CFG_TA_SL2FW_U_BASE        (CRED_BASE_OFFSET + 0x4A21F000ul)
#define SECURITYCORE_IVAHD_U_BASE           (CRED_BASE_OFFSET + 0x4A220000ul)
#define ATTILA_L4CFG_TA_IVAHDFW_U_BASE      (CRED_BASE_OFFSET + 0x4A221000ul)
#define SECURITYCORE_EMUSS_U_BASE           (CRED_BASE_OFFSET + 0x4A226000ul)
#define ATTILA_L4CFG_TA_EMUSSFW_U_BASE      (CRED_BASE_OFFSET + 0x4A227000ul)
#define SECURITYCORE_ABE_U_BASE             (CRED_BASE_OFFSET + 0x4A228000ul)
#define ATTILA_L4CFG_TA_ABEFW_U_BASE        (CRED_BASE_OFFSET + 0x4A229000ul)
#define SECURITYCORE_CRYPTO_U_BASE          (CRED_BASE_OFFSET + 0x4A22A000ul)
#define ATTILA_L4CFG_TA_CRYPTOFW_U_BASE     (CRED_BASE_OFFSET + 0x4A22B000ul)
#define ATTILA_L4WKUP_AP_U_BASE             (CRED_BASE_OFFSET + 0x4A300000ul)
#define ATTILA_L4WKUP_LA_U_BASE             (CRED_BASE_OFFSET + 0x4A300800ul)
#define ATTILA_L4WKUP_IA_IP0_U_BASE         (CRED_BASE_OFFSET + 0x4A301000ul)
#define SYNCTIMER32K_U_BASE                 (CRED_BASE_OFFSET + 0x4A304000ul)
#define ATTILA_L4WKUP_TA_SYNCTIMER32K_U_BASE (CRED_BASE_OFFSET + 0x4A305000ul)
#define OCP_SOCKET_PRM_U_BASE               (CRED_BASE_OFFSET + 0x4A306000ul)
#define CKGEN_PRM_U_BASE                    (CRED_BASE_OFFSET + 0x4A306100ul)
#define MPU_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A306300ul)
#define TESLA_PRM_U_BASE                    (CRED_BASE_OFFSET + 0x4A306400ul)
#define ABE_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A306500ul)
#define ALWAYS_ON_PRM_U_BASE                (CRED_BASE_OFFSET + 0x4A306600ul)
#define CORE_PRM_U_BASE                     (CRED_BASE_OFFSET + 0x4A306700ul)
#define IVAHD_PRM_U_BASE                    (CRED_BASE_OFFSET + 0x4A306F00ul)
#define CAM_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A307000ul)
#define DSS_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A307100ul)
#define GFX_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A307200ul)
#define L3INIT_PRM_U_BASE                   (CRED_BASE_OFFSET + 0x4A307300ul)
#define L4PER_PRM_U_BASE                    (CRED_BASE_OFFSET + 0x4A307400ul)
#define CEFUSE_PRM_U_BASE                   (CRED_BASE_OFFSET + 0x4A307600ul)
#define WKUP_PRM_U_BASE                     (CRED_BASE_OFFSET + 0x4A307700ul)
#define WKUP_CM_U_BASE                      (CRED_BASE_OFFSET + 0x4A307800ul)
#define EMU_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A307900ul)
#define EMU_CM_U_BASE                       (CRED_BASE_OFFSET + 0x4A307A00ul)
#define DEVICE_PRM_U_BASE                   (CRED_BASE_OFFSET + 0x4A307B00ul)
#define INSTR_PRM_U_BASE                    (CRED_BASE_OFFSET + 0x4A307F00ul)
#define ATTILA_L4WKUP_TA_PRM_U_BASE         (CRED_BASE_OFFSET + 0x4A308000ul)
#define SCRM_U_BASE                         (CRED_BASE_OFFSET + 0x4A30A000ul)
#define ATTILA_L4WKUP_TA_SCRM_U_BASE        (CRED_BASE_OFFSET + 0x4A30B000ul)
#define ATTILA_CONTROL_WKUP_U_BASE          (CRED_BASE_OFFSET + 0x4A30C000ul)
#define ATTILA_L4WKUP_TA_ATTILA_WKUP_CTRL_U_BASE (CRED_BASE_OFFSET + 0x4A30D000ul)
#define GPIO1_U_BASE                        (CRED_BASE_OFFSET + 0x4A310000ul)
#define ATTILA_L4WKUP_TA_GPIO1_U_BASE       (CRED_BASE_OFFSET + 0x4A311000ul)
#define WATCHDOGOCP2_2_U_BASE               (CRED_BASE_OFFSET + 0x4A314000ul)
#define ATTILA_L4WKUP_TA_WDT2_U_BASE        (CRED_BASE_OFFSET + 0x4A315000ul)
#define DMTIMER_DMC1MS1_U_BASE              (CRED_BASE_OFFSET + 0x4A318000ul)
#define ATTILA_L4WKUP_TA_DM_TIMER1MS_1_U_BASE (CRED_BASE_OFFSET + 0x4A319000ul)
#define ATTILA_L4WKUP_TA_RTC_U_BASE         (CRED_BASE_OFFSET + 0x4A31B000ul)
#define KBDOCP_U_BASE                       (CRED_BASE_OFFSET + 0x4A31C000ul)
#define ATTILA_L4WKUP_TA_KBDOCP_U_BASE      (CRED_BASE_OFFSET + 0x4A31D000ul)
#define DEVICE_WKUP_CONTROL_MODULE_U_BASE   (CRED_BASE_OFFSET + 0x4A31E000ul)
#define ATTILA_L4WKUP_TA_DEVICE_WKUP_CTRL_U_BASE (CRED_BASE_OFFSET + 0x4A31F000ul)
#define DMTIMER12_U_BASE                    (CRED_BASE_OFFSET + 0x4A320000ul)
#define ATTILA_L4WKUP_TA_DM_TIMER_12_U_BASE (CRED_BASE_OFFSET + 0x4A321000ul)
#define WATCHDOGOCP2_1_U_BASE               (CRED_BASE_OFFSET + 0x4A322000ul)
#define ATTILA_L4WKUP_TA_WDT1_U_BASE        (CRED_BASE_OFFSET + 0x4A323000ul)
#define USIMOCP_U_BASE                      (CRED_BASE_OFFSET + 0x4A324000ul)
#define ATTILA_L4WKUP_TA_USIMOCP_U_BASE     (CRED_BASE_OFFSET + 0x4A325000ul)
#define ATTILA_L4WKUP_TA_SAR_RAM_U_BASE     (CRED_BASE_OFFSET + 0x4A32A000ul)
#define ATTILA_L4CFG_TA_L4WKUP_U_BASE       (CRED_BASE_OFFSET + 0x4A340000ul)
#define SHAEIP75T1_U_BASE                   (CRED_BASE_OFFSET + 0x4B000000ul)
#define AESOCP2_1_U_BASE                    (CRED_BASE_OFFSET + 0x4B400000ul)
#define AESOCP2_2_U_BASE                    (CRED_BASE_OFFSET + 0x4B600000ul)
#define EMIF4D1_U_BASE                      (CRED_BASE_OFFSET + 0x4C000000ul)
#define EMIF4D2_U_BASE                      (CRED_BASE_OFFSET + 0x4D000000ul)
#define DMM__DMM_U_BASE                     (CRED_BASE_OFFSET + 0x4E000000ul)
#define GPMC_U_BASE                         (CRED_BASE_OFFSET + 0x50000000ul)
#define CSETM_U_BASE                        (CRED_BASE_OFFSET + 0x54140000ul)
#define ICECR_CS_U_BASE                     (CRED_BASE_OFFSET + 0x54143000ul)
#define I_DRM_U_BASE                        (CRED_BASE_OFFSET + 0x54160000ul)
#define I_MIPI_STM_U_BASE                   (CRED_BASE_OFFSET + 0x54161000ul)
#define I_CSETB_U_BASE                      (CRED_BASE_OFFSET + 0x54162000ul)
#define I_CSTPIU_U_BASE                     (CRED_BASE_OFFSET + 0x54163000ul)
#define I_CSTF1_U_BASE                      (CRED_BASE_OFFSET + 0x54164000ul)
#define I_CSTF2_U_BASE                      (CRED_BASE_OFFSET + 0x54165000ul)
#define RT0_U_BASE                          (CRED_BASE_OFFSET + 0x54200000ul)
#define ISS_REGS_U_BASE                     (CRED_BASE_OFFSET + 0x55040000ul)
#define TCTRL_U_BASE                        (CRED_BASE_OFFSET + 0x55040400ul)
#define CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1_U_BASE (CRED_BASE_OFFSET + 0x55041000ul)
#define CAMERARX_CORE1_U_BASE               (CRED_BASE_OFFSET + 0x55041170ul)
#define CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2_U_BASE (CRED_BASE_OFFSET + 0x550411C0ul)
#define CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1_U_BASE (CRED_BASE_OFFSET + 0x55041400ul)
#define CAMERARX_CORE2_U_BASE               (CRED_BASE_OFFSET + 0x55041570ul)
#define CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2_U_BASE (CRED_BASE_OFFSET + 0x550415C0ul)
#define CBUFF_U_BASE                        (CRED_BASE_OFFSET + 0x55041800ul)
#define CCP2_RECEIVER_U_BASE                (CRED_BASE_OFFSET + 0x55041C00ul)
#define BTE_U_BASE                          (CRED_BASE_OFFSET + 0x55042000ul)
#define I_ISP5_SYS1_U_BASE                  (CRED_BASE_OFFSET + 0x55050000ul)
#define I_ISP5_SYS2_U_BASE                  (CRED_BASE_OFFSET + 0x550500A0ul)
#define I_RESIZER_U_BASE                    (CRED_BASE_OFFSET + 0x55050400ul)
#define I_IPIPE_U_BASE                      (CRED_BASE_OFFSET + 0x55050800ul)
#define I_ISIF_U_BASE                       (CRED_BASE_OFFSET + 0x55051000ul)
#define I_IPIPEIF_U_BASE                    (CRED_BASE_OFFSET + 0x55051200ul)
#define I_H3A_U_BASE                        (CRED_BASE_OFFSET + 0x55051400ul)
#define SIMCOP_REGS_U_BASE                  (CRED_BASE_OFFSET + 0x55060000ul)
#define LDC_U_BASE                          (CRED_BASE_OFFSET + 0x55060100ul)
#define IMX_A_U_BASE                        (CRED_BASE_OFFSET + 0x55060180ul)
#define IMX_B_U_BASE                        (CRED_BASE_OFFSET + 0x550601C0ul)
#define SIMCOP_DMA_U_BASE                   (CRED_BASE_OFFSET + 0x55060200ul)
#define VLCD_U_BASE                         (CRED_BASE_OFFSET + 0x55060600ul)
#define ROT_U_BASE                          (CRED_BASE_OFFSET + 0x55060700ul)
#define NSF2_U_BASE                         (CRED_BASE_OFFSET + 0x55060780ul)
#define DCT_U_BASE                          (CRED_BASE_OFFSET + 0x55060800ul)
#define SGX540_U_BASE                       (CRED_BASE_OFFSET + 0x56000000ul)
#define DSS_SS_FROM_L3__DSS_FAMILY_U_BASE   (CRED_BASE_OFFSET + 0x58000000ul)
#define DSS_SS_FROM_L3__DISPC_U_BASE        (CRED_BASE_OFFSET + 0x58001000ul)
#define DSS_SS_FROM_L3__RFBI_U_BASE         (CRED_BASE_OFFSET + 0x58002000ul)
#define DSS_SS_FROM_L3__VENC_U_BASE         (CRED_BASE_OFFSET + 0x58003000ul)
#define DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1_U_BASE (CRED_BASE_OFFSET + 0x58004000ul)
#define DSS_SS_FROM_L3__DSI_PHY1_U_BASE     (CRED_BASE_OFFSET + 0x58004200ul)
#define DSS_SS_FROM_L3__PLLCTRL1_U_BASE     (CRED_BASE_OFFSET + 0x58004300ul)
#define DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2_U_BASE (CRED_BASE_OFFSET + 0x58005000ul)
#define DSS_SS_FROM_L3__DSI_PHY2_U_BASE     (CRED_BASE_OFFSET + 0x58005200ul)
#define DSS_SS_FROM_L3__PLLCTRL2_U_BASE     (CRED_BASE_OFFSET + 0x58005300ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_WP_U_BASE (CRED_BASE_OFFSET + 0x58006000ul)
#define DSS_SS_FROM_L3__HDMI__PLLCTRL_U_BASE (CRED_BASE_OFFSET + 0x58006200ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_PHY_U_BASE (CRED_BASE_OFFSET + 0x58006300ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM_U_BASE (CRED_BASE_OFFSET + 0x58006400ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT_U_BASE (CRED_BASE_OFFSET + 0x58006800ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO_U_BASE (CRED_BASE_OFFSET + 0x58006900ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC_U_BASE (CRED_BASE_OFFSET + 0x58006D00ul)
#define DSS_SS_FROM_L3__DESHDCP_U_BASE      (CRED_BASE_OFFSET + 0x58007000ul)
#define ICONT1_DMEM_U_BASE                  (CRED_BASE_OFFSET + 0x5A000000ul)
#define ICONT1_IMEM_U_BASE                  (CRED_BASE_OFFSET + 0x5A008000ul)
#define ICONT2_DMEM_U_BASE                  (CRED_BASE_OFFSET + 0x5A010000ul)
#define ICONT2_IMEM_U_BASE                  (CRED_BASE_OFFSET + 0x5A018000ul)
#define ECD3_MEM_U_BASE                     (CRED_BASE_OFFSET + 0x5A020000ul)
#define CALC3_MEM_U_BASE                    (CRED_BASE_OFFSET + 0x5A028000ul)
#define MC3_MEM_U_BASE                      (CRED_BASE_OFFSET + 0x5A030000ul)
#define IPE3_MEM_U_BASE                     (CRED_BASE_OFFSET + 0x5A038000ul)
#define ICECRUSHER1_CFG__IC968_U_BASE       (CRED_BASE_OFFSET + 0x5A040000ul)
#define ICECRUSHER2_CFG__IC968_U_BASE       (CRED_BASE_OFFSET + 0x5A040800ul)
#define CONF_U_BASE                         (CRED_BASE_OFFSET + 0x5A041000ul)
#define VDMA_CFG_U_BASE                     (CRED_BASE_OFFSET + 0x5A050000ul)
#define ILF3_CFG_U_BASE                     (CRED_BASE_OFFSET + 0x5A052000ul)
#define IME3_CFG_U_BASE                     (CRED_BASE_OFFSET + 0x5A054000ul)
#define CALC3_CFG__MMR_U_BASE               (CRED_BASE_OFFSET + 0x5A058000ul)
#define CALC3_CFG__BFSW_U_BASE              (CRED_BASE_OFFSET + 0x5A058200ul)
#define CALC3_CFG__LSE_U_BASE               (CRED_BASE_OFFSET + 0x5A058300ul)
#define CALC3_CFG__IPGW_U_BASE              (CRED_BASE_OFFSET + 0x5A058400ul)
#define IPE3_CFG__MMR_U_BASE                (CRED_BASE_OFFSET + 0x5A058800ul)
#define IPE3_CFG__BFSW_U_BASE               (CRED_BASE_OFFSET + 0x5A058A00ul)
#define IPE3_CFG__LSE_U_BASE                (CRED_BASE_OFFSET + 0x5A058B00ul)
#define IPE3_CFG__IPGW_U_BASE               (CRED_BASE_OFFSET + 0x5A058C00ul)
#define MC3_CFG__MMR_U_BASE                 (CRED_BASE_OFFSET + 0x5A059000ul)
#define MC3_CFG__BFSW_U_BASE                (CRED_BASE_OFFSET + 0x5A059200ul)
#define MC3_CFG__LSE_U_BASE                 (CRED_BASE_OFFSET + 0x5A059300ul)
#define MC3_CFG__IPGW_U_BASE                (CRED_BASE_OFFSET + 0x5A059400ul)
#define ECD3_CFG__MMR_U_BASE                (CRED_BASE_OFFSET + 0x5A059800ul)
#define ECD3_CFG__BFSW_U_BASE               (CRED_BASE_OFFSET + 0x5A059A00ul)
#define ECD3_CFG__LSE_U_BASE                (CRED_BASE_OFFSET + 0x5A059B00ul)
#define ECD3_CFG__IPGW_U_BASE               (CRED_BASE_OFFSET + 0x5A059C00ul)
#define SYSCTRL_U_BASE                      (CRED_BASE_OFFSET + 0x5A05A400ul)
#define MAILBOX_U_BASE                      (CRED_BASE_OFFSET + 0x5A05A800ul)
#define ICONT1_SB__SYNCBOX_U_BASE           (CRED_BASE_OFFSET + 0x5A060000ul)
#define ICONT2_SB__SYNCBOX_U_BASE           (CRED_BASE_OFFSET + 0x5A060800ul)
#define ILF3_SB__SYNCBOX_U_BASE             (CRED_BASE_OFFSET + 0x5A061000ul)
#define IME3_SB__SYNCBOX_U_BASE             (CRED_BASE_OFFSET + 0x5A061800ul)
#define CALC3_SB__SYNCBOX_U_BASE            (CRED_BASE_OFFSET + 0x5A062000ul)
#define IPE3_SB__SYNCBOX_U_BASE             (CRED_BASE_OFFSET + 0x5A062800ul)
#define MC3_SB__SYNCBOX_U_BASE              (CRED_BASE_OFFSET + 0x5A063000ul)
#define ECD3_SB__SYNCBOX_U_BASE             (CRED_BASE_OFFSET + 0x5A063800ul)
#define ICONT1_MMR__CFG_U_BASE              (CRED_BASE_OFFSET + 0x5A070000ul)
#define ICONT1_MMR__IRQ_U_BASE              (CRED_BASE_OFFSET + 0x5A070400ul)
#define ICONT1_MMR__DM_U_BASE               (CRED_BASE_OFFSET + 0x5A070800ul)
#define ICONT1_MMR__SBH_U_BASE              (CRED_BASE_OFFSET + 0x5A070C00ul)
#define ICONT2_MMR__CFG_U_BASE              (CRED_BASE_OFFSET + 0x5A071000ul)
#define ICONT2_MMR__IRQ_U_BASE              (CRED_BASE_OFFSET + 0x5A071400ul)
#define ICONT2_MMR__DM_U_BASE               (CRED_BASE_OFFSET + 0x5A071800ul)
#define ICONT2_MMR__SBH_U_BASE              (CRED_BASE_OFFSET + 0x5A071C00ul)
#define FEATHER_ADAPT_DIGRF_U_BASE          (CRED_BASE_OFFSET + 0x5D600000ul)
#define FEATHER_ADAPT_L1TIMER_U_BASE        (CRED_BASE_OFFSET + 0x5D680000ul)
#define FEATHER_OCP_SOCKET_PRCM_U_BASE      (CRED_BASE_OFFSET + 0x5FD80000ul)
#define FEATHER_DEVICE_PRM_U_BASE           (CRED_BASE_OFFSET + 0x5FD80200ul)
#define FEATHER_PD_CORE_U_BASE              (CRED_BASE_OFFSET + 0x5FD80400ul)
#define FEATHER_PD_ALWAYS_ACTIVE_U_BASE     (CRED_BASE_OFFSET + 0x5FD80600ul)
#define FEATHER_PD_L2_U_BASE                (CRED_BASE_OFFSET + 0x5FD80700ul)
#define FEATHER_PD_HAMSA_U_BASE             (CRED_BASE_OFFSET + 0x5FD80800ul)
#define FEATHER_SMARTREFLEX_C1_U_BASE       (CRED_BASE_OFFSET + 0x5FD82000ul)
#define FEATHER_USB_OTGFS_U_BASE            (CRED_BASE_OFFSET + 0x5FE02000ul)
#define FEATHER_USIMOCP_U_BASE              (CRED_BASE_OFFSET + 0x5FE04000ul)
#define FEATHER_MSHSI2COCP_U_BASE           (CRED_BASE_OFFSET + 0x5FE06000ul)
#define FEATHER_SYSTEM_32_U_BASE            (CRED_BASE_OFFSET + 0x5FE08000ul)
#define FEATHER_DTE_CHANNELS_U_BASE         (CRED_BASE_OFFSET + 0x5FE09800ul)
#define FEATHER_HSI_32_U_BASE               (CRED_BASE_OFFSET + 0x5FE0A000ul)

    /* tag_HC_ADD_begin - Hard coded addition section begin */
#define XHPI2_U_BASE                        (CRED_BASE_OFFSET + 0x4A0F0000ul)
#define MONICA_L4CFG_TA_XHPI_U_BASE         (CRED_BASE_OFFSET + 0x4A0F1000ul)
#define CCP2TX_CORE_U_BASE                  (CRED_BASE_OFFSET + 0x4A0F2000ul)
#define MONICA_L4CFG_TA_CCP2TX_U_BASE       (CRED_BASE_OFFSET + 0x4A0F3000ul)
    /* tag_HC_ADD_end - Hard coded addition section end */

    /* =============================================================================
     * EXPORTED TYPES
     * ============================================================================= */

                                                                             /*-------------------------------------------------------------------------*//**
 * @TYPE         CRED_instances_t
 *
 * @BRIEF        Component instance information.
 *
 * @DESCRIPTION  Variable of this type stores pointer to component instance 
 *               virtual address, physical address and its name string.
 *
    *//*------------------------------------------------------------------------ */

    typedef struct t_CRED_instances_label {
        REG_UWORD32 *virtAddr;  /** Virtual address - programmable */
        const REG_UWORD32 physAddr;
                                /** Physical address - fixed */
        UWORD32 size;           /** Size in Bytes */
        const char *name;       /** Name string */
    } CRED_instances_t;

                                                                             /*-------------------------------------------------------------------------*//**
 * @TYPE         CRED_index_t
 *
 * @BRIEF        Index to component-instance arrays.
 *
 * @DESCRIPTION  This is enumeration of all the component instances which 
 *               allows indexing the component-instance arrays with instance
 *               name identifier.
 *
    *//*------------------------------------------------------------------------ */

    typedef enum CRED_index_label {
        TEST_BENCH,                                        /* 0 : 0x80000000
                                                            * : TEST_BENCH */
        CM3_NVIC_CPU1,                                     /* 1 : 0xE000E000
                                                            * : CM3_NVIC */
        ICECRUSCHER_CPU1,                                  /* 2 : 0xE0042000
                                                            * :
                                                            * ICECRUSCHER_DUCATI 
                                                            */
        RW_TABLE_CPU1,                                     /* 3 : 0xE00FE000
                                                            * : RW_TABLE */
        DEBUG_ROM_CPU1,                                    /* 4 : 0xE00FF000
                                                            * : DEBUG_ROM */
        UNICACHE_CFG,                                      /* 5 : 0x40000000
                                                            * : UNICACHE_CFG */
        UNICACHE_CTM,                                      /* 6 : 0x40000400
                                                            * : UNICACHE_CTM */
        UNICACHE_MMU,                                      /* 7 : 0x40000800
                                                            * : UNICACHE_MMU */
        WUGEN_LOCAL_PRCM,                                  /* 8 : 0x40001000
                                                            * :
                                                            * WUGEN_LOCAL_PRCM 
                                                            */
        L2_MMU,                                            /* 9 : 0x40002000
                                                            * : TESLASS_MMU */
        L3_NOC_ATTILA_CONFIG_REGISTERS,                    /* 10 : 0x44000000 
                                                            * :
                                                            * L3_NOC_ATTILA_SMP 
                                                            */
        ATTILA_L4PER_AP,                                   /* 11 : 0x48000000 
                                                            * :
                                                            * ATTILA_L4PER_AP 
                                                            */
        ATTILA_L4PER_LA,                                   /* 12 : 0x48000800 
                                                            * :
                                                            * ATTILA_L4PER_LA 
                                                            */
        ATTILA_L4PER_IA_IP0,                               /* 13 : 0x48001000 
                                                            * :
                                                            * ATTILA_L4PER_IA_IP0 
                                                            */
        ATTILA_L4PER_IA_IP1,                               /* 14 : 0x48001400 
                                                            * :
                                                            * ATTILA_L4PER_IA_IP1 
                                                            */
        ATTILA_L4PER_IA_IP2,                               /* 15 : 0x48001800 
                                                            * :
                                                            * ATTILA_L4PER_IA_IP2 
                                                            */
        ATTILA_L4PER_IA_IP3,                               /* 16 : 0x48001C00 
                                                            * :
                                                            * ATTILA_L4PER_IA_IP3 
                                                            */
        UART3,                                             /* 17 : 0x48020000 
                                                            * : UART */
        ATTILA_L4PER_TA_UART3,                             /* 18 : 0x48021000 
                                                            * :
                                                            * ATTILA_L4PER_TA_UART3 
                                                            */
        DMTIMER_DMC1MS2,                                   /* 19 : 0x48032000 
                                                            * :
                                                            * DMTIMER_DMC1MS */
        ATTILA_L4PER_TA_GPT2,                              /* 20 : 0x48033000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPT2 
                                                            */
        DMTIMER3,                                          /* 21 : 0x48034000 
                                                            * : DMTIMER */
        ATTILA_L4PER_TA_GPT3,                              /* 22 : 0x48035000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPT3 
                                                            */
        DMTIMER4,                                          /* 23 : 0x48036000 
                                                            * : DMTIMER */
        ATTILA_L4PER_TA_GPT4,                              /* 24 : 0x48037000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPT4 
                                                            */
        DMTIMER9,                                          /* 25 : 0x4803E000 
                                                            * : DMTIMER */
        ATTILA_L4PER_TA_GPT9,                              /* 26 : 0x4803F000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPT9 
                                                            */
        DSS_SS_FROM_L4_PER__DSS_FAMILY,                    /* 27 : 0x48040000 
                                                            * : DSS_FAMILY */
        DSS_SS_FROM_L4_PER__DISPC,                         /* 28 : 0x48041000 
                                                            * : DISPC */
        DSS_SS_FROM_L4_PER__RFBI,                          /* 29 : 0x48042000 
                                                            * : RFBI */
        DSS_SS_FROM_L4_PER__VENC,                          /* 30 : 0x48043000 
                                                            * : VENC */
        DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1,          /* 31 : 0x48044000 
                                                            * :
                                                            * DSI_PROTOCOL_ENGINE 
                                                            */
        DSS_SS_FROM_L4_PER__DSI_PHY1,                      /* 32 : 0x48044200 
                                                            * : DSI_PHY */
        DSS_SS_FROM_L4_PER__PLLCTRL1,                      /* 33 : 0x48044300 
                                                            * : PLLCTRL */
        DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2,          /* 34 : 0x48045000 
                                                            * :
                                                            * DSI_PROTOCOL_ENGINE 
                                                            */
        DSS_SS_FROM_L4_PER__DSI_PHY2,                      /* 35 : 0x48045200 
                                                            * : DSI_PHY */
        DSS_SS_FROM_L4_PER__PLLCTRL2,                      /* 36 : 0x48045300 
                                                            * : PLLCTRL */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_WP,                 /* 37 : 0x48046000 
                                                            * : HDMI_WP */
        DSS_SS_FROM_L4_PER__HDMI__PLLCTRL,                 /* 38 : 0x48046200 
                                                            * : PLLCTRL */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY,                /* 39 : 0x48046300 
                                                            * : HDMITXPHY */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM, /* 40 :
                                                                 * 0x48046400 
                                                                 * :
                                                                 * HDMI_IP_CORE_SYSTEM 
                                                                 */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT,  /* 41 :
                                                                 * 0x48046800 
                                                                 * :
                                                                 * HDMI_IP_CORE_GAMUT 
                                                                 */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO,    /* 42 
                                                                         * :
                                                                         * 0x48046900 
                                                                         * :
                                                                         * HDMI_IP_CORE_AUDIO_VIDEO 
                                                                         */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC,    /* 43 :
                                                                 * 0x48046D00 
                                                                 * :
                                                                 * HDMI_IP_CORE_CEC 
                                                                 */
        DSS_SS_FROM_L4_PER__DESHDCP,                       /* 44 : 0x48047000 
                                                            * : DESHDCP */
        ATTILA_L4PER_TA_DSS,                               /* 45 : 0x48050000 
                                                            * :
                                                            * ATTILA_L4PER_TA_DSS 
                                                            */
        GPIO2,                                             /* 46 : 0x48055000 
                                                            * : GPIO_V2 */
        ATTILA_L4PER_TA_GPIO2,                             /* 47 : 0x48056000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPIO2 
                                                            */
        GPIO3,                                             /* 48 : 0x48057000 
                                                            * : GPIO_V2 */
        ATTILA_L4PER_TA_GPIO3,                             /* 49 : 0x48058000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPIO3 
                                                            */
        GPIO4,                                             /* 50 : 0x48059000 
                                                            * : GPIO_V2 */
        ATTILA_L4PER_TA_GPIO4,                             /* 51 : 0x4805A000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPIO4 
                                                            */
        GPIO5,                                             /* 52 : 0x4805B000 
                                                            * : GPIO_V2 */
        ATTILA_L4PER_TA_GPIO5,                             /* 53 : 0x4805C000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPIO5 
                                                            */
        GPIO6,                                             /* 54 : 0x4805D000 
                                                            * : GPIO_V2 */
        ATTILA_L4PER_TA_GPIO6,                             /* 55 : 0x4805E000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPIO6 
                                                            */
        MSHSI2COCP3,                                       /* 56 : 0x48060000 
                                                            * : MSHSI2COCP */
        ATTILA_L4PER_TA_I2C3,                              /* 57 : 0x48061000 
                                                            * :
                                                            * ATTILA_L4PER_TA_I2C3 
                                                            */
        UART1,                                             /* 58 : 0x4806A000 
                                                            * : UART */
        ATTILA_L4PER_TA_UART1,                             /* 59 : 0x4806B000 
                                                            * :
                                                            * ATTILA_L4PER_TA_UART1 
                                                            */
        UART2,                                             /* 60 : 0x4806C000 
                                                            * : UART */
        ATTILA_L4PER_TA_UART2,                             /* 61 : 0x4806D000 
                                                            * :
                                                            * ATTILA_L4PER_TA_UART2 
                                                            */
        UART4,                                             /* 62 : 0x4806E000 
                                                            * : UART */
        ATTILA_L4PER_TA_UART4,                             /* 63 : 0x4806F000 
                                                            * :
                                                            * ATTILA_L4PER_TA_UART4 
                                                            */
        MSHSI2COCP1,                                       /* 64 : 0x48070000 
                                                            * : MSHSI2COCP */
        ATTILA_L4PER_TA_I2C1,                              /* 65 : 0x48071000 
                                                            * :
                                                            * ATTILA_L4PER_TA_I2C1 
                                                            */
        MSHSI2COCP2,                                       /* 66 : 0x48072000 
                                                            * : MSHSI2COCP */
        ATTILA_L4PER_TA_I2C2,                              /* 67 : 0x48073000 
                                                            * :
                                                            * ATTILA_L4PER_TA_I2C2 
                                                            */
        SLIMBUS2,                                          /* 68 : 0x48076000 
                                                            * : SLIMBUS */
        ATTILA_L4PER_TA_SLIMBUS2,                          /* 69 : 0x48077000 
                                                            * :
                                                            * ATTILA_L4PER_TA_SLIMBUS2 
                                                            */
        ELM,                                               /* 70 : 0x48078000 
                                                            * : ELM */
        ATTILA_L4PER_TA_ELM,                               /* 71 : 0x48079000 
                                                            * :
                                                            * ATTILA_L4PER_TA_ELM 
                                                            */
        DMTIMER_DMC1MS10,                                  /* 72 : 0x48086000 
                                                            * :
                                                            * DMTIMER_DMC1MS */
        ATTILA_L4PER_TA_GPT10,                             /* 73 : 0x48087000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPT10 
                                                            */
        DMTIMER11,                                         /* 74 : 0x48088000 
                                                            * : DMTIMER */
        ATTILA_L4PER_TA_GPT11,                             /* 75 : 0x48089000 
                                                            * :
                                                            * ATTILA_L4PER_TA_GPT11 
                                                            */
        RNGEIP75T,                                         /* 76 : 0x48090000 
                                                            * : RNGEIP75T */
        ATTILA_L4PER_TA_RNG,                               /* 77 : 0x48092000 
                                                            * :
                                                            * ATTILA_L4PER_TA_RNG 
                                                            */
        MCBSPLP4,                                          /* 78 : 0x48096000 
                                                            * : TEST_BENCH */
        ATTILA_L4PER_TA_MCBSP4,                            /* 79 : 0x48097000 
                                                            * :
                                                            * ATTILA_L4PER_TA_MCBSP4 
                                                            */
        MCSPI1,                                            /* 80 : 0x48098000 
                                                            * : MCSPI */
        ATTILA_L4PER_TA_MCSPI1,                            /* 81 : 0x48099000 
                                                            * :
                                                            * ATTILA_L4PER_TA_MCSPI1 
                                                            */
        MCSPI2,                                            /* 82 : 0x4809A000 
                                                            * : MCSPI */
        ATTILA_L4PER_TA_MCSPI2,                            /* 83 : 0x4809B000 
                                                            * :
                                                            * ATTILA_L4PER_TA_MCSPI2 
                                                            */
        MMCHS1,                                            /* 84 : 0x4809C000 
                                                            * : MMCHS */
        ATTILA_L4PER_TA_HSMMC1,                            /* 85 : 0x4809D000 
                                                            * :
                                                            * ATTILA_L4PER_TA_HSMMC1 
                                                            */
        MS_PRO_HG,                                         /* 86 : 0x4809E000 
                                                            * : TEST_BENCH */
        ATTILA_L4PER_TA_MSPROHG,                           /* 87 : 0x4809F000 
                                                            * :
                                                            * ATTILA_L4PER_TA_MSPROHG 
                                                            */
        CRYPTO_DMA,                                        /* 88 : 0x480A2000 
                                                            * : CDMA */
        ATTILA_L4PER_TA_CRYPTODMA,                         /* 89 : 0x480A3000 
                                                            * :
                                                            * ATTILA_L4PER_TA_CRYPTODMA 
                                                            */
        DESEIP16T,                                         /* 90 : 0x480A4000 
                                                            * : DESEIP16T */
        ATTILA_L4PER_TA_DES3DES1,                          /* 91 : 0x480A6000 
                                                            * :
                                                            * ATTILA_L4PER_TA_DES3DES1 
                                                            */
        PKAEIP29T,                                         /* 92 : 0x480A8000 
                                                            * : PKAEIP29T */
        ATTILA_L4PER_TA_FPKA,                              /* 93 : 0x480AC000 
                                                            * :
                                                            * ATTILA_L4PER_TA_FPKA 
                                                            */
        MMC_SD3,                                           /* 94 : 0x480AD000 
                                                            * : MMCHS */
        ATTILA_L4PER_TA_HSMMC3,                            /* 95 : 0x480AE000 
                                                            * :
                                                            * ATTILA_L4PER_TA_HSMMC3 
                                                            */
        ATTILA_L4PER_TA_MGATE,                             /* 96 : 0x480B1000 
                                                            * :
                                                            * ATTILA_L4PER_TA_MGATE 
                                                            */
        HDQW,                                              /* 97 : 0x480B2000 
                                                            * : HDQW */
        ATTILA_L4PER_TA_HDQ1W,                             /* 98 : 0x480B3000 
                                                            * :
                                                            * ATTILA_L4PER_TA_HDQ1W 
                                                            */
        MMCHS2,                                            /* 99 : 0x480B4000 
                                                            * : MMCHS */
        ATTILA_L4PER_TA_HSMMC2,                            /* 100 :
                                                            * 0x480B5000 :
                                                            * ATTILA_L4PER_TA_HSMMC2 
                                                            */
        MMCHS6,                                            /* 101 :
                                                            * 0x480B6000 :
                                                            * MMCHS */
        ATTILA_L4PER_TA_HSMMC6,                            /* 102 :
                                                            * 0x480B7000 :
                                                            * ATTILA_L4PER_TA_HSMMC6 
                                                            */
        MCSPI3,                                            /* 103 :
                                                            * 0x480B8000 :
                                                            * MCSPI */
        ATTILA_L4PER_TA_MCSPI3,                            /* 104 :
                                                            * 0x480B9000 :
                                                            * ATTILA_L4PER_TA_MCSPI3 
                                                            */
        MCSPI4,                                            /* 105 :
                                                            * 0x480BA000 :
                                                            * MCSPI */
        ATTILA_L4PER_TA_MCSPI4,                            /* 106 :
                                                            * 0x480BB000 :
                                                            * ATTILA_L4PER_TA_MCSPI4 
                                                            */
        MMC_SD4,                                           /* 107 :
                                                            * 0x480D1000 :
                                                            * MMCHS */
        ATTILA_L4PER_TA_HSMMC4,                            /* 108 :
                                                            * 0x480D2000 :
                                                            * ATTILA_L4PER_TA_HSMMC4 
                                                            */
        MMC_SD5,                                           /* 109 :
                                                            * 0x480D5000 :
                                                            * MMCHS */
        ATTILA_L4PER_TA_HSMMC5,                            /* 110 :
                                                            * 0x480D6000 :
                                                            * ATTILA_L4PER_TA_HSMMC5 
                                                            */
        MSHSI2COCP4,                                       /* 111 :
                                                            * 0x48350000 :
                                                            * MSHSI2COCP */
        ATTILA_L4PER_TA_I2C4,                              /* 112 :
                                                            * 0x48351000 :
                                                            * ATTILA_L4PER_TA_I2C4 
                                                            */
        MCASP2,                                            /* 113 :
                                                            * 0x48354000 :
                                                            * MCASP */
        ATTILA_L4PER_TA_MCASP2_CFG,                        /* 114 :
                                                            * 0x48356000 :
                                                            * ATTILA_L4PER_TA_MCASP2_CFG 
                                                            */
        ATTILA_L4PER_TA_MCASP2_DMA,                        /* 115 :
                                                            * 0x48358000 :
                                                            * ATTILA_L4PER_TA_MCASP2_DMA 
                                                            */
        MCASP3,                                            /* 116 :
                                                            * 0x4835A000 :
                                                            * MCASP */
        ATTILA_L4PER_TA_MCASP3_CFG,                        /* 117 :
                                                            * 0x4835C000 :
                                                            * ATTILA_L4PER_TA_MCASP3_CFG 
                                                            */
        ATTILA_L4PER_TA_MCASP3_DMA,                        /* 118 :
                                                            * 0x4835E000 :
                                                            * ATTILA_L4PER_TA_MCASP3_DMA 
                                                            */
        ATTILA_L4PER_TA_ADC,                               /* 119 :
                                                            * 0x48361000 :
                                                            * ATTILA_L4PER_TA_ADC 
                                                            */
        ATTILA_L4PER_TA_HECC1,                             /* 120 :
                                                            * 0x48363000 :
                                                            * ATTILA_L4PER_TA_HECC1 
                                                            */
        ATTILA_L4PER_TA_HECC2,                             /* 121 :
                                                            * 0x48365000 :
                                                            * ATTILA_L4PER_TA_HECC2 
                                                            */
        ABESS_L4_LA,                                       /* 122 :
                                                            * 0x49000000 :
                                                            * ABESS_L4_LA */
        ABESS_L4_IA_IP0,                                   /* 123 :
                                                            * 0x49000400 :
                                                            * ABESS_L4_IA_IP0 
                                                            */
        ABESS_L4_IA_IP1,                                   /* 124 :
                                                            * 0x49000800 :
                                                            * ABESS_L4_IA_IP1 
                                                            */
        ABESS_L4_IA_IP2,                                   /* 125 :
                                                            * 0x49000C00 :
                                                            * ABESS_L4_IA_IP2 
                                                            */
        ABESS_L4_IA_IP3,                                   /* 126 :
                                                            * 0x49001000 :
                                                            * ABESS_L4_IA_IP3 
                                                            */
        ABESS_L4_AP,                                       /* 127 :
                                                            * 0x49001800 :
                                                            * ABESS_L4_AP */
        ABESS_L4_TA_GPTIMER5,                              /* 128 :
                                                            * 0x49002000 :
                                                            * ABESS_L4_TA_GPTIMER5 
                                                            */
        ABESS_L4_TA_GPTIMER6,                              /* 129 :
                                                            * 0x49002400 :
                                                            * ABESS_L4_TA_GPTIMER6 
                                                            */
        ABESS_L4_TA_GPTIMER7,                              /* 130 :
                                                            * 0x49002800 :
                                                            * ABESS_L4_TA_GPTIMER7 
                                                            */
        ABESS_L4_TA_GPTIMER8,                              /* 131 :
                                                            * 0x49002C00 :
                                                            * ABESS_L4_TA_GPTIMER8 
                                                            */
        ABESS_L4_TA_MCASP1_CFG,                            /* 132 :
                                                            * 0x49003000 :
                                                            * ABESS_L4_TA_MCASP1_CFG 
                                                            */
        ABESS_L4_TA_MCASP1_DMA,                            /* 133 :
                                                            * 0x49003400 :
                                                            * ABESS_L4_TA_MCASP1_DMA 
                                                            */
        ABESS_L4_TA_MCBSPLP1,                              /* 134 :
                                                            * 0x49003800 :
                                                            * ABESS_L4_TA_MCBSPLP1 
                                                            */
        ABESS_L4_TA_MCBSPLP2,                              /* 135 :
                                                            * 0x49003C00 :
                                                            * ABESS_L4_TA_MCBSPLP2 
                                                            */
        ABESS_L4_TA_MCBSPLP3,                              /* 136 :
                                                            * 0x49004000 :
                                                            * ABESS_L4_TA_MCBSPLP3 
                                                            */
        ABESS_L4_TA_MCPDM,                                 /* 137 :
                                                            * 0x49004400 :
                                                            * ABESS_L4_TA_MCPDM 
                                                            */
        ABESS_L4_TA_SLIMBUS1,                              /* 138 :
                                                            * 0x49004800 :
                                                            * ABESS_L4_TA_SLIMBUS1 
                                                            */
        ABESS_L4_TA_WDT3,                                  /* 139 :
                                                            * 0x49004C00 :
                                                            * ABESS_L4_TA_WDT3 
                                                            */
        ABESS_L4_TA_DMIC,                                  /* 140 :
                                                            * 0x49005000 :
                                                            * ABESS_L4_TA_DMIC 
                                                            */
        ABESS_L4_TA_AESS_TARG,                             /* 141 :
                                                            * 0x49005400 :
                                                            * ABESS_L4_TA_AESS_TARG 
                                                            */
        MCBSPLP1,                                          /* 142 :
                                                            * 0x49022000 :
                                                            * MCBSPLP */
        MCBSPLP2,                                          /* 143 :
                                                            * 0x49024000 :
                                                            * MCBSPLP */
        MCBSPLP3,                                          /* 144 :
                                                            * 0x49026000 :
                                                            * MCBSPLP */
        MCASP_CFG,                                         /* 145 :
                                                            * 0x49028000 :
                                                            * MCASP */
        MCASP_DMA,                                         /* 146 :
                                                            * 0x4902A000 :
                                                            * MCASP */
        SLIMBUS1,                                          /* 147 :
                                                            * 0x4902C000 :
                                                            * SLIMBUS */
        DMIC,                                              /* 148 :
                                                            * 0x4902E000 :
                                                            * DMIC */
        WATCHDOGOCP2,                                      /* 149 :
                                                            * 0x49030000 :
                                                            * WATCHDOGOCP2 */
        MCPDM,                                             /* 150 :
                                                            * 0x49032000 :
                                                            * MCPDM */
        DMTIMER5,                                          /* 151 :
                                                            * 0x49038000 :
                                                            * DMTIMER */
        DMTIMER6,                                          /* 152 :
                                                            * 0x4903A000 :
                                                            * DMTIMER */
        DMTIMER7,                                          /* 153 :
                                                            * 0x4903C000 :
                                                            * DMTIMER */
        DMTIMER8,                                          /* 154 :
                                                            * 0x4903E000 :
                                                            * DMTIMER */
        AESS,                                              /* 155 :
                                                            * 0x490F1000 :
                                                            * AESS */
        ATTILA_L4CFG_AP,                                   /* 156 :
                                                            * 0x4A000000 :
                                                            * ATTILA_L4CFG_AP 
                                                            */
        ATTILA_L4CFG_LA,                                   /* 157 :
                                                            * 0x4A000800 :
                                                            * ATTILA_L4CFG_LA 
                                                            */
        ATTILA_L4CFG_IA_IP0,                               /* 158 :
                                                            * 0x4A001000 :
                                                            * ATTILA_L4CFG_IA_IP0 
                                                            */
        ATTILA_CONTROL_CORE,                               /* 159 :
                                                            * 0x4A002000 :
                                                            * ATTILA_CONTROL_CORE 
                                                            */
        ATTILA_L4CFG_TA_ATTILA_CORE_CTRL,                  /* 160 :
                                                            * 0x4A003000 :
                                                            * ATTILA_L4CFG_TA_ATTILA_CORE_CTRL 
                                                            */
        OCP_SOCKET_CM1,                                    /* 161 :
                                                            * 0x4A004000 :
                                                            * OCP_SOCKET_CM1 */
        CKGEN_CM1,                                         /* 162 :
                                                            * 0x4A004100 :
                                                            * CKGEN_CM1 */
        MPU_CM1,                                           /* 163 :
                                                            * 0x4A004300 :
                                                            * MPU_CM1 */
        TESLA_CM1,                                         /* 164 :
                                                            * 0x4A004400 :
                                                            * TESLA_CM1 */
        ABE_CM1,                                           /* 165 :
                                                            * 0x4A004500 :
                                                            * ABE_CM1 */
        RESTORE_CM1,                                       /* 166 :
                                                            * 0x4A004E00 :
                                                            * RESTORE_CM1 */
        INSTR_CM1,                                         /* 167 :
                                                            * 0x4A004F00 :
                                                            * CMI */
        ATTILA_L4CFG_TA_CM1,                               /* 168 :
                                                            * 0x4A005000 :
                                                            * ATTILA_L4CFG_TA_CM1 
                                                            */
        OCP_SOCKET_CM2,                                    /* 169 :
                                                            * 0x4A008000 :
                                                            * OCP_SOCKET_CM2 */
        CKGEN_CM2,                                         /* 170 :
                                                            * 0x4A008100 :
                                                            * CKGEN_CM2 */
        ALWAYS_ON_CM2,                                     /* 171 :
                                                            * 0x4A008600 :
                                                            * ALWAYS_ON_CM2 */
        CORE_CM2,                                          /* 172 :
                                                            * 0x4A008700 :
                                                            * CORE_CM2 */
        IVAHD_CM2,                                         /* 173 :
                                                            * 0x4A008F00 :
                                                            * IVAHD_CM2 */
        CAM_CM2,                                           /* 174 :
                                                            * 0x4A009000 :
                                                            * CAM_CM2 */
        DSS_CM2,                                           /* 175 :
                                                            * 0x4A009100 :
                                                            * DSS_CM2 */
        GFX_CM2,                                           /* 176 :
                                                            * 0x4A009200 :
                                                            * GFX_CM2 */
        L3INIT_CM2,                                        /* 177 :
                                                            * 0x4A009300 :
                                                            * L3INIT_CM2 */
        L4PER_CM2,                                         /* 178 :
                                                            * 0x4A009400 :
                                                            * L4PER_CM2 */
        CEFUSE_CM2,                                        /* 179 :
                                                            * 0x4A009600 :
                                                            * CEFUSE_CM2 */
        RESTORE_CM2,                                       /* 180 :
                                                            * 0x4A009E00 :
                                                            * RESTORE_CM2 */
        INSTR_CM2,                                         /* 181 :
                                                            * 0x4A009F00 :
                                                            * CMI */
        ATTILA_L4CFG_TA_CM2,                               /* 182 :
                                                            * 0x4A00A000 :
                                                            * ATTILA_L4CFG_TA_CM2 
                                                            */
        SYSTEM_DMA,                                        /* 183 :
                                                            * 0x4A056000 :
                                                            * SDMA */
        ATTILA_L4CFG_TA_SDMA,                              /* 184 :
                                                            * 0x4A057000 :
                                                            * ATTILA_L4CFG_TA_SDMA 
                                                            */
        SYSTEM_32,                                         /* 185 :
                                                            * 0x4A058000 :
                                                            * SYSTEM_32 */
        DTE_CHANNELS,                                      /* 186 :
                                                            * 0x4A059800 :
                                                            * DTE_CHANNELS */
        HSI_32,                                            /* 187 :
                                                            * 0x4A05A000 :
                                                            * HSI_32 */
        ATTILA_L4CFG_TA_HSI,                               /* 188 :
                                                            * 0x4A05C000 :
                                                            * ATTILA_L4CFG_TA_HSI 
                                                            */
        ATTILA_L4CFG_TA_SAR_ROM,                           /* 189 :
                                                            * 0x4A060000 :
                                                            * ATTILA_L4CFG_TA_SAR_ROM 
                                                            */
        USBTLLHS_CONFIG,                                   /* 190 :
                                                            * 0x4A062000 :
                                                            * USBTLLHS_CONFIG 
                                                            */
        USBTLLHS_ULPI,                                     /* 191 :
                                                            * 0x4A062800 :
                                                            * USBTLLHS_ULPI */
        ATTILA_L4CFG_TA_USBTLL,                            /* 192 :
                                                            * 0x4A063000 :
                                                            * ATTILA_L4CFG_TA_USBTLL 
                                                            */
        UHH_CONFIG,                                        /* 193 :
                                                            * 0x4A064000 :
                                                            * UHH_CONFIG */
        OHCI,                                              /* 194 :
                                                            * 0x4A064800 :
                                                            * OHCI */
        EHCI,                                              /* 195 :
                                                            * 0x4A064C00 :
                                                            * EHCI */
        ATTILA_L4CFG_TA_USBHOSTHS,                         /* 196 :
                                                            * 0x4A065000 :
                                                            * ATTILA_L4CFG_TA_USBHOSTHS 
                                                            */
        TESLASS_MMU,                                       /* 197 :
                                                            * 0x4A066000 :
                                                            * TESLASS_MMU */
        ATTILA_L4CFG_TA_TESLA,                             /* 198 :
                                                            * 0x4A067000 :
                                                            * ATTILA_L4CFG_TA_TESLA 
                                                            */
        UNIPRO_REG,                                        /* 199 :
                                                            * 0x4A068000 :
                                                            * UNIPRO_REG */
        TX_PHY,                                            /* 200 :
                                                            * 0x4A068130 :
                                                            * DSI_PHY */
        RX_PHY,                                            /* 201 :
                                                            * 0x4A068170 :
                                                            * CAMERARX_CORE */
        UNIPRO_RMM,                                        /* 202 :
                                                            * 0x4A069000 :
                                                            * UNIPRO_RMM */
        ATTILA_L4CFG_TA_UNIPRO1,                           /* 203 :
                                                            * 0x4A06C000 :
                                                            * ATTILA_L4CFG_TA_UNIPRO1 
                                                            */
        ATTILA_L4CFG_TA_TPPSS_CFG,                         /* 204 :
                                                            * 0x4A0A0000 :
                                                            * ATTILA_L4CFG_TA_TPPSS_CFG 
                                                            */
        USBFSHOST,                                         /* 205 :
                                                            * 0x4A0A9000 :
                                                            * USBFSHOST */
        ATTILA_L4CFG_TA_USBFS,                             /* 206 :
                                                            * 0x4A0AA000 :
                                                            * ATTILA_L4CFG_TA_USBFS 
                                                            */
        USB_OTGHS,                                         /* 207 :
                                                            * 0x4A0AB000 :
                                                            * TEST_BENCH */
        ATTILA_L4CFG_TA_USBOTGHS,                          /* 208 :
                                                            * 0x4A0AC000 :
                                                            * ATTILA_L4CFG_TA_USBOTGHS 
                                                            */
        USBPHY,                                            /* 209 :
                                                            * 0x4A0AD000 :
                                                            * TEST_BENCH */
        ATTILA_L4CFG_TA_USBPHY,                            /* 210 :
                                                            * 0x4A0AE000 :
                                                            * ATTILA_L4CFG_TA_USBPHY 
                                                            */
        ICR_MPU_PORTA,                                     /* 211 :
                                                            * 0x4A0B6000 :
                                                            * TEST_BENCH */
        ATTILA_L4CFG_TA_MODEMICRA,                         /* 212 :
                                                            * 0x4A0B7000 :
                                                            * ATTILA_L4CFG_TA_MODEMICRA 
                                                            */
        D2D_INTERRUPT_INTH,                                /* 213 :
                                                            * 0x4A0C7000 :
                                                            * TEST_BENCH */
        ATTILA_L4CFG_TA_MODEMINTC,                         /* 214 :
                                                            * 0x4A0C8000 :
                                                            * ATTILA_L4CFG_TA_MODEMINTC 
                                                            */
        ICR_MPU_PORTB,                                     /* 215 :
                                                            * 0x4A0CD000 :
                                                            * TEST_BENCH */
        ATTILA_L4CFG_TA_MODEMICRB,                         /* 216 :
                                                            * 0x4A0CE000 :
                                                            * ATTILA_L4CFG_TA_MODEMICRB 
                                                            */
        SMARTREFLEX_MPU,                                   /* 217 :
                                                            * 0x4A0D9000 :
                                                            * SMARTREFLEX_C1 */
        ATTILA_L4CFG_TA_SR1,                               /* 218 :
                                                            * 0x4A0DA000 :
                                                            * ATTILA_L4CFG_TA_SR1 
                                                            */
        SMARTREFLEX_IVA,                                   /* 219 :
                                                            * 0x4A0DB000 :
                                                            * SMARTREFLEX_C1 */
        ATTILA_L4CFG_TA_SR2,                               /* 220 :
                                                            * 0x4A0DC000 :
                                                            * ATTILA_L4CFG_TA_SR2 
                                                            */
        SMARTREFLEX_CORE,                                  /* 221 :
                                                            * 0x4A0DD000 :
                                                            * SMARTREFLEX_C1 */
        ATTILA_L4CFG_TA_SR3,                               /* 222 :
                                                            * 0x4A0DE000 :
                                                            * ATTILA_L4CFG_TA_SR3 
                                                            */
        CPFROM,                                            /* 223 :
                                                            * 0x4A0E0000 :
                                                            * TEST_BENCH */
        ATTILA_L4CFG_TA_CUSTEFUSECTRL,                     /* 224 :
                                                            * 0x4A0E1000 :
                                                            * ATTILA_L4CFG_TA_CUSTEFUSECTRL 
                                                            */
        EMAC_RMII,                                         /* 225 :
                                                            * 0x4A0E4000 :
                                                            * TEST_BENCH */
        ATTILA_L4CFG_TA_EMAC,                              /* 226 :
                                                            * 0x4A0E8000 :
                                                            * ATTILA_L4CFG_TA_EMAC 
                                                            */
        DEI_SS,                                            /* 227 :
                                                            * 0x4A0EC000 :
                                                            * TEST_BENCH */
        ATTILA_L4CFG_TA_DEISS,                             /* 228 :
                                                            * 0x4A0ED000 :
                                                            * ATTILA_L4CFG_TA_DEISS 
                                                            */
        SATA,                                              /* 229 :
                                                            * 0x4A0EE000 :
                                                            * TEST_BENCH */
        ATTILA_L4CFG_TA_SATA,                              /* 230 :
                                                            * 0x4A0EF000 :
                                                            * ATTILA_L4CFG_TA_SATA 
                                                            */
        MLB,                                               /* 231 :
                                                            * 0x4A0F4000 :
                                                            * MLB */
        ATTILA_L4CFG_TA_MAILBOX,                           /* 232 :
                                                            * 0x4A0F5000 :
                                                            * ATTILA_L4CFG_TA_MAILBOX 
                                                            */
        SPINLOCK,                                          /* 233 :
                                                            * 0x4A0F6000 :
                                                            * SPINLOCK */
        ATTILA_L4CFG_TA_SPINLOCK,                          /* 234 :
                                                            * 0x4A0F7000 :
                                                            * ATTILA_L4CFG_TA_SPINLOCK 
                                                            */
        DEVICE_CORE_CONTROL_MODULE,                        /* 235 :
                                                            * 0x4A100000 :
                                                            * TEST_BENCH */
        ATTILA_L4CFG_TA_DEVICE_CORE_CTRL,                  /* 236 :
                                                            * 0x4A101000 :
                                                            * ATTILA_L4CFG_TA_DEVICE_CORE_CTRL 
                                                            */
        OCP_WP_CORE,                                       /* 237 :
                                                            * 0x4A102000 :
                                                            * OCP_WP_NOC_C1 */
        ATTILA_L4CFG_TA_OCPWPSHARED,                       /* 238 :
                                                            * 0x4A103000 :
                                                            * ATTILA_L4CFG_TA_OCPWPSHARED 
                                                            */
        ATTILA_L4CFG_TA_IEEE1500OCP,                       /* 239 :
                                                            * 0x4A109000 :
                                                            * ATTILA_L4CFG_TA_IEEE1500OCP 
                                                            */
        FDIF,                                              /* 240 :
                                                            * 0x4A10A000 :
                                                            * FDIF */
        ATTILA_L4CFG_TA_FACEDETECT,                        /* 241 :
                                                            * 0x4A10B000 :
                                                            * ATTILA_L4CFG_TA_FACEDETECT 
                                                            */
        SECURITYCORE_OCP_FW_SAD2D_ATTILA,                  /* 242 :
                                                            * 0x4A204000 :
                                                            * SECURITYCORE_OCP_FW_SAD2D_ATTILA 
                                                            */
        ATTILA_L4CFG_TA_SAD2DFW,                           /* 243 :
                                                            * 0x4A205000 :
                                                            * ATTILA_L4CFG_TA_SAD2DFW 
                                                            */
        SECURITYCORE_C2C_TARG,                             /* 244 :
                                                            * 0x4A206000 :
                                                            * SECURITYCORE_C2C_TARG 
                                                            */
        ATTILA_L4CFG_TA_MODEMFW,                           /* 245 :
                                                            * 0x4A207000 :
                                                            * ATTILA_L4CFG_TA_MODEMFW 
                                                            */
        ATTILA_L4CFG_TA_EXPTFW,                            /* 246 :
                                                            * 0x4A20B000 :
                                                            * ATTILA_L4CFG_TA_EXPTFW 
                                                            */
        SECURITYCORE_OCP_FW_EMIF_ATTILA,                   /* 247 :
                                                            * 0x4A20C000 :
                                                            * SECURITYCORE_OCP_FW_EMIF_ATTILA 
                                                            */
        ATTILA_L4CFG_TA_EMIFFW,                            /* 248 :
                                                            * 0x4A20D000 :
                                                            * ATTILA_L4CFG_TA_EMIFFW 
                                                            */
        SECURITYCORE_GPMC,                                 /* 249 :
                                                            * 0x4A210000 :
                                                            * SECURITYCORE_GPMC 
                                                            */
        ATTILA_L4CFG_TA_GPMCFW,                            /* 250 :
                                                            * 0x4A211000 :
                                                            * ATTILA_L4CFG_TA_GPMCFW 
                                                            */
        SECURITYCORE_OCMRAM,                               /* 251 :
                                                            * 0x4A212000 :
                                                            * SECURITYCORE_OCMRAM 
                                                            */
        ATTILA_L4CFG_TA_OCMCRAMFW,                         /* 252 :
                                                            * 0x4A213000 :
                                                            * ATTILA_L4CFG_TA_OCMCRAMFW 
                                                            */
        SECURITYCORE_SGX,                                  /* 253 :
                                                            * 0x4A214000 :
                                                            * SECURITYCORE_SGX 
                                                            */
        ATTILA_L4CFG_TA_SGXFW,                             /* 254 :
                                                            * 0x4A215000 :
                                                            * ATTILA_L4CFG_TA_SGXFW 
                                                            */
        SECURITYCORE_ISS,                                  /* 255 :
                                                            * 0x4A216000 :
                                                            * SECURITYCORE_ISS 
                                                            */
        ATTILA_L4CFG_TA_ISSFW,                             /* 256 :
                                                            * 0x4A217000 :
                                                            * ATTILA_L4CFG_TA_ISSFW 
                                                            */
        SECURITYCORE_DUCATI,                               /* 257 :
                                                            * 0x4A218000 :
                                                            * SECURITYCORE_DUCATI 
                                                            */
        ATTILA_L4CFG_TA_DUCATIFW,                          /* 258 :
                                                            * 0x4A219000 :
                                                            * ATTILA_L4CFG_TA_DUCATIFW 
                                                            */
        SECURITYCORE_DSS,                                  /* 259 :
                                                            * 0x4A21C000 :
                                                            * SECURITYCORE_DSS 
                                                            */
        ATTILA_L4CFG_TA_DSSFW,                             /* 260 :
                                                            * 0x4A21D000 :
                                                            * ATTILA_L4CFG_TA_DSSFW 
                                                            */
        SECURITYCORE_SL2,                                  /* 261 :
                                                            * 0x4A21E000 :
                                                            * SECURITYCORE_SL2 
                                                            */
        ATTILA_L4CFG_TA_SL2FW,                             /* 262 :
                                                            * 0x4A21F000 :
                                                            * ATTILA_L4CFG_TA_SL2FW 
                                                            */
        SECURITYCORE_IVAHD,                                /* 263 :
                                                            * 0x4A220000 :
                                                            * SECURITYCORE_IVAHD 
                                                            */
        ATTILA_L4CFG_TA_IVAHDFW,                           /* 264 :
                                                            * 0x4A221000 :
                                                            * ATTILA_L4CFG_TA_IVAHDFW 
                                                            */
        SECURITYCORE_EMUSS,                                /* 265 :
                                                            * 0x4A226000 :
                                                            * SECURITYCORE_EMUSS 
                                                            */
        ATTILA_L4CFG_TA_EMUSSFW,                           /* 266 :
                                                            * 0x4A227000 :
                                                            * ATTILA_L4CFG_TA_EMUSSFW 
                                                            */
        SECURITYCORE_ABE,                                  /* 267 :
                                                            * 0x4A228000 :
                                                            * SECURITYCORE_ABE 
                                                            */
        ATTILA_L4CFG_TA_ABEFW,                             /* 268 :
                                                            * 0x4A229000 :
                                                            * ATTILA_L4CFG_TA_ABEFW 
                                                            */
        SECURITYCORE_CRYPTO,                               /* 269 :
                                                            * 0x4A22A000 :
                                                            * SECURITYCORE_CRYPTO 
                                                            */
        ATTILA_L4CFG_TA_CRYPTOFW,                          /* 270 :
                                                            * 0x4A22B000 :
                                                            * ATTILA_L4CFG_TA_CRYPTOFW 
                                                            */
        ATTILA_L4WKUP_AP,                                  /* 271 :
                                                            * 0x4A300000 :
                                                            * ATTILA_L4WKUP_AP 
                                                            */
        ATTILA_L4WKUP_LA,                                  /* 272 :
                                                            * 0x4A300800 :
                                                            * ATTILA_L4WKUP_LA 
                                                            */
        ATTILA_L4WKUP_IA_IP0,                              /* 273 :
                                                            * 0x4A301000 :
                                                            * ATTILA_L4WKUP_IA_IP0 
                                                            */
        SYNCTIMER32K,                                      /* 274 :
                                                            * 0x4A304000 :
                                                            * SYNCTIMER32K */
        ATTILA_L4WKUP_TA_SYNCTIMER32K,                     /* 275 :
                                                            * 0x4A305000 :
                                                            * ATTILA_L4WKUP_TA_SYNCTIMER32K 
                                                            */
        OCP_SOCKET_PRM,                                    /* 276 :
                                                            * 0x4A306000 :
                                                            * OCP_SOCKET_PRM */
        CKGEN_PRM,                                         /* 277 :
                                                            * 0x4A306100 :
                                                            * CKGEN_PRM */
        MPU_PRM,                                           /* 278 :
                                                            * 0x4A306300 :
                                                            * MPU_PRM */
        TESLA_PRM,                                         /* 279 :
                                                            * 0x4A306400 :
                                                            * TESLA_PRM */
        ABE_PRM,                                           /* 280 :
                                                            * 0x4A306500 :
                                                            * ABE_PRM */
        ALWAYS_ON_PRM,                                     /* 281 :
                                                            * 0x4A306600 :
                                                            * ALWAYS_ON_PRM */
        CORE_PRM,                                          /* 282 :
                                                            * 0x4A306700 :
                                                            * CORE_PRM */
        IVAHD_PRM,                                         /* 283 :
                                                            * 0x4A306F00 :
                                                            * IVAHD_PRM */
        CAM_PRM,                                           /* 284 :
                                                            * 0x4A307000 :
                                                            * CAM_PRM */
        DSS_PRM,                                           /* 285 :
                                                            * 0x4A307100 :
                                                            * DSS_PRM */
        GFX_PRM,                                           /* 286 :
                                                            * 0x4A307200 :
                                                            * GFX_PRM */
        L3INIT_PRM,                                        /* 287 :
                                                            * 0x4A307300 :
                                                            * L3INIT_PRM */
        L4PER_PRM,                                         /* 288 :
                                                            * 0x4A307400 :
                                                            * L4PER_PRM */
        CEFUSE_PRM,                                        /* 289 :
                                                            * 0x4A307600 :
                                                            * CEFUSE_PRM */
        WKUP_PRM,                                          /* 290 :
                                                            * 0x4A307700 :
                                                            * WKUP_PRM */
        WKUP_CM,                                           /* 291 :
                                                            * 0x4A307800 :
                                                            * WKUP_CM */
        EMU_PRM,                                           /* 292 :
                                                            * 0x4A307900 :
                                                            * EMU_PRM */
        EMU_CM,                                            /* 293 :
                                                            * 0x4A307A00 :
                                                            * EMU_CM */
        DEVICE_PRM,                                        /* 294 :
                                                            * 0x4A307B00 :
                                                            * DEVICE_PRM */
        INSTR_PRM,                                         /* 295 :
                                                            * 0x4A307F00 :
                                                            * PMI */
        ATTILA_L4WKUP_TA_PRM,                              /* 296 :
                                                            * 0x4A308000 :
                                                            * ATTILA_L4WKUP_TA_PRM 
                                                            */
        SCRM,                                              /* 297 :
                                                            * 0x4A30A000 :
                                                            * SCRM */
        ATTILA_L4WKUP_TA_SCRM,                             /* 298 :
                                                            * 0x4A30B000 :
                                                            * ATTILA_L4WKUP_TA_SCRM 
                                                            */
        ATTILA_CONTROL_WKUP,                               /* 299 :
                                                            * 0x4A30C000 :
                                                            * ATTILA_CONTROL_WKUP 
                                                            */
        ATTILA_L4WKUP_TA_ATTILA_WKUP_CTRL,                 /* 300 :
                                                            * 0x4A30D000 :
                                                            * ATTILA_L4WKUP_TA_ATTILA_WKUP_CTRL 
                                                            */
        GPIO1,                                             /* 301 :
                                                            * 0x4A310000 :
                                                            * GPIO_V2 */
        ATTILA_L4WKUP_TA_GPIO1,                            /* 302 :
                                                            * 0x4A311000 :
                                                            * ATTILA_L4WKUP_TA_GPIO1 
                                                            */
        WATCHDOGOCP2_2,                                    /* 303 :
                                                            * 0x4A314000 :
                                                            * WATCHDOGOCP2 */
        ATTILA_L4WKUP_TA_WDT2,                             /* 304 :
                                                            * 0x4A315000 :
                                                            * ATTILA_L4WKUP_TA_WDT2 
                                                            */
        DMTIMER_DMC1MS1,                                   /* 305 :
                                                            * 0x4A318000 :
                                                            * DMTIMER_DMC1MS */
        ATTILA_L4WKUP_TA_DM_TIMER1MS_1,                    /* 306 :
                                                            * 0x4A319000 :
                                                            * ATTILA_L4WKUP_TA_DM_TIMER1MS_1 
                                                            */
        ATTILA_L4WKUP_TA_RTC,                              /* 307 :
                                                            * 0x4A31B000 :
                                                            * ATTILA_L4WKUP_TA_RTC 
                                                            */
        KBDOCP,                                            /* 308 :
                                                            * 0x4A31C000 :
                                                            * KBDOCP */
        ATTILA_L4WKUP_TA_KBDOCP,                           /* 309 :
                                                            * 0x4A31D000 :
                                                            * ATTILA_L4WKUP_TA_KBDOCP 
                                                            */
        DEVICE_WKUP_CONTROL_MODULE,                        /* 310 :
                                                            * 0x4A31E000 :
                                                            * TEST_BENCH */
        ATTILA_L4WKUP_TA_DEVICE_WKUP_CTRL,                 /* 311 :
                                                            * 0x4A31F000 :
                                                            * ATTILA_L4WKUP_TA_DEVICE_WKUP_CTRL 
                                                            */
        DMTIMER12,                                         /* 312 :
                                                            * 0x4A320000 :
                                                            * DMTIMER */
        ATTILA_L4WKUP_TA_DM_TIMER_12,                      /* 313 :
                                                            * 0x4A321000 :
                                                            * ATTILA_L4WKUP_TA_DM_TIMER_12 
                                                            */
        WATCHDOGOCP2_1,                                    /* 314 :
                                                            * 0x4A322000 :
                                                            * WATCHDOGOCP2 */
        ATTILA_L4WKUP_TA_WDT1,                             /* 315 :
                                                            * 0x4A323000 :
                                                            * ATTILA_L4WKUP_TA_WDT1 
                                                            */
        USIMOCP,                                           /* 316 :
                                                            * 0x4A324000 :
                                                            * USIMOCP */
        ATTILA_L4WKUP_TA_USIMOCP,                          /* 317 :
                                                            * 0x4A325000 :
                                                            * ATTILA_L4WKUP_TA_USIMOCP 
                                                            */
        ATTILA_L4WKUP_TA_SAR_RAM,                          /* 318 :
                                                            * 0x4A32A000 :
                                                            * ATTILA_L4WKUP_TA_SAR_RAM 
                                                            */
        ATTILA_L4CFG_TA_L4WKUP,                            /* 319 :
                                                            * 0x4A340000 :
                                                            * ATTILA_L4CFG_TA_L4WKUP 
                                                            */
        SHAEIP75T1,                                        /* 320 :
                                                            * 0x4B000000 :
                                                            * SHAEIP75T */
        AESOCP2_1,                                         /* 321 :
                                                            * 0x4B400000 :
                                                            * AESEIP36T */
        AESOCP2_2,                                         /* 322 :
                                                            * 0x4B600000 :
                                                            * AESEIP36T */
        EMIF4D1,                                           /* 323 :
                                                            * 0x4C000000 :
                                                            * EMIF4D */
        EMIF4D2,                                           /* 324 :
                                                            * 0x4D000000 :
                                                            * EMIF4D */
        DMM__DMM,                                          /* 325 :
                                                            * 0x4E000000 :
                                                            * DMM_CORE */
        GPMC,                                              /* 326 :
                                                            * 0x50000000 :
                                                            * GPMC */
        CSETM,                                             /* 327 :
                                                            * 0x54140000 :
                                                            * CSETM */
        ICECR_CS,                                          /* 328 :
                                                            * 0x54143000 :
                                                            * ICECR_CS */
        I_DRM,                                             /* 329 :
                                                            * 0x54160000 :
                                                            * DRM */
        I_MIPI_STM,                                        /* 330 :
                                                            * 0x54161000 :
                                                            * MIPI_STM */
        I_CSETB,                                           /* 331 :
                                                            * 0x54162000 :
                                                            * CSETB */
        I_CSTPIU,                                          /* 332 :
                                                            * 0x54163000 :
                                                            * CSTPIU */
        I_CSTF1,                                           /* 333 :
                                                            * 0x54164000 :
                                                            * CSTF */
        I_CSTF2,                                           /* 334 :
                                                            * 0x54165000 :
                                                            * CSTF */
        RT0,                                               /* 335 :
                                                            * 0x54200000 :
                                                            * RT0 */
        ISS_REGS,                                          /* 336 :
                                                            * 0x55040000 :
                                                            * ISS_REGS */
        TCTRL,                                             /* 337 :
                                                            * 0x55040400 :
                                                            * TCTRL */
        CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1,              /* 338 :
                                                            * 0x55041000 :
                                                            * CSI2_RECEIVER_REGS1 
                                                            */
        CAMERARX_CORE1,                                    /* 339 :
                                                            * 0x55041170 :
                                                            * CAMERARX_CORE */
        CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2,              /* 340 :
                                                            * 0x550411C0 :
                                                            * CSI2_RECEIVER_REGS2 
                                                            */
        CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1,              /* 341 :
                                                            * 0x55041400 :
                                                            * CSI2_RECEIVER_REGS1 
                                                            */
        CAMERARX_CORE2,                                    /* 342 :
                                                            * 0x55041570 :
                                                            * CAMERARX_CORE */
        CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2,              /* 343 :
                                                            * 0x550415C0 :
                                                            * CSI2_RECEIVER_REGS2 
                                                            */
        CBUFF,                                             /* 344 :
                                                            * 0x55041800 :
                                                            * CBUFF */
        CCP2_RECEIVER,                                     /* 345 :
                                                            * 0x55041C00 :
                                                            * CCP2_RECEIVER */
        BTE,                                               /* 346 :
                                                            * 0x55042000 :
                                                            * BTE */
        I_ISP5_SYS1,                                       /* 347 :
                                                            * 0x55050000 :
                                                            * ISP5_SYS1 */
        I_ISP5_SYS2,                                       /* 348 :
                                                            * 0x550500A0 :
                                                            * ISP5_SYS2 */
        I_RESIZER,                                         /* 349 :
                                                            * 0x55050400 :
                                                            * RESIZER */
        I_IPIPE,                                           /* 350 :
                                                            * 0x55050800 :
                                                            * IPIPE */
        I_ISIF,                                            /* 351 :
                                                            * 0x55051000 :
                                                            * ISIF */
        I_IPIPEIF,                                         /* 352 :
                                                            * 0x55051200 :
                                                            * IPIPEIF */
        I_H3A,                                             /* 353 :
                                                            * 0x55051400 :
                                                            * H3A */
        SIMCOP_REGS,                                       /* 354 :
                                                            * 0x55060000 :
                                                            * SIMCOP_REGS */
        LDC,                                               /* 355 :
                                                            * 0x55060100 :
                                                            * LDC */
        IMX_A,                                             /* 356 :
                                                            * 0x55060180 :
                                                            * IMX4 */
        IMX_B,                                             /* 357 :
                                                            * 0x550601C0 :
                                                            * IMX4 */
        SIMCOP_DMA,                                        /* 358 :
                                                            * 0x55060200 :
                                                            * SIMCOP_DMA */
        VLCD,                                              /* 359 :
                                                            * 0x55060600 :
                                                            * VLCD */
        ROT,                                               /* 360 :
                                                            * 0x55060700 :
                                                            * ROT */
        NSF2,                                              /* 361 :
                                                            * 0x55060780 :
                                                            * NSF2 */
        DCT,                                               /* 362 :
                                                            * 0x55060800 :
                                                            * DCT */
        SGX540,                                            /* 363 :
                                                            * 0x56000000 :
                                                            * SGX540 */
        DSS_SS_FROM_L3__DSS_FAMILY,                        /* 364 :
                                                            * 0x58000000 :
                                                            * DSS_FAMILY */
        DSS_SS_FROM_L3__DISPC,                             /* 365 :
                                                            * 0x58001000 :
                                                            * DISPC */
        DSS_SS_FROM_L3__RFBI,                              /* 366 :
                                                            * 0x58002000 :
                                                            * RFBI */
        DSS_SS_FROM_L3__VENC,                              /* 367 :
                                                            * 0x58003000 :
                                                            * VENC */
        DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1,              /* 368 :
                                                            * 0x58004000 :
                                                            * DSI_PROTOCOL_ENGINE 
                                                            */
        DSS_SS_FROM_L3__DSI_PHY1,                          /* 369 :
                                                            * 0x58004200 :
                                                            * DSI_PHY */
        DSS_SS_FROM_L3__PLLCTRL1,                          /* 370 :
                                                            * 0x58004300 :
                                                            * PLLCTRL */
        DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2,              /* 371 :
                                                            * 0x58005000 :
                                                            * DSI_PROTOCOL_ENGINE 
                                                            */
        DSS_SS_FROM_L3__DSI_PHY2,                          /* 372 :
                                                            * 0x58005200 :
                                                            * DSI_PHY */
        DSS_SS_FROM_L3__PLLCTRL2,                          /* 373 :
                                                            * 0x58005300 :
                                                            * PLLCTRL */
        DSS_SS_FROM_L3__HDMI__HDMI_WP,                     /* 374 :
                                                            * 0x58006000 :
                                                            * HDMI_WP */
        DSS_SS_FROM_L3__HDMI__PLLCTRL,                     /* 375 :
                                                            * 0x58006200 :
                                                            * PLLCTRL */
        DSS_SS_FROM_L3__HDMI__HDMI_PHY,                    /* 376 :
                                                            * 0x58006300 :
                                                            * HDMITXPHY */
        DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM, /* 377 :
                                                             * 0x58006400 :
                                                             * HDMI_IP_CORE_SYSTEM 
                                                             */
        DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT, /* 378 :
                                                            * 0x58006800 :
                                                            * HDMI_IP_CORE_GAMUT 
                                                            */
        DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO,    /* 379 :
                                                                     * 0x58006900 
                                                                     * :
                                                                     * HDMI_IP_CORE_AUDIO_VIDEO 
                                                                     */
        DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC,   /* 380 :
                                                            * 0x58006D00 :
                                                            * HDMI_IP_CORE_CEC 
                                                            */
        DSS_SS_FROM_L3__DESHDCP,                           /* 381 :
                                                            * 0x58007000 :
                                                            * DESHDCP */
        ICONT1_DMEM,                                       /* 382 :
                                                            * 0x5A000000 :
                                                            * ICONT_DMEM */
        ICONT1_IMEM,                                       /* 383 :
                                                            * 0x5A008000 :
                                                            * ICONT_IMEM */
        ICONT2_DMEM,                                       /* 384 :
                                                            * 0x5A010000 :
                                                            * ICONT_DMEM */
        ICONT2_IMEM,                                       /* 385 :
                                                            * 0x5A018000 :
                                                            * ICONT_IMEM */
        ECD3_MEM,                                          /* 386 :
                                                            * 0x5A020000 :
                                                            * ECD3_MEM */
        CALC3_MEM,                                         /* 387 :
                                                            * 0x5A028000 :
                                                            * CALC3_MEM */
        MC3_MEM,                                           /* 388 :
                                                            * 0x5A030000 :
                                                            * MC3_MEM */
        IPE3_MEM,                                          /* 389 :
                                                            * 0x5A038000 :
                                                            * IPE3_MEM */
        ICECRUSHER1_CFG__IC968,                            /* 390 :
                                                            * 0x5A040000 :
                                                            * ICECR968OCP */
        ICECRUSHER2_CFG__IC968,                            /* 391 :
                                                            * 0x5A040800 :
                                                            * ICECR968OCP */
        CONF,                                              /* 392 :
                                                            * 0x5A041000 :
                                                            * SMSET_CONF */
        VDMA_CFG,                                          /* 393 :
                                                            * 0x5A050000 :
                                                            * VDMA */
        ILF3_CFG,                                          /* 394 :
                                                            * 0x5A052000 :
                                                            * ILF3 */
        IME3_CFG,                                          /* 395 :
                                                            * 0x5A054000 :
                                                            * IME3 */
        CALC3_CFG__MMR,                                    /* 396 :
                                                            * 0x5A058000 :
                                                            * CALC3_MMR */
        CALC3_CFG__BFSW,                                   /* 397 :
                                                            * 0x5A058200 :
                                                            * CALC3_BFSW */
        CALC3_CFG__LSE,                                    /* 398 :
                                                            * 0x5A058300 :
                                                            * LSE */
        CALC3_CFG__IPGW,                                   /* 399 :
                                                            * 0x5A058400 :
                                                            * CALC3_IPGW */
        IPE3_CFG__MMR,                                     /* 400 :
                                                            * 0x5A058800 :
                                                            * IPE3_MMR */
        IPE3_CFG__BFSW,                                    /* 401 :
                                                            * 0x5A058A00 :
                                                            * IPE3_BFSW */
        IPE3_CFG__LSE,                                     /* 402 :
                                                            * 0x5A058B00 :
                                                            * LSE */
        IPE3_CFG__IPGW,                                    /* 403 :
                                                            * 0x5A058C00 :
                                                            * IPE3_IPGW */
        MC3_CFG__MMR,                                      /* 404 :
                                                            * 0x5A059000 :
                                                            * MC3_MMR */
        MC3_CFG__BFSW,                                     /* 405 :
                                                            * 0x5A059200 :
                                                            * MC3_BFSW */
        MC3_CFG__LSE,                                      /* 406 :
                                                            * 0x5A059300 :
                                                            * LSE */
        MC3_CFG__IPGW,                                     /* 407 :
                                                            * 0x5A059400 :
                                                            * MC3_IPGW */
        ECD3_CFG__MMR,                                     /* 408 :
                                                            * 0x5A059800 :
                                                            * ECD3_MMR */
        ECD3_CFG__BFSW,                                    /* 409 :
                                                            * 0x5A059A00 :
                                                            * ECD3_BFSW */
        ECD3_CFG__LSE,                                     /* 410 :
                                                            * 0x5A059B00 :
                                                            * LSE */
        ECD3_CFG__IPGW,                                    /* 411 :
                                                            * 0x5A059C00 :
                                                            * ECD3_IPGW */
        SYSCTRL,                                           /* 412 :
                                                            * 0x5A05A400 :
                                                            * IVAHD_SYSCTRL */
        MAILBOX,                                           /* 413 :
                                                            * 0x5A05A800 :
                                                            * MLB */
        ICONT1_SB__SYNCBOX,                                /* 414 :
                                                            * 0x5A060000 :
                                                            * SYNCBOXGEN */
        ICONT2_SB__SYNCBOX,                                /* 415 :
                                                            * 0x5A060800 :
                                                            * SYNCBOXGEN */
        ILF3_SB__SYNCBOX,                                  /* 416 :
                                                            * 0x5A061000 :
                                                            * SYNCBOXGEN */
        IME3_SB__SYNCBOX,                                  /* 417 :
                                                            * 0x5A061800 :
                                                            * SYNCBOXGEN */
        CALC3_SB__SYNCBOX,                                 /* 418 :
                                                            * 0x5A062000 :
                                                            * SYNCBOXGEN */
        IPE3_SB__SYNCBOX,                                  /* 419 :
                                                            * 0x5A062800 :
                                                            * SYNCBOXGEN */
        MC3_SB__SYNCBOX,                                   /* 420 :
                                                            * 0x5A063000 :
                                                            * SYNCBOXGEN */
        ECD3_SB__SYNCBOX,                                  /* 421 :
                                                            * 0x5A063800 :
                                                            * SYNCBOXGEN */
        ICONT1_MMR__CFG,                                   /* 422 :
                                                            * 0x5A070000 :
                                                            * ICONT_CFGREG */
        ICONT1_MMR__IRQ,                                   /* 423 :
                                                            * 0x5A070400 :
                                                            * ICONT_IRQREG */
        ICONT1_MMR__DM,                                    /* 424 :
                                                            * 0x5A070800 :
                                                            * ICONT_DMREG */
        ICONT1_MMR__SBH,                                   /* 425 :
                                                            * 0x5A070C00 :
                                                            * ICONT_SBHREG */
        ICONT2_MMR__CFG,                                   /* 426 :
                                                            * 0x5A071000 :
                                                            * ICONT_CFGREG */
        ICONT2_MMR__IRQ,                                   /* 427 :
                                                            * 0x5A071400 :
                                                            * ICONT_IRQREG */
        ICONT2_MMR__DM,                                    /* 428 :
                                                            * 0x5A071800 :
                                                            * ICONT_DMREG */
        ICONT2_MMR__SBH,                                   /* 429 :
                                                            * 0x5A071C00 :
                                                            * ICONT_SBHREG */
        FEATHER_ADAPT_DIGRF,                               /* 430 :
                                                            * 0x5D600000 :
                                                            * TEST_BENCH */
        FEATHER_ADAPT_L1TIMER,                             /* 431 :
                                                            * 0x5D680000 :
                                                            * TEST_BENCH */
        FEATHER_OCP_SOCKET_PRCM,                           /* 432 :
                                                            * 0x5FD80000 :
                                                            * TEST_BENCH */
        FEATHER_DEVICE_PRM,                                /* 433 :
                                                            * 0x5FD80200 :
                                                            * TEST_BENCH */
        FEATHER_PD_CORE,                                   /* 434 :
                                                            * 0x5FD80400 :
                                                            * TEST_BENCH */
        FEATHER_PD_ALWAYS_ACTIVE,                          /* 435 :
                                                            * 0x5FD80600 :
                                                            * TEST_BENCH */
        FEATHER_PD_L2,                                     /* 436 :
                                                            * 0x5FD80700 :
                                                            * TEST_BENCH */
        FEATHER_PD_HAMSA,                                  /* 437 :
                                                            * 0x5FD80800 :
                                                            * TEST_BENCH */
        FEATHER_SMARTREFLEX_C1,                            /* 438 :
                                                            * 0x5FD82000 :
                                                            * TEST_BENCH */
        FEATHER_USB_OTGFS,                                 /* 439 :
                                                            * 0x5FE02000 :
                                                            * TEST_BENCH */
        FEATHER_USIMOCP,                                   /* 440 :
                                                            * 0x5FE04000 :
                                                            * TEST_BENCH */
        FEATHER_MSHSI2COCP,                                /* 441 :
                                                            * 0x5FE06000 :
                                                            * TEST_BENCH */
        FEATHER_SYSTEM_32,                                 /* 442 :
                                                            * 0x5FE08000 :
                                                            * TEST_BENCH */
        FEATHER_DTE_CHANNELS,                              /* 443 :
                                                            * 0x5FE09800 :
                                                            * TEST_BENCH */
        FEATHER_HSI_32                                     /* 444 :
                                                            * 0x5FE0A000 :
                                                            * TEST_BENCH */
            /* tag_HC_ADD_begin - Hard coded addition section begin */
            , XHPI2,
        MONICA_L4CFG_TA_XHPI,
        CCP2TX_CORE,
        MONICA_L4CFG_TA_CCP2TX
            /* tag_HC_ADD_end - Hard coded addition section end */
    } CRED_index_t;

    /* =============================================================================
     * EXPORTED VARIABLES
     * ============================================================================= */

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instVirtAddr
 *
 * @BRIEF        Component-instance virtual address array.
 *
 * @DESCRIPTION  Array of virual addresses of all component instances.
 *               The array is initialized with physical addresses, it is
 *               supposed to be changed according to MMU programming.
 *
    *//*------------------------------------------------------------------------ */
    extern REG_UWORD32 CRED_instVirtAddr[CRED_NUM_INSTANCES];

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instPhysAddr
 *
 * @BRIEF        Component-instance physical address array.
 *
 * @DESCRIPTION  Array of physical addresses of all component instances.
 *               The array is having const members therefore it cannot be
 *               changed by the SW.
 *
    *//*------------------------------------------------------------------------ */
    extern const REG_UWORD32 CRED_instPhysAddr[CRED_NUM_INSTANCES];

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instName
 *
 * @BRIEF        Component-instance name array.
 *
 * @DESCRIPTION  Array of all component instance names.
 *               The array can be used for debug purpose.
 *
    *//*------------------------------------------------------------------------ */
    extern const char *CRED_instName[CRED_NUM_INSTANCES];

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instances
 *
 * @BRIEF        Component-instances array.
 *
 * @DESCRIPTION  Array of structures of all component instance information - 
 *               virtual & physical addresses, size and name.
 *               The virtual address is a pointer initialized as corresponding
 *               member in CRED_instVirtAddr array. This mechanism makes sure
 *               the addresses are synchronized between the two arrays and stored
 *               in one place only.
 *
    *//*------------------------------------------------------------------------ */
    extern const CRED_instances_t CRED_instances[CRED_NUM_INSTANCES];

#ifdef __cplusplus
}
#endif
#endif                                                     /* __BASEADDRESS_H 
                                                            */
