module cntr_30b(
	input clk,R
	output [3:0] out
	);
	
	reg [29:0] cntr;
	
	always @(posedge clk)
	begin
	if (R) 
		cntr[29:0] <= 30'b0;
	else
		cntr[29:0] <= cntr[29:0] + 30'b1;
	
	end
	assign out[3:0] = cntr[29:26];
	
endmodule 