// Seed: 1506421093
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
  wire id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output supply0 id_2
);
  wire id_4;
  assign id_2 = 1;
  wire id_5;
  assign id_2 = id_1;
  module_0 modCall_1 ();
  id_6(
      id_1
  );
  wire id_7, id_8, id_9;
  assign id_8 = id_8;
  wire id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  bit id_7, id_8, id_9, id_10;
  tri id_11;
  assign id_9 = id_7;
  always id_10 <= ~id_11;
  wire id_12;
  wire id_13;
  always_comb id_10 <= -1;
  module_0 modCall_1 ();
  wire id_14, id_15;
  wire id_16;
  always_latch id_5[-1'b0] <= -1;
endmodule
