

================================================================
== Vitis HLS Report for 'AXI_zeros'
================================================================
* Date:           Sun May 26 10:37:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AXI_zeros
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.451 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     63|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|      71|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      71|    137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_94_p2          |         +|   0|  0|  39|          32|           1|
    |tmp_last_V_fu_100_p2       |      icmp|   0|  0|  18|          32|           8|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |last_1_fu_107_p2           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  63|          67|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_inc50_phi_fu_76_p4  |   9|          2|   32|         64|
    |ap_phi_mux_last_phi_fu_87_p4   |   9|          2|    1|          2|
    |inc50_reg_72                   |   9|          2|   32|         64|
    |last_reg_83                    |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n         |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  74|         16|   69|        140|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln21_reg_118         |  32|   0|   32|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |inc50_reg_72             |  32|   0|   32|          0|
    |last_1_reg_128           |   1|   0|    1|          0|
    |last_reg_83              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  71|   0|   71|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|            AXI_zeros|  return value|
|in_zeros           |   in|   64|     ap_none|             in_zeros|        scalar|
|out_stream_TDATA   |  out|   64|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TVALID  |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TREADY  |   in|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TLAST   |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TKEEP   |  out|    8|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB   |  out|    8|        axis|  out_stream_V_strb_V|       pointer|
+-------------------+-----+-----+------------+---------------------+--------------+

