{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1585308212479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1585308212479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 27 19:23:32 2020 " "Processing started: Fri Mar 27 19:23:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1585308212479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1585308212479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sfr -c sfr " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sfr -c sfr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1585308212479 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sfr_8_1200mv_85c_slow.vho D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/ simulation " "Generated file sfr_8_1200mv_85c_slow.vho in folder \"D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1585308215537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sfr_8_1200mv_0c_slow.vho D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/ simulation " "Generated file sfr_8_1200mv_0c_slow.vho in folder \"D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1585308217350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sfr_min_1200mv_0c_fast.vho D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/ simulation " "Generated file sfr_min_1200mv_0c_fast.vho in folder \"D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1585308219146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sfr.vho D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/ simulation " "Generated file sfr.vho in folder \"D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1585308220937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sfr_8_1200mv_85c_vhd_slow.sdo D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/ simulation " "Generated file sfr_8_1200mv_85c_vhd_slow.sdo in folder \"D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1585308222154 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sfr_8_1200mv_0c_vhd_slow.sdo D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/ simulation " "Generated file sfr_8_1200mv_0c_vhd_slow.sdo in folder \"D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1585308223347 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sfr_min_1200mv_0c_vhd_fast.sdo D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/ simulation " "Generated file sfr_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1585308224550 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sfr_vhd.sdo D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/ simulation " "Generated file sfr_vhd.sdo in folder \"D:/Quartus_file/3_PIC_ (adjust_sfr_to_two_128)_(del_wdt_sleep_nop)/7_SFR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1585308225753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1585308225907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 27 19:23:45 2020 " "Processing ended: Fri Mar 27 19:23:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1585308225907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1585308225907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1585308225907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585308225907 ""}
