#                 Statistics Report
#  Circuit name                                  c17
#  Fault model                                   SAF
#  Pattern type                                  LOC
#  -------------------------------------------------
#  Fault classes                             #faults
#  ----------------------------  -------------------
#    FU (full)                                    50
#    --------------------------  -------------------
#    UD (undetected)                               0
#    PT (possibly testable)                        0
#    AU (atpg untestable)                          0
#    RE (redundant)                                0
#    AB (atpg abort)                               0
#    TI (tied)                                     0
#    DH (hard-but-detected)                        9
#    --------------------------  -------------------
#    DT (detected)                                50
#  -------------------------------------------------
#  Coverage                               percentage
#    --------------------------  -------------------
#    test coverage                              100%
#    fault coverage                             100%
#    atpg effectiveness                         100%
#  -------------------------------------------------
#  #Patterns                                       7
#  #Patterns Norm.                                 7
#  Ave.Spec-rate                              62.22%
#  Max.Spec-rate                                 80%
#  -------------------------------------------------
#  ATPG runtime                            0.00127 s
#  -------------------------------------------------
