// Seed: 1651703313
module module_0 (
    input tri0 id_0
);
  assign id_2 = id_2;
  assign id_3 = 1;
endmodule
module module_1 (
    input wor id_0
);
  assign id_2[-1] = id_2;
  always id_3 = id_0;
  module_0 modCall_1 (id_3);
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    input uwire id_0,
    input wor   id_1,
    input wire  id_2
);
  tri1 id_4, id_5, id_6;
  parameter id_7#(
      .id_8 (id_8[-1]),
      .id_9 (id_6),
      .id_10(id_6),
      .id_11(-1'b0)
  ) = -1;
  module_0 modCall_1 (id_0);
  assign modCall_1.type_4 = 0;
endmodule
