Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 18588f4e4c7f44d6a626a61ede553de6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mpx4x2_tb_behav xil_defaultlib.mpx4x2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture mpx4x2_arch of entity xil_defaultlib.mpx4x2 [mpx4x2_default]
Compiling architecture mpx4x2_tb_arch of entity xil_defaultlib.mpx4x2_tb
Built simulation snapshot mpx4x2_tb_behav
