#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 22 22:53:33 2018
# Process ID: 7036
# Current directory: C:/git/SR/lab11/zad11_2/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9700 C:\git\SR\lab11\zad11_2\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab11/zad11_2/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab11/zad11_2/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab11/zad11_2/hdmi_vga_zybo/hdmi_vga_zybo.xpr
INFO: [Project 1-313] Project file moved from 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 821.684 ; gain = 110.211
update_compile_order -fileset sources_1
open_bd_design {C:/git/SR/lab11/zad11_2/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_1
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_1
Adding cell -- xilinx.com:user:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from BD file <C:/git/SR/lab11/zad11_2/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 877.020 ; gain = 52.984
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name vp_v1_0_project -directory C:/git/SR/lab11/zad11_2/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project c:/git/SR/lab11/Resources/vp/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 912.461 ; gain = 21.875
update_compile_order -fileset sources_1
close_project
create_project vis_circle C:/git/SR/lab11/zad11_2/vis_circle -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/git/SR/lab11/zad11_2/vis_circle/vis_circle.srcs/sources_1/new
close [ open C:/git/SR/lab11/zad11_2/vis_circle/vis_circle.srcs/sources_1/new/vis_circle.v w ]
add_files C:/git/SR/lab11/zad11_2/vis_circle/vis_circle.srcs/sources_1/new/vis_circle.v
update_compile_order -fileset sources_1
open_project C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources/centroid'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab11/Resources/vis_centroid'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
current_project vis_circle
