****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 5
        -report_by design
        -nosplit
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun Jun 29 18:39:17 2025
****************************************

  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[16] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[31] (output port clocked by clk_i)
  Mode: func
  Corner: slow_Cmax
  Scenario: func_slow_Cmax
  Path Group: clk_i
  Path Type: max

  Point                                                                                   Incr      Path  
  ---------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                 0.00      0.00
  clock network delay (ideal)                                                             0.00      0.00

  core_i/if_stage_i/instr_rdata_id_o_reg[16]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                0.00      0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[16]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                 0.05      0.05 r
  core_i/if_stage_i/U9/X (SAEDRVT14_INV_S_2)                                              0.01      0.06 f
  core_i/if_stage_i/U11/X (SAEDRVT14_INV_S_2)                                             0.06      0.11 r
  core_i/id_stage_i/register_file_i/U3060/X (SAEDRVT14_INV_S_2)                           0.03      0.15 f
  core_i/id_stage_i/register_file_i/U1919/X (SAEDRVT14_OR2_2)                             0.06      0.21 f
  core_i/id_stage_i/register_file_i/U1920/X (SAEDRVT14_NR2_6)                             0.09      0.29 r
  core_i/id_stage_i/register_file_i/PLACE_HFSINV_340_425/X (SAEDRVT14_INV_S_2)            0.03      0.33 f
  core_i/id_stage_i/register_file_i/PLACE_HFSINV_291_424/X (SAEDRVT14_INV_S_6)            0.05      0.37 r
  core_i/id_stage_i/register_file_i/U1926/X (SAEDRVT14_AO22_2)                            0.05      0.42 r
  core_i/id_stage_i/register_file_i/U1928/X (SAEDRVT14_OR2_2)                             0.02      0.44 r
  core_i/id_stage_i/register_file_i/U1946/X (SAEDRVT14_OR2_2)                             0.01      0.45 r
  core_i/id_stage_i/register_file_i/U1982/X (SAEDRVT14_OA21_MM_2)                         0.02      0.48 r
  core_i/id_stage_i/register_file_i/U2007/X (SAEDRVT14_OR2_2)                             0.03      0.51 r
  core_i/id_stage_i/register_file_i/U1442/X (SAEDRVT14_AN2_MM_2)                          0.04      0.55 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_2)                                        0.03      0.57 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.60 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.63 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.66 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.69 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.71 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.74 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.76 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.79 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.81 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.84 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.86 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.89 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.91 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.94 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.97 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      0.99 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.02 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      1.04 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      1.07 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.09 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.12 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.14 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.16 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.19 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.21 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.24 r
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.26 r
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.28 r
  core_i/id_stage_i/r153/U1_29/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.31 r
  core_i/id_stage_i/r153/U1_30/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.33 r
  core_i/id_stage_i/r153/U1_31/X (SAEDRVT14_EO3_2)                                        0.07      1.40 f
  core_i/id_stage_i/U702/X (SAEDRVT14_AOI222_2)                                           0.05      1.45 r
  core_i/id_stage_i/U701/X (SAEDRVT14_INV_S_2)                                            0.02      1.46 f
  core_i/if_stage_i/U41/X (SAEDRVT14_AOI222_2)                                            0.07      1.53 r
  core_i/if_stage_i/U38/X (SAEDRVT14_AN4_2)                                               0.04      1.57 r
  core_i/if_stage_i/U37/X (SAEDRVT14_INV_S_2)                                             0.01      1.58 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U237/X (SAEDRVT14_AO22_2)     0.03      1.61 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U117/X (SAEDRVT14_OR2_2)      0.03      1.64 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U106/X (SAEDRVT14_AO22_2)         0.03      1.67 f
  instr_addr_o[31] (out)                                                                  0.00      1.67 f
  data arrival time                                                                                 1.67

  clock clk_i (rise edge)                                                                 5.00      5.00
  clock network delay (ideal)                                                             0.00      5.00
  output external delay                                                                  -3.00      2.00
  data required time                                                                                2.00
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                                2.00
  data arrival time                                                                                -1.67
  ---------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                       0.33



  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[16] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[30] (output port clocked by clk_i)
  Mode: func
  Corner: slow_Cmax
  Scenario: func_slow_Cmax
  Path Group: clk_i
  Path Type: max

  Point                                                                                   Incr      Path  
  ---------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                 0.00      0.00
  clock network delay (ideal)                                                             0.00      0.00

  core_i/if_stage_i/instr_rdata_id_o_reg[16]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                0.00      0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[16]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                 0.05      0.05 r
  core_i/if_stage_i/U9/X (SAEDRVT14_INV_S_2)                                              0.01      0.06 f
  core_i/if_stage_i/U11/X (SAEDRVT14_INV_S_2)                                             0.06      0.11 r
  core_i/id_stage_i/register_file_i/U3060/X (SAEDRVT14_INV_S_2)                           0.03      0.15 f
  core_i/id_stage_i/register_file_i/U1919/X (SAEDRVT14_OR2_2)                             0.06      0.21 f
  core_i/id_stage_i/register_file_i/U1920/X (SAEDRVT14_NR2_6)                             0.09      0.29 r
  core_i/id_stage_i/register_file_i/PLACE_HFSINV_340_425/X (SAEDRVT14_INV_S_2)            0.03      0.33 f
  core_i/id_stage_i/register_file_i/PLACE_HFSINV_291_424/X (SAEDRVT14_INV_S_6)            0.05      0.37 r
  core_i/id_stage_i/register_file_i/U1926/X (SAEDRVT14_AO22_2)                            0.05      0.42 r
  core_i/id_stage_i/register_file_i/U1928/X (SAEDRVT14_OR2_2)                             0.02      0.44 r
  core_i/id_stage_i/register_file_i/U1946/X (SAEDRVT14_OR2_2)                             0.01      0.45 r
  core_i/id_stage_i/register_file_i/U1982/X (SAEDRVT14_OA21_MM_2)                         0.02      0.48 r
  core_i/id_stage_i/register_file_i/U2007/X (SAEDRVT14_OR2_2)                             0.03      0.51 r
  core_i/id_stage_i/register_file_i/U1442/X (SAEDRVT14_AN2_MM_2)                          0.04      0.55 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_2)                                        0.03      0.57 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.60 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.63 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.66 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.69 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.71 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.74 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.76 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.79 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.81 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.84 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.86 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.89 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.91 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.94 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      0.97 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      0.99 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.02 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      1.04 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_2)                                   0.03      1.07 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.09 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.12 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.14 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.16 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.19 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.21 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.24 r
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.26 r
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.28 r
  core_i/id_stage_i/r153/U1_29/CO (SAEDRVT14_ADDF_V2_2)                                   0.02      1.31 r
  core_i/id_stage_i/r153/U1_30/S (SAEDRVT14_ADDF_V2_2)                                    0.04      1.35 f
  core_i/id_stage_i/U709/X (SAEDRVT14_AOI222_2)                                           0.05      1.40 r
  core_i/id_stage_i/U708/X (SAEDRVT14_INV_S_2)                                            0.02      1.41 f
  core_i/if_stage_i/U47/X (SAEDRVT14_AOI222_2)                                            0.07      1.48 r
  core_i/if_stage_i/U44/X (SAEDRVT14_AN4_2)                                               0.04      1.52 r
  core_i/if_stage_i/U43/X (SAEDRVT14_INV_S_2)                                             0.01      1.53 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U236/X (SAEDRVT14_AO22_2)     0.03      1.56 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U115/X (SAEDRVT14_OR2_2)      0.03      1.59 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U105/X (SAEDRVT14_AO22_2)         0.03      1.62 f
  instr_addr_o[30] (out)                                                                  0.00      1.62 f
  data arrival time                                                                                 1.62

  clock clk_i (rise edge)                                                                 5.00      5.00
  clock network delay (ideal)                                                             0.00      5.00
  output external delay                                                                  -3.00      2.00
  data required time                                                                                2.00
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                                2.00
  data arrival time                                                                                -1.62
  ---------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                       0.38



  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[4] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[3] (output port clocked by clk_i)
  Mode: func
  Corner: slow_Cmax
  Scenario: func_slow_Cmax
  Path Group: clk_i
  Path Type: max

  Point                                                                                    Incr      Path  
  ----------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                  0.00      0.00
  clock network delay (ideal)                                                              0.00      0.00

  core_i/id_stage_i/alu_operand_b_ex_o_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                0.00      0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[4]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                 0.09      0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                                                       0.08      0.18 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)                                        0.04      0.21 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)                                          0.04      0.25 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)                                        0.01      0.25 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)                                       0.03      0.28 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)                                       0.03      0.31 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)                                       0.04      0.35 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)                                       0.05      0.40 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)                                      0.02      0.42 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)                                        0.02      0.44 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)                                      0.03      0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)                                        0.08      0.55 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)                            0.06      0.61 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)                             0.01      0.62 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)                               0.03      0.64 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)                             0.01      0.65 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)                             0.03      0.68 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)                             0.01      0.69 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)                             0.03      0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)                             0.01      0.72 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)                             0.03      0.75 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)                             0.01      0.76 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)                             0.03      0.79 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)                             0.01      0.80 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)                              0.03      0.82 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)                               0.03      0.86 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)                             0.01      0.86 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)                           0.03      0.89 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)                            0.01      0.90 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)                             0.01      0.91 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)                            0.01      0.92 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)                            0.02      0.94 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)                               0.02      0.96 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)                                0.01      0.97 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)                                  0.03      1.01 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)                                 0.04      1.04 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)                                0.01      1.05 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)                                  0.03      1.08 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)                                0.01      1.09 r
  core_i/id_stage_i/controller_i/U12/X (SAEDRVT14_AOI311_2)                                0.08      1.17 f
  core_i/if_stage_i/PLACE_HFSINV_3140_381/X (SAEDRVT14_INV_S_4)                            0.05      1.22 r
  core_i/if_stage_i/PLACE_HFSINV_2798_378/X (SAEDRVT14_INV_S_2)                            0.05      1.27 f
  core_i/if_stage_i/PLACE_HFSINV_2261_376/X (SAEDRVT14_INV_S_4)                            0.05      1.32 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U234/X (SAEDRVT14_NR2_4)       0.03      1.35 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U29/X (SAEDRVT14_ND2_MM_2)     0.03      1.38 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U22/X (SAEDRVT14_INV_S_2)      0.04      1.43 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U244/X (SAEDRVT14_AO22_2)      0.04      1.47 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U121/X (SAEDRVT14_OR2_2)       0.03      1.50 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U78/X (SAEDRVT14_AO22_2)           0.10      1.60 f
  instr_addr_o[3] (out)                                                                    0.00      1.60 f
  data arrival time                                                                                  1.60

  clock clk_i (rise edge)                                                                  5.00      5.00
  clock network delay (ideal)                                                              0.00      5.00
  output external delay                                                                   -3.00      2.00
  data required time                                                                                 2.00
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                 2.00
  data arrival time                                                                                 -1.60
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                        0.40



  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[16] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[29] (output port clocked by clk_i)
  Mode: func
  Corner: slow_Cmax
  Scenario: func_slow_Cmax
  Path Group: clk_i
  Path Type: max

  Point                                                                                    Incr      Path  
  ----------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                  0.00      0.00
  clock network delay (ideal)                                                              0.00      0.00

  core_i/if_stage_i/instr_rdata_id_o_reg[16]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                 0.00      0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[16]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                  0.05      0.05 r
  core_i/if_stage_i/U9/X (SAEDRVT14_INV_S_2)                                               0.01      0.06 f
  core_i/if_stage_i/U11/X (SAEDRVT14_INV_S_2)                                              0.06      0.11 r
  core_i/id_stage_i/register_file_i/U3060/X (SAEDRVT14_INV_S_2)                            0.03      0.15 f
  core_i/id_stage_i/register_file_i/U1919/X (SAEDRVT14_OR2_2)                              0.06      0.21 f
  core_i/id_stage_i/register_file_i/U1920/X (SAEDRVT14_NR2_6)                              0.09      0.29 r
  core_i/id_stage_i/register_file_i/PLACE_HFSINV_340_425/X (SAEDRVT14_INV_S_2)             0.03      0.33 f
  core_i/id_stage_i/register_file_i/PLACE_HFSINV_291_424/X (SAEDRVT14_INV_S_6)             0.05      0.37 r
  core_i/id_stage_i/register_file_i/U1926/X (SAEDRVT14_AO22_2)                             0.05      0.42 r
  core_i/id_stage_i/register_file_i/U1928/X (SAEDRVT14_OR2_2)                              0.02      0.44 r
  core_i/id_stage_i/register_file_i/U1946/X (SAEDRVT14_OR2_2)                              0.01      0.45 r
  core_i/id_stage_i/register_file_i/U1982/X (SAEDRVT14_OA21_MM_2)                          0.02      0.48 r
  core_i/id_stage_i/register_file_i/U2007/X (SAEDRVT14_OR2_2)                              0.03      0.51 r
  core_i/id_stage_i/register_file_i/U1442/X (SAEDRVT14_AN2_MM_2)                           0.04      0.55 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_2)                                         0.03      0.57 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_2)                                     0.03      0.60 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)                                     0.03      0.63 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_2)                                     0.03      0.66 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V2_2)                                     0.03      0.69 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V2_2)                                     0.02      0.71 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V2_2)                                     0.02      0.74 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V2_2)                                     0.02      0.76 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V2_2)                                     0.02      0.79 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_2)                                     0.02      0.81 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.84 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.86 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.89 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.91 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.94 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      0.97 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      0.99 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      1.02 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      1.04 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_2)                                    0.03      1.07 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      1.09 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      1.12 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      1.14 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      1.16 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      1.19 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      1.21 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      1.24 r
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      1.26 r
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V2_2)                                    0.02      1.28 r
  core_i/id_stage_i/r153/U1_29/S (SAEDRVT14_ADDF_V2_2)                                     0.04      1.33 f
  core_i/id_stage_i/U717/X (SAEDRVT14_AOI222_2)                                            0.05      1.37 r
  core_i/id_stage_i/U716/X (SAEDRVT14_INV_S_2)                                             0.02      1.39 f
  core_i/if_stage_i/U53/X (SAEDRVT14_AOI222_2)                                             0.07      1.46 r
  core_i/if_stage_i/U50/X (SAEDRVT14_AN4_2)                                                0.04      1.49 r
  core_i/if_stage_i/U49/X (SAEDRVT14_INV_S_2)                                              0.01      1.51 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U247/X (SAEDRVT14_AO22_2)      0.03      1.53 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U46/X (SAEDRVT14_OR2_2)        0.03      1.57 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U104/X (SAEDRVT14_AO22_2)          0.03      1.60 f
  instr_addr_o[29] (out)                                                                   0.00      1.60 f
  data arrival time                                                                                  1.60

  clock clk_i (rise edge)                                                                  5.00      5.00
  clock network delay (ideal)                                                              0.00      5.00
  output external delay                                                                   -3.00      2.00
  data required time                                                                                 2.00
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                 2.00
  data arrival time                                                                                 -1.60
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                        0.40



  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[4] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[2] (output port clocked by clk_i)
  Mode: func
  Corner: slow_Cmax
  Scenario: func_slow_Cmax
  Path Group: clk_i
  Path Type: max

  Point                                                                                    Incr      Path  
  ----------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                  0.00      0.00
  clock network delay (ideal)                                                              0.00      0.00

  core_i/id_stage_i/alu_operand_b_ex_o_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                0.00      0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[4]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                 0.09      0.09 f
  core_i/U126/X (SAEDRVT14_AN2_MM_2)                                                       0.08      0.18 f
  core_i/cs_registers_i/U2589/X (SAEDRVT14_INV_S_2)                                        0.04      0.21 r
  core_i/cs_registers_i/U2205/X (SAEDRVT14_ND3_2)                                          0.04      0.25 f
  core_i/cs_registers_i/U2588/X (SAEDRVT14_INV_S_2)                                        0.01      0.25 r
  core_i/cs_registers_i/U1587/X (SAEDRVT14_AN2_MM_2)                                       0.03      0.28 r
  core_i/cs_registers_i/U1586/X (SAEDRVT14_AN2_MM_2)                                       0.03      0.31 r
  core_i/cs_registers_i/U1588/X (SAEDRVT14_AN2_MM_2)                                       0.04      0.35 r
  core_i/cs_registers_i/U1502/X (SAEDRVT14_AN2_MM_2)                                       0.05      0.40 r
  core_i/cs_registers_i/U1420/X (SAEDRVT14_ND2_CDC_4)                                      0.02      0.42 f
  core_i/cs_registers_i/U1425/X (SAEDRVT14_INV_S_2)                                        0.02      0.44 r
  core_i/cs_registers_i/U2204/X (SAEDRVT14_OA21_MM_2)                                      0.03      0.47 r
  core_i/cs_registers_i/U1731/X (SAEDRVT14_OAI22_3)                                        0.08      0.55 f
  core_i/id_stage_i/int_controller_i/U49/X (SAEDRVT14_AN2_MM_2)                            0.06      0.61 f
  core_i/id_stage_i/int_controller_i/U81/X (SAEDRVT14_INV_S_2)                             0.01      0.62 r
  core_i/id_stage_i/int_controller_i/U29/X (SAEDRVT14_ND3_2)                               0.03      0.64 f
  core_i/id_stage_i/int_controller_i/U80/X (SAEDRVT14_INV_S_2)                             0.01      0.65 r
  core_i/id_stage_i/int_controller_i/U187/X (SAEDRVT14_ND3B_2)                             0.03      0.68 f
  core_i/id_stage_i/int_controller_i/U77/X (SAEDRVT14_INV_S_2)                             0.01      0.69 r
  core_i/id_stage_i/int_controller_i/U186/X (SAEDRVT14_ND3B_2)                             0.03      0.71 f
  core_i/id_stage_i/int_controller_i/U76/X (SAEDRVT14_INV_S_2)                             0.01      0.72 r
  core_i/id_stage_i/int_controller_i/U185/X (SAEDRVT14_ND3B_2)                             0.03      0.75 f
  core_i/id_stage_i/int_controller_i/U75/X (SAEDRVT14_INV_S_2)                             0.01      0.76 r
  core_i/id_stage_i/int_controller_i/U184/X (SAEDRVT14_ND3B_2)                             0.03      0.79 f
  core_i/id_stage_i/int_controller_i/U74/X (SAEDRVT14_INV_S_2)                             0.01      0.80 r
  core_i/id_stage_i/int_controller_i/U182/X (SAEDRVT14_AN4_2)                              0.03      0.82 r
  core_i/id_stage_i/int_controller_i/U68/X (SAEDRVT14_ND3_2)                               0.03      0.86 f
  core_i/id_stage_i/int_controller_i/U73/X (SAEDRVT14_INV_S_2)                             0.01      0.86 r
  core_i/id_stage_i/int_controller_i/U27/X (SAEDRVT14_AN2B_MM_4)                           0.03      0.89 r
  core_i/id_stage_i/int_controller_i/U94/X (SAEDRVT14_ND2_MM_2)                            0.01      0.90 f
  core_i/id_stage_i/int_controller_i/U71/X (SAEDRVT14_INV_S_2)                             0.01      0.91 r
  core_i/id_stage_i/int_controller_i/U91/X (SAEDRVT14_ND2_MM_2)                            0.01      0.92 f
  core_i/id_stage_i/int_controller_i/U44/X (SAEDRVT14_AN2_MM_2)                            0.02      0.94 f
  core_i/id_stage_i/controller_i/U223/X (SAEDRVT14_AN2_MM_2)                               0.02      0.96 f
  core_i/id_stage_i/controller_i/U463/X (SAEDRVT14_INV_S_2)                                0.01      0.97 r
  core_i/id_stage_i/controller_i/U106/X (SAEDRVT14_ND3_2)                                  0.03      1.01 f
  core_i/id_stage_i/controller_i/U167/X (SAEDRVT14_ND3B_2)                                 0.04      1.04 f
  core_i/id_stage_i/controller_i/U462/X (SAEDRVT14_INV_S_2)                                0.01      1.05 r
  core_i/id_stage_i/controller_i/U433/X (SAEDRVT14_ND3_2)                                  0.03      1.08 f
  core_i/id_stage_i/controller_i/U461/X (SAEDRVT14_INV_S_2)                                0.01      1.09 r
  core_i/id_stage_i/controller_i/U12/X (SAEDRVT14_AOI311_2)                                0.08      1.17 f
  core_i/if_stage_i/PLACE_HFSINV_3140_381/X (SAEDRVT14_INV_S_4)                            0.05      1.22 r
  core_i/if_stage_i/PLACE_HFSINV_2798_378/X (SAEDRVT14_INV_S_2)                            0.05      1.27 f
  core_i/if_stage_i/PLACE_HFSINV_2261_376/X (SAEDRVT14_INV_S_4)                            0.05      1.32 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U234/X (SAEDRVT14_NR2_4)       0.03      1.35 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U29/X (SAEDRVT14_ND2_MM_2)     0.03      1.38 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U22/X (SAEDRVT14_INV_S_2)      0.04      1.43 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U245/X (SAEDRVT14_AO22_2)      0.04      1.47 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U119/X (SAEDRVT14_OR2_2)       0.03      1.50 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U77/X (SAEDRVT14_AO22_2)           0.09      1.59 f
  instr_addr_o[2] (out)                                                                    0.00      1.59 f
  data arrival time                                                                                  1.59

  clock clk_i (rise edge)                                                                  5.00      5.00
  clock network delay (ideal)                                                              0.00      5.00
  output external delay                                                                   -3.00      2.00
  data required time                                                                                 2.00
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                 2.00
  data arrival time                                                                                 -1.59
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                        0.41


1
