Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/EEE4120F_Yoda/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
