$date
	Fri Aug  2 18:52:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 8 " vector [7:0] $end
$scope module DUT $end
$var wire 8 # vector [7:0] $end
$var wire 8 $ out [7:0] $end
$var wire 4 % counter [3:0] $end
$scope module leading_zero_counter_1 $end
$var wire 8 & vector [7:0] $end
$var wire 4 ' zero_num [3:0] $end
$scope begin loop[0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope begin loop[1] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop[2] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop[3] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop[4] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop[5] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop[6] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop[7] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b10000000 &
b0 %
b10000000 $
b10000000 #
b10000000 "
b10000000 !
$end
#2000
b100 %
b100 '
b11000000 !
b11000000 $
b1100 "
b1100 #
b1100 &
#4000
b10 %
b10 '
b10000000 !
b10000000 $
b100000 "
b100000 #
b100000 &
#8000
b11 %
b11 '
b10000000 !
b10000000 $
b10000 "
b10000 #
b10000 &
#10000
b100 %
b100 '
b10000000 !
b10000000 $
b1000 "
b1000 #
b1000 &
#12000
b101 %
b101 '
b10000000 !
b10000000 $
b100 "
b100 #
b100 &
#14000
b110 %
b110 '
b10000000 !
b10000000 $
b10 "
b10 #
b10 &
#16000
b111 %
b111 '
b10000000 !
b10000000 $
b1 "
b1 #
b1 &
#18000
b11111111 !
b11111111 $
b0 %
b0 '
b11111111 "
b11111111 #
b11111111 &
#20000
b11000011 !
b11000011 $
b11000011 "
b11000011 #
b11000011 &
#22000
b1 %
b1 '
b11110000 !
b11110000 $
b1111000 "
b1111000 #
b1111000 &
#24000
