;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* BLE_1 */
BLE_1_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_1_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_1_bless_isr__INTC_MASK EQU 0x1000
BLE_1_bless_isr__INTC_NUMBER EQU 12
BLE_1_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_1_bless_isr__INTC_PRIOR_NUM EQU 3
BLE_1_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_1_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_1_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
BLE_1_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_1_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_1_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_1_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_1_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_1_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_1_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_1_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_1_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_1_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_1_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_1_cy_m0s8_ble__AGC_GAIN_COMP_1 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_1
BLE_1_cy_m0s8_ble__AGC_GAIN_COMP_2 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_2
BLE_1_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_1_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_1_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_1_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_1_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_1_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_1_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_1_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_1_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_1_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_1_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_1_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_1_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_1_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_1_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_1_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_1_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_1_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_1_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_1_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_1_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_1_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_1_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_1_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_1_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_1_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_1_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_1_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_1_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_1_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_1_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_1_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_1_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_1_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_1_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_1_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_1_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_1_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_1_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_1_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR_DLE
BLE_1_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR_DLE
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_1_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_1_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_1_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_1_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_1_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_1_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_1_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_1_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_1_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_1_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_1_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_1_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_1_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_1_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_1_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_1_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_1_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_1_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_1_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_1_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_1_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_1_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_1_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_1_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_1_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_1_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_1_cy_m0s8_ble__DEV_PA_ADDR_H EQU CYREG_BLE_BLELL_DEV_PA_ADDR_H
BLE_1_cy_m0s8_ble__DEV_PA_ADDR_L EQU CYREG_BLE_BLELL_DEV_PA_ADDR_L
BLE_1_cy_m0s8_ble__DEV_PA_ADDR_M EQU CYREG_BLE_BLELL_DEV_PA_ADDR_M
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_1_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_1_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_1_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_1_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_1_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_1_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_1_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_1_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_1_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_1_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_1_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_1_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_1_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_1_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_1_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_1_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_1_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_1_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_1_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_1_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_1_cy_m0s8_ble__ENC_MEM_BASE_ADDR EQU CYREG_BLE_BLELL_ENC_MEM_BASE_ADDR
BLE_1_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_1_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_1_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_1_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_1_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_1_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_1_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_1_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_1_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_1_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_1_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_1_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_1_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_1_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_1_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_1_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_1_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_1_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_1_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_1_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_1_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_1_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_1_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_1_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_1_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_1_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE_EXT EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE_EXT
BLE_1_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
BLE_1_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_1_cy_m0s8_ble__LL_CONTROL EQU CYREG_BLE_BLELL_LL_CONTROL
BLE_1_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_1_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_1_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_1_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_1_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_1_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_1_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_1_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_1_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_1_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_1_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_1_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_1_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_1_cy_m0s8_ble__PA_RSSI_NEW EQU CYREG_BLE_BLERD_PA_RSSI_NEW
BLE_1_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_1_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_1_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_1_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_1_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_1_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_1_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_1_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_1_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_1_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_1_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_1_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_1_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_1_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_1_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_1_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE0 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE0
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE1 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE1
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE2 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE2
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE3 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE3
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE4 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE4
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE5 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE5
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE6 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE6
BLE_1_cy_m0s8_ble__RSLV_LIST_ENABLE7 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE7
BLE_1_cy_m0s8_ble__RSLV_LIST_PEER_IDNTT_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_IDNTT_BASE_ADDR
BLE_1_cy_m0s8_ble__RSLV_LIST_PEER_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_RPA_BASE_ADDR
BLE_1_cy_m0s8_ble__RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR
BLE_1_cy_m0s8_ble__RSLV_LIST_TX_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_TX_INIT_RPA_BASE_ADDR
BLE_1_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_1_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_1_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_1_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_1_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_1_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_1_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_1_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_1_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_1_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_1_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_1_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_1_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_1_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_1_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_1_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_1_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_1_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_1_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_1_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_1_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_1_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_1_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_1_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_1_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_1_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_1_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_1_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_1_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_1_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_1_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_1_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_1_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_1_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_1_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_1_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_1_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_1_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_1_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_1_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_1_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_1_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_1_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_1_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_1_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* Blue_LED */
Blue_LED__0__DR EQU CYREG_GPIO_PRT3_DR
Blue_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Blue_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Blue_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Blue_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Blue_LED__0__HSIOM_MASK EQU 0xF0000000
Blue_LED__0__HSIOM_SHIFT EQU 28
Blue_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Blue_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
Blue_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Blue_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Blue_LED__0__MASK EQU 0x80
Blue_LED__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Blue_LED__0__OUT_SEL_SHIFT EQU 14
Blue_LED__0__OUT_SEL_VAL EQU -1
Blue_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Blue_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Blue_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Blue_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Blue_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Blue_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Blue_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Blue_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Blue_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Blue_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Blue_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Blue_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Blue_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Blue_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Blue_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Blue_LED__0__PC EQU CYREG_GPIO_PRT3_PC
Blue_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Blue_LED__0__PORT EQU 3
Blue_LED__0__PS EQU CYREG_GPIO_PRT3_PS
Blue_LED__0__SHIFT EQU 7
Blue_LED__DR EQU CYREG_GPIO_PRT3_DR
Blue_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Blue_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Blue_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Blue_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Blue_LED__INTR EQU CYREG_GPIO_PRT3_INTR
Blue_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Blue_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Blue_LED__MASK EQU 0x80
Blue_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Blue_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Blue_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Blue_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Blue_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Blue_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Blue_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Blue_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Blue_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Blue_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Blue_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Blue_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Blue_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Blue_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Blue_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Blue_LED__PC EQU CYREG_GPIO_PRT3_PC
Blue_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
Blue_LED__PORT EQU 3
Blue_LED__PS EQU CYREG_GPIO_PRT3_PS
Blue_LED__SHIFT EQU 7

/* Capsense */
Capsense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
Capsense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Capsense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Capsense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Capsense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Capsense_Cmod__0__HSIOM_MASK EQU 0x0000000F
Capsense_Cmod__0__HSIOM_SHIFT EQU 0
Capsense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Capsense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
Capsense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Capsense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Capsense_Cmod__0__MASK EQU 0x01
Capsense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
Capsense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Capsense_Cmod__0__PORT EQU 4
Capsense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
Capsense_Cmod__0__SHIFT EQU 0
Capsense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
Capsense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Capsense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Capsense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Capsense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Capsense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
Capsense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Capsense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Capsense_Cmod__Cmod__MASK EQU 0x01
Capsense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
Capsense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
Capsense_Cmod__Cmod__PORT EQU 4
Capsense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
Capsense_Cmod__Cmod__SHIFT EQU 0
Capsense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
Capsense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Capsense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Capsense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Capsense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Capsense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
Capsense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Capsense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Capsense_Cmod__MASK EQU 0x01
Capsense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
Capsense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
Capsense_Cmod__PORT EQU 4
Capsense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
Capsense_Cmod__SHIFT EQU 0
Capsense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
Capsense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
Capsense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
Capsense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
Capsense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
Capsense_CSD_FFB__CSD_NUMBER EQU 0
Capsense_CSD_FFB__CSD_PWM EQU CYREG_CSD_PWM
Capsense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS
Capsense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
Capsense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
Capsense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
Capsense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
Capsense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
Capsense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
Capsense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
Capsense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
Capsense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
Capsense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16
Capsense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
Capsense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
Capsense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
Capsense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
Capsense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
Capsense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
Capsense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
Capsense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
Capsense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
Capsense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17
Capsense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Capsense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Capsense_ISR__INTC_MASK EQU 0x10000
Capsense_ISR__INTC_NUMBER EQU 16
Capsense_ISR__INTC_PRIOR_MASK EQU 0xC0
Capsense_ISR__INTC_PRIOR_NUM EQU 3
Capsense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Capsense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Capsense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
Capsense_SampleClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
Capsense_SampleClk__DIV_ID EQU 0x00000040
Capsense_SampleClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Capsense_SampleClk__PA_DIV_ID EQU 0x000000FF
Capsense_SenseClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
Capsense_SenseClk__DIV_ID EQU 0x00000041
Capsense_SenseClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Capsense_SenseClk__PA_DIV_ID EQU 0x000000FF
Capsense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
Capsense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Capsense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Capsense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Capsense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Capsense_Sns__0__HSIOM_MASK EQU 0x000000F0
Capsense_Sns__0__HSIOM_SHIFT EQU 4
Capsense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Capsense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
Capsense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Capsense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Capsense_Sns__0__MASK EQU 0x02
Capsense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Capsense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Capsense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Capsense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Capsense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Capsense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Capsense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Capsense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Capsense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Capsense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Capsense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Capsense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Capsense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Capsense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Capsense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Capsense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
Capsense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Capsense_Sns__0__PORT EQU 2
Capsense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
Capsense_Sns__0__SHIFT EQU 1
Capsense_Sns__Button0__BTN__DR EQU CYREG_GPIO_PRT2_DR
Capsense_Sns__Button0__BTN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Capsense_Sns__Button0__BTN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Capsense_Sns__Button0__BTN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Capsense_Sns__Button0__BTN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Capsense_Sns__Button0__BTN__INTR EQU CYREG_GPIO_PRT2_INTR
Capsense_Sns__Button0__BTN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Capsense_Sns__Button0__BTN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Capsense_Sns__Button0__BTN__MASK EQU 0x02
Capsense_Sns__Button0__BTN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Capsense_Sns__Button0__BTN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Capsense_Sns__Button0__BTN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Capsense_Sns__Button0__BTN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Capsense_Sns__Button0__BTN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Capsense_Sns__Button0__BTN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Capsense_Sns__Button0__BTN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Capsense_Sns__Button0__BTN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Capsense_Sns__Button0__BTN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Capsense_Sns__Button0__BTN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Capsense_Sns__Button0__BTN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Capsense_Sns__Button0__BTN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Capsense_Sns__Button0__BTN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Capsense_Sns__Button0__BTN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Capsense_Sns__Button0__BTN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Capsense_Sns__Button0__BTN__PC EQU CYREG_GPIO_PRT2_PC
Capsense_Sns__Button0__BTN__PC2 EQU CYREG_GPIO_PRT2_PC2
Capsense_Sns__Button0__BTN__PORT EQU 2
Capsense_Sns__Button0__BTN__PS EQU CYREG_GPIO_PRT2_PS
Capsense_Sns__Button0__BTN__SHIFT EQU 1
Capsense_Sns__DR EQU CYREG_GPIO_PRT2_DR
Capsense_Sns__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Capsense_Sns__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Capsense_Sns__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Capsense_Sns__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Capsense_Sns__INTR EQU CYREG_GPIO_PRT2_INTR
Capsense_Sns__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Capsense_Sns__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Capsense_Sns__MASK EQU 0x02
Capsense_Sns__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Capsense_Sns__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Capsense_Sns__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Capsense_Sns__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Capsense_Sns__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Capsense_Sns__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Capsense_Sns__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Capsense_Sns__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Capsense_Sns__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Capsense_Sns__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Capsense_Sns__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Capsense_Sns__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Capsense_Sns__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Capsense_Sns__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Capsense_Sns__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Capsense_Sns__PC EQU CYREG_GPIO_PRT2_PC
Capsense_Sns__PC2 EQU CYREG_GPIO_PRT2_PC2
Capsense_Sns__PORT EQU 2
Capsense_Sns__PS EQU CYREG_GPIO_PRT2_PS
Capsense_Sns__SHIFT EQU 1

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
Clock_1__DIV_ID EQU 0x00000043
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock_2__DIV_ID EQU 0x00000045
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
Clock_2__PA_DIV_ID EQU 0x000000FF

/* Green_LED */
Green_LED__0__DR EQU CYREG_GPIO_PRT3_DR
Green_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Green_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Green_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Green_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Green_LED__0__HSIOM_MASK EQU 0x0F000000
Green_LED__0__HSIOM_SHIFT EQU 24
Green_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
Green_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Green_LED__0__MASK EQU 0x40
Green_LED__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Green_LED__0__OUT_SEL_SHIFT EQU 12
Green_LED__0__OUT_SEL_VAL EQU -1
Green_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Green_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Green_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Green_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Green_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Green_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Green_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Green_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Green_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Green_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Green_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Green_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Green_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Green_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Green_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Green_LED__0__PC EQU CYREG_GPIO_PRT3_PC
Green_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Green_LED__0__PORT EQU 3
Green_LED__0__PS EQU CYREG_GPIO_PRT3_PS
Green_LED__0__SHIFT EQU 6
Green_LED__DR EQU CYREG_GPIO_PRT3_DR
Green_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Green_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Green_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Green_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green_LED__INTR EQU CYREG_GPIO_PRT3_INTR
Green_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Green_LED__MASK EQU 0x40
Green_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Green_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Green_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Green_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Green_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Green_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Green_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Green_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Green_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Green_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Green_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Green_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Green_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Green_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Green_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Green_LED__PC EQU CYREG_GPIO_PRT3_PC
Green_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
Green_LED__PORT EQU 3
Green_LED__PS EQU CYREG_GPIO_PRT3_PS
Green_LED__SHIFT EQU 6

/* OLED_DC */
OLED_DC__0__DR EQU CYREG_GPIO_PRT1_DR
OLED_DC__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OLED_DC__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OLED_DC__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OLED_DC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OLED_DC__0__HSIOM_MASK EQU 0x0000000F
OLED_DC__0__HSIOM_SHIFT EQU 0
OLED_DC__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OLED_DC__0__INTR EQU CYREG_GPIO_PRT1_INTR
OLED_DC__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OLED_DC__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OLED_DC__0__MASK EQU 0x01
OLED_DC__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OLED_DC__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OLED_DC__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OLED_DC__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OLED_DC__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OLED_DC__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OLED_DC__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OLED_DC__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OLED_DC__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OLED_DC__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OLED_DC__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OLED_DC__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OLED_DC__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OLED_DC__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OLED_DC__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OLED_DC__0__PC EQU CYREG_GPIO_PRT1_PC
OLED_DC__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OLED_DC__0__PORT EQU 1
OLED_DC__0__PS EQU CYREG_GPIO_PRT1_PS
OLED_DC__0__SHIFT EQU 0
OLED_DC__DR EQU CYREG_GPIO_PRT1_DR
OLED_DC__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OLED_DC__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OLED_DC__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OLED_DC__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OLED_DC__INTR EQU CYREG_GPIO_PRT1_INTR
OLED_DC__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OLED_DC__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OLED_DC__MASK EQU 0x01
OLED_DC__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OLED_DC__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OLED_DC__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OLED_DC__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OLED_DC__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OLED_DC__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OLED_DC__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OLED_DC__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OLED_DC__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OLED_DC__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OLED_DC__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OLED_DC__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OLED_DC__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OLED_DC__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OLED_DC__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OLED_DC__PC EQU CYREG_GPIO_PRT1_PC
OLED_DC__PC2 EQU CYREG_GPIO_PRT1_PC2
OLED_DC__PORT EQU 1
OLED_DC__PS EQU CYREG_GPIO_PRT1_PS
OLED_DC__SHIFT EQU 0

/* OLED_Reset */
OLED_Reset__0__DR EQU CYREG_GPIO_PRT1_DR
OLED_Reset__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OLED_Reset__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OLED_Reset__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OLED_Reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OLED_Reset__0__HSIOM_MASK EQU 0x000000F0
OLED_Reset__0__HSIOM_SHIFT EQU 4
OLED_Reset__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OLED_Reset__0__INTR EQU CYREG_GPIO_PRT1_INTR
OLED_Reset__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OLED_Reset__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OLED_Reset__0__MASK EQU 0x02
OLED_Reset__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OLED_Reset__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OLED_Reset__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OLED_Reset__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OLED_Reset__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OLED_Reset__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OLED_Reset__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OLED_Reset__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OLED_Reset__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OLED_Reset__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OLED_Reset__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OLED_Reset__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OLED_Reset__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OLED_Reset__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OLED_Reset__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OLED_Reset__0__PC EQU CYREG_GPIO_PRT1_PC
OLED_Reset__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OLED_Reset__0__PORT EQU 1
OLED_Reset__0__PS EQU CYREG_GPIO_PRT1_PS
OLED_Reset__0__SHIFT EQU 1
OLED_Reset__DR EQU CYREG_GPIO_PRT1_DR
OLED_Reset__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OLED_Reset__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OLED_Reset__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OLED_Reset__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OLED_Reset__INTR EQU CYREG_GPIO_PRT1_INTR
OLED_Reset__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OLED_Reset__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OLED_Reset__MASK EQU 0x02
OLED_Reset__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OLED_Reset__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OLED_Reset__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OLED_Reset__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OLED_Reset__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OLED_Reset__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OLED_Reset__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OLED_Reset__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OLED_Reset__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OLED_Reset__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OLED_Reset__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OLED_Reset__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OLED_Reset__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OLED_Reset__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OLED_Reset__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OLED_Reset__PC EQU CYREG_GPIO_PRT1_PC
OLED_Reset__PC2 EQU CYREG_GPIO_PRT1_PC2
OLED_Reset__PORT EQU 1
OLED_Reset__PS EQU CYREG_GPIO_PRT1_PS
OLED_Reset__SHIFT EQU 1

/* PWM_Speaker */
PWM_Speaker_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_Speaker_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_Speaker_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_Speaker_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_Speaker_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_Speaker_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_Speaker_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_Speaker_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_Speaker_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_Speaker_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_Speaker_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_Speaker_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_Speaker_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_Speaker_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_Speaker_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* SCB */
SCB_SCB__CTRL EQU CYREG_SCB1_CTRL
SCB_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
SCB_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
SCB_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SCB_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SCB_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SCB_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SCB_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SCB_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SCB_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SCB_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SCB_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SCB_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SCB_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
SCB_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SCB_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SCB_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SCB_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SCB_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SCB_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SCB_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SCB_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SCB_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SCB_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SCB_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
SCB_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SCB_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SCB_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
SCB_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
SCB_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
SCB_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
SCB_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
SCB_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
SCB_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SCB_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SCB_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SCB_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SCB_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SCB_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SCB_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SCB_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SCB_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SCB_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SCB_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SCB_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SCB_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SCB_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SCB_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SCB_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SCB_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SCB_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SCB_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SCB_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SCB_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SCB_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SCB_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SCB_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SCB_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SCB_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SCB_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SCB_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SCB_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SCB_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SCB_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SCB_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SCB_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SCB_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SCB_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SCB_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SCB_SCB__SS0_POSISTION EQU 0
SCB_SCB__SS1_POSISTION EQU 1
SCB_SCB__SS2_POSISTION EQU 2
SCB_SCB__SS3_POSISTION EQU 3
SCB_SCB__STATUS EQU CYREG_SCB1_STATUS
SCB_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SCB_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SCB_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SCB_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SCB_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SCB_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
SCB_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SCB_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SCB_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SCB_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SCB_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SCB_SCB_IRQ__INTC_MASK EQU 0x400
SCB_SCB_IRQ__INTC_NUMBER EQU 10
SCB_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
SCB_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SCB_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SCB_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SCB_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SCB_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
SCB_SCBCLK__DIV_ID EQU 0x00000044
SCB_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
SCB_SCBCLK__PA_DIV_ID EQU 0x000000FF
SCB_scl__0__DR EQU CYREG_GPIO_PRT3_DR
SCB_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SCB_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SCB_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SCB_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SCB_scl__0__HSIOM_GPIO EQU 0
SCB_scl__0__HSIOM_I2C EQU 14
SCB_scl__0__HSIOM_I2C_SCL EQU 14
SCB_scl__0__HSIOM_MASK EQU 0x00F00000
SCB_scl__0__HSIOM_SHIFT EQU 20
SCB_scl__0__HSIOM_UART EQU 9
SCB_scl__0__HSIOM_UART_TX EQU 9
SCB_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SCB_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
SCB_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SCB_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SCB_scl__0__MASK EQU 0x20
SCB_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCB_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCB_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCB_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCB_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCB_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCB_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCB_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCB_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCB_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCB_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCB_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCB_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCB_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCB_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCB_scl__0__PC EQU CYREG_GPIO_PRT3_PC
SCB_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SCB_scl__0__PORT EQU 3
SCB_scl__0__PS EQU CYREG_GPIO_PRT3_PS
SCB_scl__0__SHIFT EQU 5
SCB_scl__DR EQU CYREG_GPIO_PRT3_DR
SCB_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SCB_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SCB_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SCB_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SCB_scl__INTR EQU CYREG_GPIO_PRT3_INTR
SCB_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SCB_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SCB_scl__MASK EQU 0x20
SCB_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCB_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCB_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCB_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCB_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCB_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCB_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCB_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCB_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCB_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCB_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCB_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCB_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCB_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCB_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCB_scl__PC EQU CYREG_GPIO_PRT3_PC
SCB_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
SCB_scl__PORT EQU 3
SCB_scl__PS EQU CYREG_GPIO_PRT3_PS
SCB_scl__SHIFT EQU 5
SCB_sda__0__DR EQU CYREG_GPIO_PRT3_DR
SCB_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SCB_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SCB_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SCB_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SCB_sda__0__HSIOM_GPIO EQU 0
SCB_sda__0__HSIOM_I2C EQU 14
SCB_sda__0__HSIOM_I2C_SDA EQU 14
SCB_sda__0__HSIOM_MASK EQU 0x000F0000
SCB_sda__0__HSIOM_SHIFT EQU 16
SCB_sda__0__HSIOM_UART EQU 9
SCB_sda__0__HSIOM_UART_RX EQU 9
SCB_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SCB_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
SCB_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SCB_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SCB_sda__0__MASK EQU 0x10
SCB_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCB_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCB_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCB_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCB_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCB_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCB_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCB_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCB_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCB_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCB_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCB_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCB_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCB_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCB_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCB_sda__0__PC EQU CYREG_GPIO_PRT3_PC
SCB_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SCB_sda__0__PORT EQU 3
SCB_sda__0__PS EQU CYREG_GPIO_PRT3_PS
SCB_sda__0__SHIFT EQU 4
SCB_sda__DR EQU CYREG_GPIO_PRT3_DR
SCB_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SCB_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SCB_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SCB_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SCB_sda__INTR EQU CYREG_GPIO_PRT3_INTR
SCB_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SCB_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SCB_sda__MASK EQU 0x10
SCB_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCB_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCB_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCB_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCB_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCB_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCB_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCB_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCB_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCB_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCB_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCB_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCB_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCB_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCB_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCB_sda__PC EQU CYREG_GPIO_PRT3_PC
SCB_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
SCB_sda__PORT EQU 3
SCB_sda__PS EQU CYREG_GPIO_PRT3_PS
SCB_sda__SHIFT EQU 4

/* SPI_Master */
SPI_Master_mosi_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_Master_mosi_m__0__HSIOM_GPIO EQU 0
SPI_Master_mosi_m__0__HSIOM_I2C EQU 14
SPI_Master_mosi_m__0__HSIOM_I2C_SDA EQU 14
SPI_Master_mosi_m__0__HSIOM_MASK EQU 0x000F0000
SPI_Master_mosi_m__0__HSIOM_SHIFT EQU 16
SPI_Master_mosi_m__0__HSIOM_SPI EQU 15
SPI_Master_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_Master_mosi_m__0__HSIOM_UART EQU 9
SPI_Master_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_Master_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_mosi_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_mosi_m__0__MASK EQU 0x10
SPI_Master_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_Master_mosi_m__0__OUT_SEL_SHIFT EQU 8
SPI_Master_mosi_m__0__OUT_SEL_VAL EQU -1
SPI_Master_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_mosi_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_mosi_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_mosi_m__0__PORT EQU 1
SPI_Master_mosi_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_mosi_m__0__SHIFT EQU 4
SPI_Master_mosi_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_mosi_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_mosi_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_mosi_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_mosi_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_mosi_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_mosi_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_mosi_m__MASK EQU 0x10
SPI_Master_mosi_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_mosi_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_mosi_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_mosi_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_mosi_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_mosi_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_mosi_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_mosi_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_mosi_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_mosi_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_mosi_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_mosi_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_mosi_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_mosi_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_mosi_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_mosi_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_mosi_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_mosi_m__PORT EQU 1
SPI_Master_mosi_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_mosi_m__SHIFT EQU 4
SPI_Master_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_Master_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_Master_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_Master_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_Master_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_Master_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_Master_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_Master_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_Master_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_Master_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_Master_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_Master_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_Master_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_Master_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_Master_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_Master_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_Master_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_Master_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_Master_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_Master_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_Master_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_Master_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_Master_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_Master_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_Master_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_Master_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_Master_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_Master_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_Master_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_Master_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_Master_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_Master_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_Master_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_Master_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_Master_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_Master_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_Master_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_Master_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_Master_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_Master_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_Master_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_Master_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_Master_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_Master_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_Master_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_Master_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_Master_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_Master_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_Master_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_Master_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_Master_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_Master_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_Master_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_Master_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_Master_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_Master_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_Master_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_Master_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_Master_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_Master_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_Master_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_Master_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_Master_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_Master_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_Master_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_Master_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_Master_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_Master_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_Master_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_Master_SCB__SS0_POSISTION EQU 0
SPI_Master_SCB__SS1_POSISTION EQU 1
SPI_Master_SCB__SS2_POSISTION EQU 2
SPI_Master_SCB__SS3_POSISTION EQU 3
SPI_Master_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_Master_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_Master_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_Master_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_Master_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_Master_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_Master_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_Master_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_Master_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_Master_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
SPI_Master_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
SPI_Master_SCBCLK__DIV_ID EQU 0x00000042
SPI_Master_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
SPI_Master_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_Master_sclk_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_Master_sclk_m__0__HSIOM_GPIO EQU 0
SPI_Master_sclk_m__0__HSIOM_MASK EQU 0xF0000000
SPI_Master_sclk_m__0__HSIOM_SHIFT EQU 28
SPI_Master_sclk_m__0__HSIOM_SPI EQU 15
SPI_Master_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_Master_sclk_m__0__HSIOM_UART EQU 9
SPI_Master_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_Master_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_sclk_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_sclk_m__0__MASK EQU 0x80
SPI_Master_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_Master_sclk_m__0__OUT_SEL_SHIFT EQU 14
SPI_Master_sclk_m__0__OUT_SEL_VAL EQU -1
SPI_Master_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_sclk_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_sclk_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_sclk_m__0__PORT EQU 1
SPI_Master_sclk_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_sclk_m__0__SHIFT EQU 7
SPI_Master_sclk_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_sclk_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_sclk_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_sclk_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_sclk_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_sclk_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_sclk_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_sclk_m__MASK EQU 0x80
SPI_Master_sclk_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_sclk_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_sclk_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_sclk_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_sclk_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_sclk_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_sclk_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_sclk_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_sclk_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_sclk_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_sclk_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_sclk_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_sclk_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_sclk_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_sclk_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_sclk_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_sclk_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_sclk_m__PORT EQU 1
SPI_Master_sclk_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_sclk_m__SHIFT EQU 7
SPI_Master_ss0_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_Master_ss0_m__0__HSIOM_GPIO EQU 0
SPI_Master_ss0_m__0__HSIOM_MASK EQU 0x0F000000
SPI_Master_ss0_m__0__HSIOM_SHIFT EQU 24
SPI_Master_ss0_m__0__HSIOM_SPI EQU 15
SPI_Master_ss0_m__0__HSIOM_SPI_SELECT0 EQU 15
SPI_Master_ss0_m__0__HSIOM_UART EQU 9
SPI_Master_ss0_m__0__HSIOM_UART_RTS EQU 9
SPI_Master_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_ss0_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_ss0_m__0__MASK EQU 0x40
SPI_Master_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPI_Master_ss0_m__0__OUT_SEL_SHIFT EQU 12
SPI_Master_ss0_m__0__OUT_SEL_VAL EQU -1
SPI_Master_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_ss0_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_ss0_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_ss0_m__0__PORT EQU 1
SPI_Master_ss0_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_ss0_m__0__SHIFT EQU 6
SPI_Master_ss0_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_Master_ss0_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_Master_ss0_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_Master_ss0_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_Master_ss0_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_ss0_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_Master_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_Master_ss0_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_Master_ss0_m__MASK EQU 0x40
SPI_Master_ss0_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_Master_ss0_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_Master_ss0_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_Master_ss0_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_Master_ss0_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_Master_ss0_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_Master_ss0_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_Master_ss0_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_Master_ss0_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_Master_ss0_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_Master_ss0_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_Master_ss0_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_Master_ss0_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_Master_ss0_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_Master_ss0_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_Master_ss0_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_Master_ss0_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_Master_ss0_m__PORT EQU 1
SPI_Master_ss0_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_Master_ss0_m__SHIFT EQU 6

/* T1_CC_ISR */
T1_CC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
T1_CC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
T1_CC_ISR__INTC_MASK EQU 0x20000
T1_CC_ISR__INTC_NUMBER EQU 17
T1_CC_ISR__INTC_PRIOR_MASK EQU 0xC000
T1_CC_ISR__INTC_PRIOR_NUM EQU 3
T1_CC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
T1_CC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
T1_CC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Timer_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 12000000
CYDEV_BCLK__HFCLK__KHZ EQU 12000
CYDEV_BCLK__HFCLK__MHZ EQU 12
CYDEV_BCLK__SYSCLK__HZ EQU 12000000
CYDEV_BCLK__SYSCLK__KHZ EQU 12000
CYDEV_BCLK__SYSCLK__MHZ EQU 12
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_RTC_SOURCE_DIV EQU 32768
CYDEV_RTC_SOURCE_WDT EQU 2
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT2_DIV EQU 32768
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
