INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 26 11:32:04 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : chaosNCG
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 Buffer_4/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/storeQ/dataQ_1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.550ns (38.456%)  route 4.081ns (61.544%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2902, unset)         0.672     0.672    Buffer_4/fifo/clk
                         FDRE                                         r  Buffer_4/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  Buffer_4/fifo/Head_reg[0]/Q
                         net (fo=17, unplaced)        0.714     1.595    Buffer_4/fifo/Memory_reg_0_7_0_5/ADDRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.166     1.761 r  Buffer_4/fifo/Memory_reg_0_7_0_5/RAMA/O
                         net (fo=2, unplaced)         0.321     2.082    Buffer_4/fifo/Memory_reg_0_7_0_5_n_1
                         LUT2 (Prop_lut2_I0_O)        0.065     2.147 r  Buffer_4/fifo/dataQ_1[31]_i_39/O
                         net (fo=1, unplaced)         0.000     2.147    Buffer_4/fifo/dataQ_1[31]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     2.500 r  Buffer_4/fifo/dataQ_1_reg[31]_i_18/CO[3]
                         net (fo=1, unplaced)         0.008     2.508    Buffer_4/fifo/dataQ_1_reg[31]_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.568 r  Buffer_4/fifo/dataQ_1_reg[31]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.568    Buffer_4/fifo/dataQ_1_reg[31]_i_48_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.628 r  Buffer_4/fifo/dataQ_1_reg[31]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000     2.628    Buffer_4/fifo/dataQ_1_reg[31]_i_67_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.817 f  Buffer_4/fifo/dataQ_1_reg[31]_i_106/O[3]
                         net (fo=1, unplaced)         0.566     3.383    ashr_31/dataQ_1[31]_i_19_0[15]
                         LUT4 (Prop_lut4_I1_O)        0.142     3.525 r  ashr_31/dataQ_1[31]_i_115/O
                         net (fo=1, unplaced)         0.340     3.865    ashr_31/dataQ_1[31]_i_115_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     3.918 r  ashr_31/dataQ_1[31]_i_68/O
                         net (fo=1, unplaced)         0.340     4.258    ashr_31/dataQ_1[31]_i_68_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     4.311 r  ashr_31/dataQ_1[31]_i_44/O
                         net (fo=1, unplaced)         0.310     4.621    ashr_31/dataQ_1[31]_i_44_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     4.674 r  ashr_31/dataQ_1[31]_i_19/O
                         net (fo=33, unplaced)        0.412     5.086    ashr_31/dataQ_1[31]_i_47_0
                         LUT2 (Prop_lut2_I1_O)        0.053     5.139 f  ashr_31/dataQ_1[3]_i_23/O
                         net (fo=1, unplaced)         0.340     5.479    ashr_31/dataQ_1[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.532 r  ashr_31/dataQ_1[3]_i_14/O
                         net (fo=1, unplaced)         0.340     5.872    add_33/dataQ_1_reg[3]_i_2_1
                         LUT6 (Prop_lut6_I2_O)        0.053     5.925 r  add_33/dataQ_1[3]_i_6/O
                         net (fo=1, unplaced)         0.000     5.925    add_33/dataQ_1[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.222 r  add_33/dataQ_1_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     6.230    add_33/dataQ_1_reg[3]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.290 r  add_33/dataQ_1_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.290    add_33/dataQ_1_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.350 r  add_33/dataQ_1_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.350    add_33/dataQ_1_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.410 r  add_33/dataQ_1_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.410    add_33/dataQ_1_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.470 r  add_33/dataQ_1_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.470    add_33/dataQ_1_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.530 r  add_33/dataQ_1_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.530    add_33/dataQ_1_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.590 r  add_33/dataQ_1_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.590    add_33/dataQ_1_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     6.779 r  add_33/dataQ_1_reg[31]_i_5/O[3]
                         net (fo=4, unplaced)         0.382     7.161    Buffer_7/oehb1/dataQ_7_reg[31][25]
                         LUT5 (Prop_lut5_I4_O)        0.142     7.303 r  Buffer_7/oehb1/dataQ_1[31]_i_2__0/O
                         net (fo=1, unplaced)         0.000     7.303    c_LSQ_A/storeQ/dataQ_1_reg[31]_0[31]
                         FDRE                                         r  c_LSQ_A/storeQ/dataQ_1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=2902, unset)         0.638     4.638    c_LSQ_A/storeQ/clk
                         FDRE                                         r  c_LSQ_A/storeQ/dataQ_1_reg[31]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)       -0.009     4.594    c_LSQ_A/storeQ/dataQ_1_reg[31]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                 -2.709    




