#[cfg(feature = "51")]
use nrf51 as pac;

#[cfg(feature = "52810")]
use nrf52810_pac as pac;

#[cfg(feature = "52832")]
use nrf52832_pac as pac;

#[cfg(feature = "52840")]
use nrf52840_pac as pac;

use bbqueue::ArrayLength;
use core::sync::atomic::{compiler_fence, Ordering};

use crate::{
    app::Addresses,
    payload::{PayloadR, PayloadW},
};
pub(crate) use pac::{Interrupt, NVIC, RADIO};

const CRC_INIT: u32 = 0x0000_FFFF;
const CRC_POLY: u32 = 0x0001_1021;

#[inline]
fn bytewise_bit_swap(value: u32) -> u32 {
    value.reverse_bits().swap_bytes()
}

#[inline]
fn address_conversion(value: u32) -> u32 {
    value.reverse_bits()
}

pub(crate) enum RxPayloadState {
    Ack,
    NoAck,
    Repeated,
    BadCRC,
}

pub struct EsbRadio<OutgoingLen, IncomingLen>
where
    OutgoingLen: ArrayLength<u8>,
    IncomingLen: ArrayLength<u8>,
{
    radio: RADIO,
    tx_grant: Option<PayloadR<OutgoingLen>>,
    rx_grant: Option<PayloadW<IncomingLen>>,
    last_crc: [u16; 8],
    last_pid: [u8; 8],
}

impl<OutgoingLen, IncomingLen> EsbRadio<OutgoingLen, IncomingLen>
where
    OutgoingLen: ArrayLength<u8>,
    IncomingLen: ArrayLength<u8>,
{
    pub(crate) fn new(radio: RADIO) -> Self {
        EsbRadio {
            radio,
            tx_grant: None,
            rx_grant: None,
            last_crc: [0; 8],
            last_pid: [0; 8],
        }
    }

    pub(crate) fn init(&mut self, max_payload: u8, addresses: &Addresses) {
        // Disables all interrupts
        self.radio
            .intenclr
            .write(|w| unsafe { w.bits(0xFFFF_FFFF) });
        self.radio.mode.write(|w| w.mode().nrf_2mbit());
        let len_bits = if max_payload <= 32 { 6 } else { 8 };
        // Convert addresses to remain compatible with nRF24L devices
        let base0 = address_conversion(u32::from_le_bytes(addresses.base0));
        let base1 = address_conversion(u32::from_le_bytes(addresses.base1));
        let prefix0 = bytewise_bit_swap(u32::from_le_bytes(addresses.prefixes0));
        let prefix1 = bytewise_bit_swap(u32::from_le_bytes(addresses.prefixes1));

        self.radio.shorts.write(|w| {
            w.ready_start()
                .enabled()
                .end_disable()
                .enabled()
                .address_rssistart()
                .enabled()
                .disabled_rssistop()
                .enabled()
        });

        // Enable fast ramp-up if the hardware supports it
        #[cfg(not(feature = "51"))]
        self.radio.modecnf0.modify(|_, w| w.ru().fast());

        // TODO: configurable tx_power
        unsafe {
            self.radio
                .pcnf0
                .write(|w| w.lflen().bits(len_bits).s1len().bits(3));

            self.radio.pcnf1.write(|w| {
                w.maxlen()
                    .bits(max_payload)
                    // 4-Byte Base Address + 1-Byte Address Prefix
                    .balen()
                    .bits(4)
                    // Nordic's code doesn't use whitening, maybe enable in the future ?
                    //.whiteen()
                    //.set_bit()
                    .statlen()
                    .bits(0)
                    .endian()
                    .big()
            });

            self.radio
                .crcinit
                .write(|w| w.crcinit().bits(CRC_INIT & 0x00FF_FFFF));

            self.radio
                .crcpoly
                .write(|w| w.crcpoly().bits(CRC_POLY & 0x00FF_FFFF));

            self.radio.base0.write(|w| w.bits(base0));
            self.radio.base1.write(|w| w.bits(base1));

            self.radio.prefix0.write(|w| w.bits(prefix0));
            self.radio.prefix1.write(|w| w.bits(prefix1));

            // NOTE(unsafe) `rf_channel` was checked to be between 0 and 100 during the creation of
            // the `Adresses` object
            self.radio
                .frequency
                .write(|w| w.frequency().bits(addresses.rf_channel));
        }
    }

    // Clears the End event to not retrigger the interrupt
    #[inline]
    pub(crate) fn clear_disabled_event(&mut self) {
        self.radio.events_disabled.write(|w| unsafe { w.bits(0) });
    }

    // Clears the End event to not retrigger the interrupt
    #[inline]
    pub(crate) fn clear_end_event(&mut self) {
        self.radio.events_end.write(|w| unsafe { w.bits(0) });
    }

    // Clears the Ready event to not retrigger the interrupt
    #[inline]
    pub(crate) fn clear_ready_event(&mut self) {
        self.radio.events_ready.write(|w| unsafe { w.bits(0) });
    }

    // Disables Ready interrupt
    #[inline]
    pub(crate) fn disable_ready_interrupt(&mut self) {
        self.radio.intenclr.write(|w| w.ready().set_bit());
    }

    // Disables the radio and the `radio disabled` interrupt
    pub(crate) fn stop(&mut self) {
        self.radio
            .shorts
            .modify(|_, w| w.disabled_rxen().disabled().disabled_txen().disabled());
        self.radio.intenclr.write(|w| w.disabled().set_bit());
        self.radio.tasks_disable.write(|w| unsafe { w.bits(1) });

        // Wait for the disable event to kick in, to make sure that the `task_disable` write won't
        // trigger an interrupt
        while self.radio.events_disabled.read().bits() == 0 {}
        self.clear_disabled_event();

        // "Subsequent reads and writes cannot be moved ahead of preceding reads."
        compiler_fence(Ordering::Acquire);
    }

    // --------------- PTX methods --------------- //

    // Transmit a packet and setup interrupts.
    // If the an ack is requested, the `ready` interrupt will be enabled and the upper stack must
    // check for this condition and perfom the necessary actions.
    pub(crate) fn transmit(&mut self, payload: PayloadR<OutgoingLen>, ack: bool) {
        if ack {
            // Go to RX mode after the transmission
            self.radio.shorts.modify(|_, w| w.disabled_rxen().enabled());
            // Enable `disabled` interrupt to know when the radio finished transmission and `ready`
            // to know when it started listening for the ack
            self.radio
                .intenset
                .write(|w| w.disabled().set_bit().ready().set_bit());
        } else {
            self.radio.intenset.write(|w| w.disabled().set_bit());
        }
        unsafe {
            // NOTE(unsafe) Pipe fits in 3 bits
            self.radio
                .txaddress
                .write(|w| w.txaddress().bits(payload.pipe()));
            // NOTE(unsafe) Pipe only goes from 0 through 7
            self.radio
                .rxaddresses
                .write(|w| w.bits(1 << payload.pipe()));

            self.radio
                .packetptr
                .write(|w| w.bits(payload.dma_pointer() as u32));
            self.radio.events_address.write(|w| w.bits(0));
            self.clear_disabled_event();
            self.clear_ready_event();
            self.clear_end_event();
            //self.radio.events_payload.write(|w| w.bits(0)); do we need this ? Probably not

            // "Preceding reads and writes cannot be moved past subsequent writes."
            compiler_fence(Ordering::Release);

            self.radio.tasks_txen.write(|w| w.bits(1));
        }
        self.tx_grant = Some(payload);
    }

    // Must be called after the end of TX if the user did not request an ack
    pub(crate) fn finish_tx_no_ack(&mut self) {
        // We could use `Acquire` ordering if could prove that a read occurred
        // "No re-ordering of reads and writes across this point is allowed."
        compiler_fence(Ordering::SeqCst);

        // Transmission completed, release packet. If we are here we should always have the tx_grant
        if let Some(grant) = self.tx_grant.take() {
            grant.release();
        }
    }

    // Must be called after the end of TX if the user requested for an ack.
    // Timers must be set accordingly by the upper stack
    pub(crate) fn prepare_for_ack(&mut self, mut rx_buf: PayloadW<IncomingLen>) {
        // We need a compiler fence here because the DMA will automatically start listening for
        // packets after the ramp-up is completed
        // "Preceding reads and writes cannot be moved past subsequent writes."
        compiler_fence(Ordering::Release);
        self.radio
            .packetptr
            .write(|w| unsafe { w.bits(rx_buf.dma_pointer() as u32) });
        self.rx_grant = Some(rx_buf);
        // this already fired
        self.radio
            .shorts
            .modify(|_, w| w.disabled_rxen().disabled());

        // We don't release the packet here because we may need to retransmit
    }

    // Returns true if the ack was received successfully
    // The upper stack is responsible for checking and disabling the timeouts
    pub(crate) fn check_ack(&mut self) -> bool {
        let ret = self.radio.crcstatus.read().crcstatus().is_crcok();
        // "Subsequent reads and writes cannot be moved ahead of preceding reads."
        compiler_fence(Ordering::Acquire);

        if ret {
            if let (Some(tx_grant), Some(mut rx_grant)) =
                (self.tx_grant.take(), self.rx_grant.take())
            {
                let pipe = tx_grant.pipe();
                tx_grant.release();

                let rssi = self.radio.rssisample.read().rssisample().bits();
                rx_grant.set_pipe(pipe);
                rx_grant.set_rssi(rssi);
                rx_grant.commit_all();
            } else {
                unreachable!()
            }
        }
        ret
    }

    // --------------- PRX methods --------------- //

    // Start listening for packets and setup necessary shorts and interrupts
    pub(crate) fn start_receiving(&mut self, mut rx_buf: PayloadW<IncomingLen>, enabled_pipes: u8) {
        // Start TX after receiving a packet as it might need an ack
        self.radio.shorts.modify(|_, w| w.disabled_txen().enabled());

        self.radio.intenset.write(|w| w.disabled().set_bit());
        self.radio
            .rxaddresses
            .write(|w| unsafe { w.bits(enabled_pipes as u32) });

        unsafe {
            self.radio
                .packetptr
                .write(|w| w.bits(rx_buf.dma_pointer() as u32));
            self.radio.events_address.write(|w| w.bits(0));
            self.clear_disabled_event();
            self.clear_ready_event();
            self.clear_end_event();
            //self.radio.events_payload.write(|w| w.bits(0)); do we need this ? Probably not

            // "Preceding reads and writes cannot be moved past subsequent writes."
            compiler_fence(Ordering::Release);

            self.radio.tasks_rxen.write(|w| w.bits(1));
        }
        self.rx_grant = Some(rx_buf);
    }

    // Check the received payload.
    pub(crate) fn check_packet(&mut self, payload: PayloadR<OutgoingLen>) -> RxPayloadState {
        if self.radio.crcstatus.read().crcstatus().is_crcerror() {
            // Bad CRC, clear events and restart RX.
            self.stop();
            self.radio.shorts.modify(|_, w| w.disabled_txen().enabled());
            self.radio.intenset.write(|w| w.disabled().set_bit());
            // "Preceding reads and writes cannot be moved past subsequent writes."
            compiler_fence(Ordering::Release);

            self.radio.tasks_rxen.write(|w| unsafe { w.bits(1) });
            // We can safely drop the payload, it will return to the queue
            return RxPayloadState::BadCRC;
        }
        // "Subsequent reads and writes cannot be moved ahead of preceding reads."
        compiler_fence(Ordering::Acquire);

        let pipe = self.radio.rxmatch.read().rxmatch().bits() as usize;
        let crc = self.radio.rxcrc.read().rxcrc().bits() as u16;
        let (pid, ack) = if let Some(grant) = &self.rx_grant {
            (grant.pid(), !grant.no_ack())
        } else {
            unreachable!()
        };

        if ack {
            // This is a bit risky, the radio is turning around since before the beginning of the
            // method, we should have enough time if the Radio interrupt is top priority, otherwise
            // we might have a problem, should we disable the `disabled_txen` shorcut ? We might
            // have problems to acknowledge consistently if we do so.
            self.radio
                .txaddress
                .write(|w| unsafe { w.txaddress().bits(pipe as u8) });

            // "Preceding reads and writes cannot be moved past subsequent writes."
            compiler_fence(Ordering::Release);
            self.radio
                .packetptr
                .write(|w| unsafe { w.bits(payload.dma_pointer() as u32) });
            self.tx_grant = Some(payload);

            // Disables the shortcut for `txen`, we already hit that.
            // Enables the shortcut for `rxen` to turn around to rx after the end of the ack
            // transmission.
            self.radio
                .shorts
                .modify(|_, w| w.disabled_txen().disabled().disabled_rxen().enabled());
        } else {
            self.stop();
        }

        if (self.last_crc[pipe] == crc) && (self.last_pid[pipe] == pid) {
            return RxPayloadState::Repeated;
        }
        self.last_crc[pipe] = crc;
        self.last_pid[pipe] = pid;

        if let Some(mut grant) = self.rx_grant.take() {
            let rssi = self.radio.rssisample.read().rssisample().bits();
            grant.set_rssi(rssi);
            grant.set_pipe(pipe as u8);
            grant.commit_all();
            if ack {
                RxPayloadState::Ack
            } else {
                RxPayloadState::NoAck
            }
        } else {
            unreachable!()
        }
    }

    // Must be called after the end of the ack transmission.
    pub(crate) fn complete_rx_ack(&mut self, mut rx_buf: PayloadW<IncomingLen>) {
        // "No re-ordering of reads and writes across this point is allowed."
        compiler_fence(Ordering::SeqCst);

        self.radio
            .packetptr
            .write(|w| unsafe { w.bits(rx_buf.dma_pointer() as u32) });
        self.rx_grant = Some(rx_buf);
        // Disables the shortcut for `rxen`, we already hit that.
        // Enables the shortcut for `txen` to turn around to tx after receiving a packet
        // transmission.
        self.radio
            .shorts
            .modify(|_, w| w.disabled_rxen().disabled().disabled_txen().enabled());
    }

    // Must be called after `check_packet` returns `RxPayloadState::NoAck`.
    pub(crate) fn complete_rx_no_ack(&mut self, mut rx_buf: PayloadW<IncomingLen>) {
        self.radio
            .packetptr
            .write(|w| unsafe { w.bits(rx_buf.dma_pointer() as u32) });
        self.rx_grant = Some(rx_buf);

        self.radio.shorts.modify(|_, w| w.disabled_txen().enabled());
        self.radio.intenset.write(|w| w.disabled().set_bit());
        // "Preceding reads and writes cannot be moved past subsequent writes."
        compiler_fence(Ordering::Release);

        self.radio.tasks_rxen.write(|w| unsafe { w.bits(1) });
    }
}

mod sealed {
    pub trait Sealed {}
}

/// Trait implemented for the nRF timer peripherals.
pub trait EsbTimer: sealed::Sealed {
    /// Initialize the timer with a 1MHz rate.
    fn init(&mut self);

    /// Configures the timer's interrupt used for the retransmit, to fire after a given time in
    /// micro seconds.
    fn set_interrupt_retransmit(&mut self, micros: u16);

    /// Acknowledges the retransmit interrupt.
    fn clear_interrupt_retransmit(&mut self);

    /// Returns whether the retransmit interrupt is currently pending.
    fn is_retransmit_pending(&self) -> bool;

    /// Configures the timer's interrupt used for the acknowledge timeout, to fire after a given
    /// time in micro seconds.
    fn set_interrupt_ack(&mut self, micros: u16);

    /// Acknowledges the ack timeout interrupt.
    fn clear_interrupt_ack(&mut self);

    /// Returns whether the ack timeout interrupt is currently pending.
    fn is_ack_pending(&self) -> bool;

    /// Stops the timer.
    fn stop(&mut self);
}

macro_rules! impl_timer {
    ( $($ty:ty),+ ) => {
        $(
            impl EsbTimer for $ty {
                fn init(&mut self) {
                    self.bitmode.write(|w| w.bitmode()._32bit());
                    // 2^4 = 16
                    // 16 MHz / 16 = 1 MHz = Âµs resolution
                    self.prescaler.write(|w| unsafe { w.prescaler().bits(4) });
                }

                // CC[0] will be used for the retransmit timeout and CC[1] will be used for the ack
                // timeout

                fn set_interrupt_retransmit(&mut self, micros: u16) {
                    self.cc[0].write(|w| unsafe { w.bits(micros as u32) });
                    self.events_compare[0].reset();
                    self.intenset.write(|w| w.compare0().set());

                    // Clears and starts the counter
                    self.tasks_clear.write(|w| unsafe { w.bits(1) });
                    self.tasks_start.write(|w| unsafe { w.bits(1) });
                }

                fn clear_interrupt_retransmit(&mut self) {
                    self.intenclr.write(|w| w.compare0().clear());
                    self.events_compare[0].reset();

                    self.stop();
                }

                #[inline]
                fn is_retransmit_pending(&self) -> bool {
                    self.events_compare[0].read().bits() == 1u32
                }

                fn set_interrupt_ack(&mut self, micros: u16) {
                    // get current counter
                    self.tasks_capture[1].write(|w| unsafe { w.bits(1) });
                    let current_counter = self.cc[1].read().bits();

                    self.cc[1].write(|w| unsafe { w.bits(current_counter + micros as u32) });
                    self.events_compare[1].reset();
                    self.intenset.write(|w| w.compare1().set());
                }

                fn clear_interrupt_ack(&mut self) {
                    self.intenclr.write(|w| w.compare1().clear());
                    self.events_compare[1].reset();
                }

                #[inline]
                fn is_ack_pending(&self) -> bool {
                    self.events_compare[1].read().bits() == 1u32
                }

                #[inline]
                fn stop(&mut self) {
                    self.tasks_stop.write(|w| unsafe { w.bits(1) });
                }
            }

            impl sealed::Sealed for $ty {}
        )+
    };
}

#[cfg(not(feature = "51"))]
impl_timer!(pac::TIMER0, pac::TIMER1, pac::TIMER2);

#[cfg(feature = "51")]
impl_timer!(pac::TIMER0);
