// Seed: 3889461337
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1
    , id_3,
    output id_2
);
  initial begin
    #1 id_2 = id_1;
    SystemTFIdentifier;
  end
endmodule
