===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 10.5993 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.5618 ( 26.6%)    3.5618 ( 33.6%)  FIR Parser
    5.1896 ( 38.7%)    3.3516 ( 31.6%)  'firrtl.circuit' Pipeline
    1.3061 (  9.7%)    0.6542 (  6.2%)    'firrtl.module' Pipeline
    1.3038 (  9.7%)    0.6530 (  6.2%)      CSE
    0.0009 (  0.0%)    0.0004 (  0.0%)        (A) DominanceInfo
    0.1072 (  0.8%)    0.1072 (  1.0%)    InferWidths
    2.3096 ( 17.2%)    1.1591 ( 10.9%)    'firrtl.module' Pipeline
    1.1184 (  8.3%)    0.5659 (  5.3%)      ExpandWhens
    1.1873 (  8.9%)    0.6048 (  5.7%)      SimpleCanonicalizer
    1.4010 ( 10.4%)    1.4010 ( 13.2%)    IMConstProp
    0.0383 (  0.3%)    0.0383 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    0.0493 (  0.4%)    0.0247 (  0.2%)    'firrtl.module' Pipeline
    0.0462 (  0.3%)    0.0232 (  0.2%)      CheckWidths
    0.8787 (  6.6%)    0.8787 (  8.3%)  LowerFIRRTLToHW
    0.2249 (  1.7%)    0.2249 (  2.1%)  HWMemSimImpl
    1.6648 ( 12.4%)    0.8325 (  7.9%)  'hw.module' Pipeline
    0.0797 (  0.6%)    0.0423 (  0.4%)    HWCleanup
    0.6791 (  5.1%)    0.3475 (  3.3%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.8989 (  6.7%)    0.4546 (  4.3%)    SimpleCanonicalizer
    0.3545 (  2.6%)    0.3545 (  3.3%)  HWLegalizeNames
    0.2866 (  2.1%)    0.1435 (  1.4%)  'hw.module' Pipeline
    0.2834 (  2.1%)    0.1419 (  1.3%)    PrettifyVerilog
    1.2433 (  9.3%)    1.2433 ( 11.7%)  Output
    0.0041 (  0.0%)    0.0041 (  0.0%)  Rest
   13.4131 (100.0%)   10.5993 (100.0%)  Total

{
  totalTime: 10.631,
  maxMemory: 785408000
}
