<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRV8316</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DRV8316</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___s_t_a_t00___b_i_t_s.html">DRV8316_STAT00_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 STATUS00 register.  <a href="struct_d_r_v8316___s_t_a_t00___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8316___s_t_a_t00___r_e_g.html">DRV8316_STAT00_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___s_t_a_t01___b_i_t_s.html">DRV8316_STAT01_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 STATUS01 register.  <a href="struct_d_r_v8316___s_t_a_t01___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8316___s_t_a_t01___r_e_g.html">DRV8316_STAT01_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___s_t_a_t02___b_i_t_s.html">DRV8316_STAT02_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 STATUS02 register.  <a href="struct_d_r_v8316___s_t_a_t02___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8316___s_t_a_t02___r_e_g.html">DRV8316_STAT02_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___c_t_r_l01___b_i_t_s.html">DRV8316_CTRL01_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 CTRL01 register.  <a href="struct_d_r_v8316___c_t_r_l01___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8316___c_t_r_l01___r_e_g.html">DRV8316_CTRL01_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___c_t_r_l02___b_i_t_s.html">DRV8316_CTRL02_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 CTRL03 register.  <a href="struct_d_r_v8316___c_t_r_l02___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8316___c_t_r_l02___r_e_g.html">DRV8316_CTRL02_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___c_t_r_l03___b_i_t_s.html">DRV8316_CTRL03_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 CTRL03 register.  <a href="struct_d_r_v8316___c_t_r_l03___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8316___c_t_r_l03___r_e_g.html">DRV8316_CTRL03_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___c_t_r_l04___b_i_t_s.html">DRV8316_CTRL04_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 CTRL04 register.  <a href="struct_d_r_v8316___c_t_r_l04___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8316___c_t_r_l04___r_e_g.html">DRV8316_CTRL04_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___c_t_r_l05___b_i_t_s.html">DRV8316_CTRL05_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 CTRL05 register.  <a href="struct_d_r_v8316___c_t_r_l05___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8316___c_t_r_l05___r_e_g.html">DRV8316_CTRL05_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___c_t_r_l06___b_i_t_s.html">DRV8316_CTRL06_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 CTRL06 register.  <a href="struct_d_r_v8316___c_t_r_l06___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8316___c_t_r_l06___r_e_g.html">DRV8316_CTRL06_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8316___c_t_r_l10___b_i_t_s.html">DRV8316_CTRL10_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 CTRL10 register.  <a href="struct_d_r_v8316___c_t_r_l10___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8316___c_t_r_l10___r_e_g.html">DRV8316_CTRL10_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8316___v_a_r_s__t__.html">_DRV8316_VARS_t_</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 registers and commands.  <a href="struct___d_r_v8316___v_a_r_s__t__.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8316___obj__.html">_DRV8316_Obj_</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8316 object.  <a href="struct___d_r_v8316___obj__.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga10362cb2e5cf0702c76261c03f3bd040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga10362cb2e5cf0702c76261c03f3bd040">DRV8316_ADDR_MASK</a>&#160;&#160;&#160;(0x7E00)</td></tr>
<tr class="memdesc:ga10362cb2e5cf0702c76261c03f3bd040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the address mask.  <a href="group___d_r_v8316.html#ga10362cb2e5cf0702c76261c03f3bd040">More...</a><br /></td></tr>
<tr class="separator:ga10362cb2e5cf0702c76261c03f3bd040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c8f4100dfa46f97e5dcd1fedf16e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gab0c8f4100dfa46f97e5dcd1fedf16e3d">DRV8316_DATA_MASK</a>&#160;&#160;&#160;(0x00FF)</td></tr>
<tr class="memdesc:gab0c8f4100dfa46f97e5dcd1fedf16e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the data mask.  <a href="group___d_r_v8316.html#gab0c8f4100dfa46f97e5dcd1fedf16e3d">More...</a><br /></td></tr>
<tr class="separator:gab0c8f4100dfa46f97e5dcd1fedf16e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf45a811226c3c5c509d65340cac8a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gabf45a811226c3c5c509d65340cac8a27">DRV8316_RW_MASK</a>&#160;&#160;&#160;(0x8000)</td></tr>
<tr class="memdesc:gabf45a811226c3c5c509d65340cac8a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the R/W mask.  <a href="group___d_r_v8316.html#gabf45a811226c3c5c509d65340cac8a27">More...</a><br /></td></tr>
<tr class="separator:gabf45a811226c3c5c509d65340cac8a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75759b77d6c5c5964581d5e30fd8a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gad75759b77d6c5c5964581d5e30fd8a92">DRV8316_FAULT_TYPE_MASK</a>&#160;&#160;&#160;(0x00FF)</td></tr>
<tr class="memdesc:gad75759b77d6c5c5964581d5e30fd8a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the R/W mask.  <a href="group___d_r_v8316.html#gad75759b77d6c5c5964581d5e30fd8a92">More...</a><br /></td></tr>
<tr class="separator:gad75759b77d6c5c5964581d5e30fd8a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96bdfa24c8aab9903678bf902f5364f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga96bdfa24c8aab9903678bf902f5364f8">DRV8316_STAT00_FAULT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga96bdfa24c8aab9903678bf902f5364f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c6135a6efadb72e8ba9a6c21dec12d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga74c6135a6efadb72e8ba9a6c21dec12d">DRV8316_STAT00_OT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga74c6135a6efadb72e8ba9a6c21dec12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77dfa84d38023660ada1b715de1793e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gab77dfa84d38023660ada1b715de1793e">DRV8316_STAT00_OVP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gab77dfa84d38023660ada1b715de1793e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b09da87da982589293481732bfebd82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga2b09da87da982589293481732bfebd82">DRV8316_STAT00_NPOR_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga2b09da87da982589293481732bfebd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2722608f60e4fd0fff00a8be6765957c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga2722608f60e4fd0fff00a8be6765957c">DRV8316_STAT00_OCP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga2722608f60e4fd0fff00a8be6765957c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd82ee37d2618c9c1dcf9c12ce855bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gacd82ee37d2618c9c1dcf9c12ce855bec">DRV8316_STAT00_SPI_FLT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gacd82ee37d2618c9c1dcf9c12ce855bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95f05ec7a00eb4c5a2b4e6ba27dcaa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gab95f05ec7a00eb4c5a2b4e6ba27dcaa9">DRV8316_STAT00_BK_FLT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gab95f05ec7a00eb4c5a2b4e6ba27dcaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2867c4d336be8760df8922f26ecdfdb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga2867c4d336be8760df8922f26ecdfdb5">DRV8316_STAT00_RESERVED_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga2867c4d336be8760df8922f26ecdfdb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac2cb5d7cd2812e1f7c427b0f781d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaaac2cb5d7cd2812e1f7c427b0f781d8d">DRV8316_STAT01_OCP_LA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaaac2cb5d7cd2812e1f7c427b0f781d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8443e17fd81a1b949d5c044abfae8dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga8443e17fd81a1b949d5c044abfae8dfb">DRV8316_STAT01_OCP_HA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga8443e17fd81a1b949d5c044abfae8dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac971ca395a86c0637d6d784a60d771c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gac971ca395a86c0637d6d784a60d771c6">DRV8316_STAT01_OCP_LB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gac971ca395a86c0637d6d784a60d771c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1d29f50922041ea8d7a40b74dc95ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga5f1d29f50922041ea8d7a40b74dc95ef">DRV8316_STAT01_OCP_HB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga5f1d29f50922041ea8d7a40b74dc95ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787d2224ea1a421c4d8d8aa4ab9ec430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga787d2224ea1a421c4d8d8aa4ab9ec430">DRV8316_STAT01_OCP_LC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga787d2224ea1a421c4d8d8aa4ab9ec430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae677242d1eec701bd4fc3717b63eea73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gae677242d1eec701bd4fc3717b63eea73">DRV8316_STAT01_OCP_HC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gae677242d1eec701bd4fc3717b63eea73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd84e214d1a56d4aa6faebcd86f33e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga5fd84e214d1a56d4aa6faebcd86f33e4">DRV8316_STAT01_OTS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga5fd84e214d1a56d4aa6faebcd86f33e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a0961d18d0694459d171998f422d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaf7a0961d18d0694459d171998f422d8c">DRV8316_STAT01_OTW_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gaf7a0961d18d0694459d171998f422d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0774113dee22c64fe1e1b846391c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga8e0774113dee22c64fe1e1b846391c03">DRV8316_STAT02_SPI_ADDR_FLT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8e0774113dee22c64fe1e1b846391c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab7f3ef03493b5616e152bfec78ddc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga5ab7f3ef03493b5616e152bfec78ddc5">DRV8316_STAT02_SPI_SCLK_FLT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga5ab7f3ef03493b5616e152bfec78ddc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d63c8ba6cb3e6681536238542b105e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga87d63c8ba6cb3e6681536238542b105e">DRV8316_STAT02_SPI_PARITY_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga87d63c8ba6cb3e6681536238542b105e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6ab59833ff57c07283599a392b2511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gafc6ab59833ff57c07283599a392b2511">DRV8316_STAT02_VCP_UV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gafc6ab59833ff57c07283599a392b2511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea15457d3506a5b6ef9b0b2d425ec1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga5ea15457d3506a5b6ef9b0b2d425ec1f">DRV8316_STAT02_BUCK_UV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5ea15457d3506a5b6ef9b0b2d425ec1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bba21af328239376c3c0a248f764c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga2bba21af328239376c3c0a248f764c54">DRV8316_STAT02_BUCK_OCP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga2bba21af328239376c3c0a248f764c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0598018c8505a2fec3c745781ad0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga0f0598018c8505a2fec3c745781ad0f2">DRV8316_STAT02_OTP_ERR_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga0f0598018c8505a2fec3c745781ad0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc5dce0108db764505a3b765eaa3f943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gabc5dce0108db764505a3b765eaa3f943">DRV8316_STAT02_RESERVED_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gabc5dce0108db764505a3b765eaa3f943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e9dfcc36ef0829f73fc72d809309adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga9e9dfcc36ef0829f73fc72d809309adc">DRV8316_CTRL03_REG_LOCK_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 0)</td></tr>
<tr class="separator:ga9e9dfcc36ef0829f73fc72d809309adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddf995b52e2e0229ff4cf0eff4deae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga8ddf995b52e2e0229ff4cf0eff4deae1">DRV8316_CTRL03_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga8ddf995b52e2e0229ff4cf0eff4deae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27410d441861bcb87d46313ce7e4c951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga27410d441861bcb87d46313ce7e4c951">DRV8316_CTRL03_RESERVED2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga27410d441861bcb87d46313ce7e4c951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac677bea9604d97099f677318601d4424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gac677bea9604d97099f677318601d4424">DRV8316_CTRL03_RESERVED3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gac677bea9604d97099f677318601d4424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba47193ae9a542b83f39d26c4982649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga9ba47193ae9a542b83f39d26c4982649">DRV8316_CTRL03_RESERVED4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga9ba47193ae9a542b83f39d26c4982649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb57ed8c2bfebd63705a57ea062e6f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaeb57ed8c2bfebd63705a57ea062e6f8a">DRV8316_CTRL03_RESERVED5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gaeb57ed8c2bfebd63705a57ea062e6f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4f2aa1e98adbe2e5d9f356b83f03e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaef4f2aa1e98adbe2e5d9f356b83f03e8">DRV8316_CTRL04_CLR_FLT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaef4f2aa1e98adbe2e5d9f356b83f03e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28526271767a3c1c6d909108e7f86dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga28526271767a3c1c6d909108e7f86dd2">DRV8316_CTRL04_PWM_MODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 1)</td></tr>
<tr class="separator:ga28526271767a3c1c6d909108e7f86dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e92a4ec20418bab862af32905c51072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga4e92a4ec20418bab862af32905c51072">DRV8316_CTRL04_SLEW_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 3)</td></tr>
<tr class="separator:ga4e92a4ec20418bab862af32905c51072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6bfa69202b6a3cb97cb7b76a34fbe9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaa6bfa69202b6a3cb97cb7b76a34fbe9d">DRV8316_CTRL04_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaa6bfa69202b6a3cb97cb7b76a34fbe9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7baa45a916b9b2d3c70b6667462df1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga7baa45a916b9b2d3c70b6667462df1bc">DRV8316_CTRL04_RESERVED2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga7baa45a916b9b2d3c70b6667462df1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3caf7af6908cdb08a37bf4d7193542a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gad3caf7af6908cdb08a37bf4d7193542a">DRV8316_CTRL04_RESERVED3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad3caf7af6908cdb08a37bf4d7193542a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13771026026b60c6c4597e7f02f66fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gad13771026026b60c6c4597e7f02f66fd">DRV8316_CTRL05_OTW_REP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gad13771026026b60c6c4597e7f02f66fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e14c73f8cb847045fcc51e30196a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga4e14c73f8cb847045fcc51e30196a575">DRV8316_CTRL05_SPI_FLT_REP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga4e14c73f8cb847045fcc51e30196a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2505886d9117aa2de62124051cf21bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gac2505886d9117aa2de62124051cf21bd">DRV8316_CTRL05_OVP_EN_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gac2505886d9117aa2de62124051cf21bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546334b99e54b5c22e730406cd7ca530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga546334b99e54b5c22e730406cd7ca530">DRV8316_CTRL05_OVP_SEL_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga546334b99e54b5c22e730406cd7ca530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762a323b2737e81eaa970009bb5f34c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga762a323b2737e81eaa970009bb5f34c8">DRV8316_CTRL05_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga762a323b2737e81eaa970009bb5f34c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02e8e9fc065e61ce6b6956502fb4f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gad02e8e9fc065e61ce6b6956502fb4f2c">DRV8316_CTRL05_RESERVED2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gad02e8e9fc065e61ce6b6956502fb4f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0d6f8541417de2a654dd6debd8d646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga8d0d6f8541417de2a654dd6debd8d646">DRV8316_CTRL05_RESERVED3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga8d0d6f8541417de2a654dd6debd8d646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724ad48833090321617122e697b8aed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga724ad48833090321617122e697b8aed9">DRV8316_CTRL05_RESERVED4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga724ad48833090321617122e697b8aed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908aad46f08be5ef33ab831ce2c6d629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga908aad46f08be5ef33ab831ce2c6d629">DRV8316_CTRL06_OCP_MODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga908aad46f08be5ef33ab831ce2c6d629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfd14a96dd05a6acdc40d88a770f470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga0cfd14a96dd05a6acdc40d88a770f470">DRV8316_CTRL06_OCP_LVL_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga0cfd14a96dd05a6acdc40d88a770f470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0ba88e912cf065481990276187df4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaba0ba88e912cf065481990276187df4c">DRV8316_CTRL06_OCP_RETRY_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gaba0ba88e912cf065481990276187df4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6af7ed96e3993578ac99d6728da9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga5e6af7ed96e3993578ac99d6728da9c3">DRV8316_CTRL06_OCP_DEG_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5e6af7ed96e3993578ac99d6728da9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3bb46a102b5dcd58c8a253bbd480c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaf3bb46a102b5dcd58c8a253bbd480c64">DRV8316_CTRL06_OCP_CBC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaf3bb46a102b5dcd58c8a253bbd480c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7594deff972e7a7ce11e017278a6d873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga7594deff972e7a7ce11e017278a6d873">DRV8316_CTRL06_RESERVED_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga7594deff972e7a7ce11e017278a6d873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4642d365269b24791d92996ea9f25c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga7a4642d365269b24791d92996ea9f25c">DRV8316_CTRL07_CSA_GAIN_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga7a4642d365269b24791d92996ea9f25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80aca6f4dd43631f1979bd81dbd3940c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga80aca6f4dd43631f1979bd81dbd3940c">DRV8316_CTRL07_EN_ASR_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga80aca6f4dd43631f1979bd81dbd3940c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de5363d11e9fb520669ef03850e983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gab4de5363d11e9fb520669ef03850e983">DRV8316_CTRL07_EN_AAR_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gab4de5363d11e9fb520669ef03850e983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f151ad4af4d9a272752563372cc93fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga9f151ad4af4d9a272752563372cc93fe">DRV8316_CTRL07_AD_COMP_TH_HS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga9f151ad4af4d9a272752563372cc93fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab005b044e5c19481a6d769e285404a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gab005b044e5c19481a6d769e285404a46">DRV8316_CTRL07_AD_COMP_TH_LS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gab005b044e5c19481a6d769e285404a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3146a5f009d04429355b4dbda0040f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga3146a5f009d04429355b4dbda0040f8f">DRV8316_CTRL07_ILIM_RECIR_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga3146a5f009d04429355b4dbda0040f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36dc22bbe58f15c698feeed0da2c28ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga36dc22bbe58f15c698feeed0da2c28ad">DRV8316_CTRL07_BEMF_TH_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga36dc22bbe58f15c698feeed0da2c28ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24282e18883be8960fb849e8b480afb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga24282e18883be8960fb849e8b480afb7">DRV8316_CTRL08_BUCK_DIS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga24282e18883be8960fb849e8b480afb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf0a637e575268e480a9221b48bf1d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaabf0a637e575268e480a9221b48bf1d4">DRV8316_CTRL08_BUCK_SEL_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 1)</td></tr>
<tr class="separator:gaabf0a637e575268e480a9221b48bf1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a190c649df05e0c6e87ce3ae300a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gae3a190c649df05e0c6e87ce3ae300a85">DRV8316_CTRL08_BUCK_CL_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gae3a190c649df05e0c6e87ce3ae300a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db75283cfe3fbf77e81f9546001fa92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga0db75283cfe3fbf77e81f9546001fa92">DRV8316_CTRL08_BUCK_PS_DIS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga0db75283cfe3fbf77e81f9546001fa92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36370ece2a004d0ca99afdcbac1fc8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga36370ece2a004d0ca99afdcbac1fc8d6">DRV8316_CTRL08_BUCK_SR_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga36370ece2a004d0ca99afdcbac1fc8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486828cb85a07a9d7d08938cbdd66b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga486828cb85a07a9d7d08938cbdd66b53">DRV8316_CTRL08_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga486828cb85a07a9d7d08938cbdd66b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934319bfb28fbb4b42936a761245fa0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga934319bfb28fbb4b42936a761245fa0a">DRV8316_CTRL08_RESERVED2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga934319bfb28fbb4b42936a761245fa0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga44411dd3da972f0b904afdb86ff5030c"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8316___v_a_r_s__t__.html">_DRV8316_VARS_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga44411dd3da972f0b904afdb86ff5030c">DRV8316_VARS_t</a></td></tr>
<tr class="memdesc:ga44411dd3da972f0b904afdb86ff5030c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8316 registers and commands.  <a href="group___d_r_v8316.html#ga44411dd3da972f0b904afdb86ff5030c">More...</a><br /></td></tr>
<tr class="separator:ga44411dd3da972f0b904afdb86ff5030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76eb00bdcdfbd8275eb40d1aebf6098"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8316___v_a_r_s__t__.html">_DRV8316_VARS_t_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gac76eb00bdcdfbd8275eb40d1aebf6098">DRV8316VARS_Handle</a></td></tr>
<tr class="memdesc:gac76eb00bdcdfbd8275eb40d1aebf6098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8316_VARS_t handle.  <a href="group___d_r_v8316.html#gac76eb00bdcdfbd8275eb40d1aebf6098">More...</a><br /></td></tr>
<tr class="separator:gac76eb00bdcdfbd8275eb40d1aebf6098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2731410c3d245724dd60aff069e88af1"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8316___obj__.html">_DRV8316_Obj_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga2731410c3d245724dd60aff069e88af1">DRV8316_Obj</a></td></tr>
<tr class="memdesc:ga2731410c3d245724dd60aff069e88af1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8316 object.  <a href="group___d_r_v8316.html#ga2731410c3d245724dd60aff069e88af1">More...</a><br /></td></tr>
<tr class="separator:ga2731410c3d245724dd60aff069e88af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296270b995dc336d7348e1909fedd61f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8316___obj__.html">_DRV8316_Obj_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a></td></tr>
<tr class="memdesc:ga296270b995dc336d7348e1909fedd61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8316 handle.  <a href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">More...</a><br /></td></tr>
<tr class="separator:ga296270b995dc336d7348e1909fedd61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d1ffcb4e7f19db61b07009040c55ef"><td class="memItemLeft" align="right" valign="top">typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga67d1ffcb4e7f19db61b07009040c55ef">DRV_Word_t</a></td></tr>
<tr class="memdesc:ga67d1ffcb4e7f19db61b07009040c55ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8316 Word type.  <a href="group___d_r_v8316.html#ga67d1ffcb4e7f19db61b07009040c55ef">More...</a><br /></td></tr>
<tr class="separator:ga67d1ffcb4e7f19db61b07009040c55ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gae9155d864573b3325c0a27e83b14a848"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gae9155d864573b3325c0a27e83b14a848">DRV8316_CtrlMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggae9155d864573b3325c0a27e83b14a848a78757c430a45b9f81ba0bf07f285f298">DRV8316_CTRLMODE_WRITE</a> = (0 &lt;&lt; 15), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggae9155d864573b3325c0a27e83b14a848a9798db0eea17456a524e5f4f7a7169fa">DRV8316_CTRLMODE_READ</a> = (1 &lt;&lt; 15)
<br />
 }</td></tr>
<tr class="memdesc:gae9155d864573b3325c0a27e83b14a848"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the R/W modes.  <a href="group___d_r_v8316.html#gae9155d864573b3325c0a27e83b14a848">More...</a><br /></td></tr>
<tr class="separator:gae9155d864573b3325c0a27e83b14a848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3876d51f7149c288dabc2419e1d0b94d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga3876d51f7149c288dabc2419e1d0b94d">DRV8316_Address_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3876d51f7149c288dabc2419e1d0b94dad4d1d0daf4aecc5ccd42864a124c7885">DRV8316_ADDRESS_STATUS_0</a> = (0x0 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3876d51f7149c288dabc2419e1d0b94dab526a27874560166a0ce583d9c0eaed8">DRV8316_ADDRESS_STATUS_1</a> = (0x1 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3876d51f7149c288dabc2419e1d0b94da6f43afe178206a800fc666ddf431ee98">DRV8316_ADDRESS_STATUS_2</a> = (0x2 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3876d51f7149c288dabc2419e1d0b94daed7dda7ba962ac85aab53f73ac2e9c9e">DRV8316_ADDRESS_CONTROL_1</a> = (0x3 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3876d51f7149c288dabc2419e1d0b94da937396bea3aa3f63729dd75d83e13f41">DRV8316_ADDRESS_CONTROL_2</a> = (0x4 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3876d51f7149c288dabc2419e1d0b94da171bc6371843ae581280d00f2d2988b4">DRV8316_ADDRESS_CONTROL_3</a> = (0x5 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3876d51f7149c288dabc2419e1d0b94da3745c733346ddb4dc3b318905cd09a83">DRV8316_ADDRESS_CONTROL_4</a> = (0x6 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3876d51f7149c288dabc2419e1d0b94da723e885737fdf68396e696f47c44b2e1">DRV8316_ADDRESS_CONTROL_5</a> = (0x7 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3876d51f7149c288dabc2419e1d0b94da17fe8e91573dc084a851942c267eed89">DRV8316_ADDRESS_CONTROL_6</a> = (0x8 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3876d51f7149c288dabc2419e1d0b94dae44bd1e4bdd97312f63ce42849d29c11">DRV8316_ADDRESS_CONTROL_10</a> = (0xC &lt;&lt; 9)
<br />
 }</td></tr>
<tr class="memdesc:ga3876d51f7149c288dabc2419e1d0b94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the register addresses.  <a href="group___d_r_v8316.html#ga3876d51f7149c288dabc2419e1d0b94d">More...</a><br /></td></tr>
<tr class="separator:ga3876d51f7149c288dabc2419e1d0b94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c48c8d303b0a38880ea18ad4c18bf1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gab2c48c8d303b0a38880ea18ad4c18bf1">DRV8316_STATUS00_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggab2c48c8d303b0a38880ea18ad4c18bf1a1574bded54ff79f4b07f167f5ad702df">DRV8316_FAULT</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggab2c48c8d303b0a38880ea18ad4c18bf1a6f41f8ded1d3aa0556fe67253cdc7a51">DRV8316_OT</a> = (1 &lt;&lt; 1), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggab2c48c8d303b0a38880ea18ad4c18bf1a62196b1accdf6f589afafb616894f489">DRV8316_OVP</a> = (1 &lt;&lt; 2), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggab2c48c8d303b0a38880ea18ad4c18bf1ac964c6ea3a58a89f6f85cb69cc9a3fa9">DRV8316_NPOR</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggab2c48c8d303b0a38880ea18ad4c18bf1aa836184fc7003a1faa1f5d6866b90a5f">DRV8316_OCP</a> = (1 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggab2c48c8d303b0a38880ea18ad4c18bf1a1140ac3748357a02e9ac22742487bcf7">DRV8316_SPI_FLT</a> = (1 &lt;&lt; 5), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggab2c48c8d303b0a38880ea18ad4c18bf1a486d1f02084e740fb1144936c31e44f1">DRV8316_BK_FLT</a> = (1 &lt;&lt; 6)
<br />
 }</td></tr>
<tr class="memdesc:gab2c48c8d303b0a38880ea18ad4c18bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 0 register, faults.  <a href="group___d_r_v8316.html#gab2c48c8d303b0a38880ea18ad4c18bf1">More...</a><br /></td></tr>
<tr class="separator:gab2c48c8d303b0a38880ea18ad4c18bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4634f55084b8c2fcc5fe40f7040c4da4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga4634f55084b8c2fcc5fe40f7040c4da4">DRV8316_STATUS01_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga4634f55084b8c2fcc5fe40f7040c4da4a7adad168eaa442314976a7e26b50e941">DRV8316_OCP_LA</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga4634f55084b8c2fcc5fe40f7040c4da4abb835d7cc150bf364499cc399b462a5b">DRV8316_OCP_HA</a> = (1 &lt;&lt; 1), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga4634f55084b8c2fcc5fe40f7040c4da4af1f26aca84884d1026afb00ba817aead">DRV8316_OCP_LB</a> = (1 &lt;&lt; 2), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga4634f55084b8c2fcc5fe40f7040c4da4ab770886c65383c7e4009165975764ac2">DRV8316_OCP_HB</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga4634f55084b8c2fcc5fe40f7040c4da4abe6175f57ad334d37e58ede63ff97118">DRV8316_OCL_LC</a> = (1 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga4634f55084b8c2fcc5fe40f7040c4da4a5884cc8ab3784d42565b9dc7e450c383">DRV8316_OCP_HC</a> = (1 &lt;&lt; 5), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga4634f55084b8c2fcc5fe40f7040c4da4a3dee28e79dfc764f1b1954f52b1ca828">DRV8316_OTS</a> = (1 &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga4634f55084b8c2fcc5fe40f7040c4da4ae95ec391ea2472218a3b75c9f051dfc9">DRV8316_OTW</a> = (1 &lt;&lt; 7)
<br />
 }</td></tr>
<tr class="memdesc:ga4634f55084b8c2fcc5fe40f7040c4da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 1 register, faults.  <a href="group___d_r_v8316.html#ga4634f55084b8c2fcc5fe40f7040c4da4">More...</a><br /></td></tr>
<tr class="separator:ga4634f55084b8c2fcc5fe40f7040c4da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf336a5213f63b8bed2625759d20a503b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaf336a5213f63b8bed2625759d20a503b">DRV8316_STATUS02_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf336a5213f63b8bed2625759d20a503bae1121b1c7c601c003684f7f470ae35e7">DRV8316_SPI_ADDR_FLT</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf336a5213f63b8bed2625759d20a503ba4e271d1a68149fa41c9c1c98859777b2">DRV8316_SPI_SCLK_FLT</a> = (1 &lt;&lt; 1), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf336a5213f63b8bed2625759d20a503ba763a5983b780b5f01dcf8628002921fb">DRV8316_SPI_PARITY</a> = (1 &lt;&lt; 2), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf336a5213f63b8bed2625759d20a503ba5b6fc09cfcc2c3e0299295aa51b85edf">DRV8316_VCP_UV</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf336a5213f63b8bed2625759d20a503bab6356da8ad7f3d1606b3c195ebf59c94">DRV8316_BUCK_UV</a> = (1 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf336a5213f63b8bed2625759d20a503ba4d790a814e823120fdc98959ab9d5c9d">DRV8316_BUCK_OCP</a> = (1 &lt;&lt; 5), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf336a5213f63b8bed2625759d20a503bae707985927dde0508ca89c7f707e0a24">DRV8316_OTP_ERR</a> = (1 &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf336a5213f63b8bed2625759d20a503ba904449027c70cf9eeff29a71151e346b">DRV8316_RESERVED</a> = (1 &lt;&lt; 7)
<br />
 }</td></tr>
<tr class="memdesc:gaf336a5213f63b8bed2625759d20a503b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 1 register, faults.  <a href="group___d_r_v8316.html#gaf336a5213f63b8bed2625759d20a503b">More...</a><br /></td></tr>
<tr class="separator:gaf336a5213f63b8bed2625759d20a503b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef6d4162279d8dcdfbff463845412d01"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaef6d4162279d8dcdfbff463845412d01">DRV8316_CTRL01_RegLock_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaef6d4162279d8dcdfbff463845412d01a8fc365ee8dfa619931860945459fcec0">DRV8316_REG_LOCK_0</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaef6d4162279d8dcdfbff463845412d01a212a99b4d88006edf55aa196e12f4d24">DRV8316_REG_LOCK_1</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaef6d4162279d8dcdfbff463845412d01a95e511df2ad584c4e6abe815e6bbebe5">DRV8316_REG_LOCK_2</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaef6d4162279d8dcdfbff463845412d01a71225ab233ced7df224b7b4c3376cf6a">DRV8316_REG_LOCK_3</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaef6d4162279d8dcdfbff463845412d01ae10914c22ae71996265afeaaf604d8bb">DRV8316_REG_LOCK_4</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaef6d4162279d8dcdfbff463845412d01a0dd54ded562682fca00227bb3819bca4">DRV8316_REG_LOCK_5</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaef6d4162279d8dcdfbff463845412d01add5c6e3c890c593f7b8eb333fee81b53">DRV8316_REG_LOCK_6</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaef6d4162279d8dcdfbff463845412d01a1c7a0db6a2c67e802b10cb020655cbf8">DRV8316_REG_LOCK_7</a> = 7
<br />
 }</td></tr>
<tr class="memdesc:gaef6d4162279d8dcdfbff463845412d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side gate drive peak source current; gate currents not consistent with DS.  <a href="group___d_r_v8316.html#gaef6d4162279d8dcdfbff463845412d01">More...</a><br /></td></tr>
<tr class="separator:gaef6d4162279d8dcdfbff463845412d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25304975add4b779e666eb4100aa74f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaf25304975add4b779e666eb4100aa74f">DRV8316_CTRL02_PWMMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf25304975add4b779e666eb4100aa74fa714c59ebf093460693d7f90b58cd5002">DRV8316_PWMMODE_6_N</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf25304975add4b779e666eb4100aa74fa32e4d5de6c35349b0a9cd4c409fea134">DRV8316_PWMMODE_6_LC</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf25304975add4b779e666eb4100aa74fa60a63147add9baf2e632f1b7b246f0a8">DRV8316_PWMMODE_3_N</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaf25304975add4b779e666eb4100aa74fabf1f22bf1e28b694dd0a731f83138e08">DRV8316_PWMMODE_3_LC</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:gaf25304975add4b779e666eb4100aa74f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the driver PWM mode.  <a href="group___d_r_v8316.html#gaf25304975add4b779e666eb4100aa74f">More...</a><br /></td></tr>
<tr class="separator:gaf25304975add4b779e666eb4100aa74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b20d1d1a8a0f004e197c4ffd05886c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga3b20d1d1a8a0f004e197c4ffd05886c8">DRV8316_CTRL02_SlewRate_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3b20d1d1a8a0f004e197c4ffd05886c8a82be745ac335d4f7ca760862da2dafa7">DRV8316_SLEW_25V</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3b20d1d1a8a0f004e197c4ffd05886c8a913d981efae65f292afaf6b4eef01cca">DRV8316_SLEW_50V</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3b20d1d1a8a0f004e197c4ffd05886c8a2bb6af0b1d6efafa977bf3cf3cce7133">DRV8316_SLEW_150V</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga3b20d1d1a8a0f004e197c4ffd05886c8af6a62f2d065c6786f437caa16d4d636c">DRV8316_SLEW_200V</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga3b20d1d1a8a0f004e197c4ffd05886c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the slew rate.  <a href="group___d_r_v8316.html#ga3b20d1d1a8a0f004e197c4ffd05886c8">More...</a><br /></td></tr>
<tr class="separator:ga3b20d1d1a8a0f004e197c4ffd05886c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f1f84899e3f25c61c2bf39b2c14fe3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga07f1f84899e3f25c61c2bf39b2c14fe3">DRV8316_CTRL02_SDOMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga07f1f84899e3f25c61c2bf39b2c14fe3abce9ba493420cd3f6acfa54b2682c7dd">DRV8316_SDOMODE_OPEN_DRAIN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga07f1f84899e3f25c61c2bf39b2c14fe3aa805aa6908dc299652f6229d17063921">DRV8316_SDOMODE_PUSH_PULL</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:ga07f1f84899e3f25c61c2bf39b2c14fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the SDO Mode Setting.  <a href="group___d_r_v8316.html#ga07f1f84899e3f25c61c2bf39b2c14fe3">More...</a><br /></td></tr>
<tr class="separator:ga07f1f84899e3f25c61c2bf39b2c14fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32787443a3f6db29db15587ad1d744d5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga32787443a3f6db29db15587ad1d744d5">DRV8316_CTRL03_OVPSEL_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga32787443a3f6db29db15587ad1d744d5a958d054e7ee4f1f7405a4e9204a375c1">DRV8316_OVPSEL_32V</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga32787443a3f6db29db15587ad1d744d5a4c174edfec1612b9a319c41848d73e1a">DRV8316_OVPSEL_20V</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:ga32787443a3f6db29db15587ad1d744d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Overvoltage Level Setting.  <a href="group___d_r_v8316.html#ga32787443a3f6db29db15587ad1d744d5">More...</a><br /></td></tr>
<tr class="separator:ga32787443a3f6db29db15587ad1d744d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79fe3291e6a0243f4c3f66a84b9dabd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gae79fe3291e6a0243f4c3f66a84b9dabd">DRV8316_CTRL03_DUTYSEL_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggae79fe3291e6a0243f4c3f66a84b9dabdaa4342a43b28d6207feecf4447d0e5e26">DRV8316_PWM_100_DUTY_SEL_20KHz</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggae79fe3291e6a0243f4c3f66a84b9dabda456bb60bfe9919cb2d19d58e8bd7e721">DRV8316_PWM_100_DUTY_SEL_40KHz</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:gae79fe3291e6a0243f4c3f66a84b9dabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Freqency of PWM at 100% Duty Cycle.  <a href="group___d_r_v8316.html#gae79fe3291e6a0243f4c3f66a84b9dabd">More...</a><br /></td></tr>
<tr class="separator:gae79fe3291e6a0243f4c3f66a84b9dabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c110316c715aa0166ea9d09104678b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga37c110316c715aa0166ea9d09104678b">DRV8316_CTRL04_OCPMODE_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga37c110316c715aa0166ea9d09104678ba63b96c610c4b051d0d63a10ccb638e4b">DRV8316_OCP_MODE_LATCH</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga37c110316c715aa0166ea9d09104678ba445b34d9c95a68c20f69950287cd6cf9">DRV8316_OCP_MODE_RETRY</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga37c110316c715aa0166ea9d09104678ba4ba4ed476fd0c81c59dd304d06e623be">DRV8316_OCP_MODE_REPORT</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga37c110316c715aa0166ea9d09104678ba6d6d87ebeec6ec1e24cb26f8bc3c85d4">DRV8316_OCP_MODE_NO</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga37c110316c715aa0166ea9d09104678b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the OCP Fault Options.  <a href="group___d_r_v8316.html#ga37c110316c715aa0166ea9d09104678b">More...</a><br /></td></tr>
<tr class="separator:ga37c110316c715aa0166ea9d09104678b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85e3b2e767d592d5cd7ab3ed66256e5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gac85e3b2e767d592d5cd7ab3ed66256e5">DRV8316_CTRL04_OCPLVL_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggac85e3b2e767d592d5cd7ab3ed66256e5aab6775ffb5fb770cbc8ca49df5727ab2">DRV8316_OCP_LVL_16A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggac85e3b2e767d592d5cd7ab3ed66256e5a960dc299de7f10c49a79fd84a9841006">DRV8316_OCP_LVL_24A</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:gac85e3b2e767d592d5cd7ab3ed66256e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Overcurrent Level Setting.  <a href="group___d_r_v8316.html#gac85e3b2e767d592d5cd7ab3ed66256e5">More...</a><br /></td></tr>
<tr class="separator:gac85e3b2e767d592d5cd7ab3ed66256e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb91264d6a2f428ac954f6cda949fc84"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gacb91264d6a2f428ac954f6cda949fc84">DRV8316_CTRL04_OCPRETRY_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggacb91264d6a2f428ac954f6cda949fc84a64069d54cb4d0216e6404dfca95a9a4f">DRV8316_OCP_RETRY_5ms</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggacb91264d6a2f428ac954f6cda949fc84aae8dd43e0991dd44745eda3c69f7d36a">DRV8316_OCP_RETRY_500ms</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:gacb91264d6a2f428ac954f6cda949fc84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the OCP Retry Time Settings.  <a href="group___d_r_v8316.html#gacb91264d6a2f428ac954f6cda949fc84">More...</a><br /></td></tr>
<tr class="separator:gacb91264d6a2f428ac954f6cda949fc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001ce52756235ef616c261044268c96c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga001ce52756235ef616c261044268c96c">DRV8316_CTRL04_OCPDEGE_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga001ce52756235ef616c261044268c96ca1fa42c40f7e3edd0a2f5a37327a0069a">DRV8316_OCP_DEG_0p2us</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga001ce52756235ef616c261044268c96cabefcae9452eca1f8109ad20ee78eb150">DRV8316_OCP_DEG_0p6us</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga001ce52756235ef616c261044268c96cafd8c48cadb418df54c56be906d9fee6d">DRV8316_OCP_DEG_1p1us</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga001ce52756235ef616c261044268c96ca2a0cd1100e6e62985949f17b89561a71">DRV8316_OCP_DEG_1p6us</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga001ce52756235ef616c261044268c96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the OCP Deglitch Time Settings.  <a href="group___d_r_v8316.html#ga001ce52756235ef616c261044268c96c">More...</a><br /></td></tr>
<tr class="separator:ga001ce52756235ef616c261044268c96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130f73d94f6202bcbb3af7b6c7c65ce9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga130f73d94f6202bcbb3af7b6c7c65ce9">DRV8316_CTRL05_CSAGain_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga130f73d94f6202bcbb3af7b6c7c65ce9aff805adca115bc20da41089223600058">DRV8316_CSA_GAIN_0p15VpA</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga130f73d94f6202bcbb3af7b6c7c65ce9a445532874e788bf3799f1710867f79ad">DRV8316_CSA_GAIN_0p1875VpA</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga130f73d94f6202bcbb3af7b6c7c65ce9aee5099a8cb015f3ea7392509a9007a45">DRV8316_CSA_GAIN_0p25VpA</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga130f73d94f6202bcbb3af7b6c7c65ce9aae9570045fe0a54dabcf2ecfef91032c">DRV8316_CSA_GAIN_0p375VpA</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga130f73d94f6202bcbb3af7b6c7c65ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Current Sense Amplifier's Gain Settings.  <a href="group___d_r_v8316.html#ga130f73d94f6202bcbb3af7b6c7c65ce9">More...</a><br /></td></tr>
<tr class="separator:ga130f73d94f6202bcbb3af7b6c7c65ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9d9ee4ac6b524f67963d8810277eb8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaed9d9ee4ac6b524f67963d8810277eb8">DRV8316_CTRL05_ILIMRECIR_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaed9d9ee4ac6b524f67963d8810277eb8a9579c7d9194257d04c744618291487bc">DRV8316_ILIM_RECIR_Brake</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaed9d9ee4ac6b524f67963d8810277eb8a3715c948f41852a13270b10afd5d3a68">DRV8316_ILIM_RECIR_Coast</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:gaed9d9ee4ac6b524f67963d8810277eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Current Limit Recirculation Settings.  <a href="group___d_r_v8316.html#gaed9d9ee4ac6b524f67963d8810277eb8">More...</a><br /></td></tr>
<tr class="separator:gaed9d9ee4ac6b524f67963d8810277eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73d06236c82ed608ca9930c457b075f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaa73d06236c82ed608ca9930c457b075f">DRV8316_CTRL06_BUCKSEL_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaa73d06236c82ed608ca9930c457b075faadd62328b21ce46d26dc29bb46b5fd01">DRV8316_BUCK_SEL_3p3V</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaa73d06236c82ed608ca9930c457b075faaaaf9c77b790176c9e5d27c70adc64c2">DRV8316_BUCK_SEL_5p0V</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaa73d06236c82ed608ca9930c457b075fa5eb5350c8434aa2f77a839c075622cd4">DRV8316_BUCK_SEL_4p0V</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaa73d06236c82ed608ca9930c457b075faf145f69d6a5e497cbbbb6e34c9c47040">DRV8316_BUCK_SEL_5p7V</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:gaa73d06236c82ed608ca9930c457b075f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Buck Voltage Selection.  <a href="group___d_r_v8316.html#gaa73d06236c82ed608ca9930c457b075f">More...</a><br /></td></tr>
<tr class="separator:gaa73d06236c82ed608ca9930c457b075f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace6285cd3ba1725f148bcf4eb69c143"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gaace6285cd3ba1725f148bcf4eb69c143">DRV8316_CTRL06_BUCKCL_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaace6285cd3ba1725f148bcf4eb69c143a78d847669e6e19e34d8728299ebd48d2">DRV8316_BUCK_CL_600mA</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#ggaace6285cd3ba1725f148bcf4eb69c143a5b974f8348e1b2b6f07059b0315a4aae">DRV8316_BUCK_CL_150mA</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:gaace6285cd3ba1725f148bcf4eb69c143"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Current Limit Recirculation Settings.  <a href="group___d_r_v8316.html#gaace6285cd3ba1725f148bcf4eb69c143">More...</a><br /></td></tr>
<tr class="separator:gaace6285cd3ba1725f148bcf4eb69c143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a721b56c2fc7c91b44cb5fcbda9769e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga5a721b56c2fc7c91b44cb5fcbda9769e">DRV8316_CTRL10_DLYTARGET_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769eaf13365218fedb6413941c9b145bb64f4">DRV8316_DLY_TARGET_0p0us</a> = 0x0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ea9aad2d365ac9c2779270377a62fa8dc1">DRV8316_DLY_TARGET_0p4us</a> = 0x1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769eaa4b8e6e196096e77464eb4e1b14cde5a">DRV8316_DLY_TARGET_0p6us</a> = 0x2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769eacfe8918b55429fd64cc34853a257e678">DRV8316_DLY_TARGET_0p8us</a> = 0x3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ea6be0f4c3508b2d48bfd529f2e9cf11b6">DRV8316_DLY_TARGET_1p0us</a> = 0x4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ead4873bfc0c25a4a78855b8b487bb92e0">DRV8316_DLY_TARGET_1p2us</a> = 0x5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ea5cbcf6900f3fe9df93667df941883d5c">DRV8316_DLY_TARGET_1p4us</a> = 0x6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ea7e728902f343dd97aab6e0a59dcb2042">DRV8316_DLY_TARGET_1p6us</a> = 0x7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ea73fde3c240487a1354defa7e618ad821">DRV8316_DLY_TARGET_1p8us</a> = 0x8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ea5104cf379c32cd242b775593ad8dfafb">DRV8316_DLY_TARGET_2p0us</a> = 0x9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ea8760870cedaba988b6d2a57e575a6bb5">DRV8316_DLY_TARGET_2p2us</a> = 0xA, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ea93a334fc6ce06c6ba408d9b4cff48ab3">DRV8316_DLY_TARGET_2p4us</a> = 0xB, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ead5ef9263efd0fe58e906d023833ea57d">DRV8316_DLY_TARGET_2p6us</a> = 0xC, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ead6fcfe88952cf7ed06dc2633f549bf23">DRV8316_DLY_TARGET_2p8us</a> = 0xD, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ea6ce9790613c14fe4ed87608efd3679eb">DRV8316_DLY_TARGET_3p0us</a> = 0xE, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8316.html#gga5a721b56c2fc7c91b44cb5fcbda9769ea654fd340dbd486e4381531be58eae06a">DRV8316_DLY_TARGET_3p2us</a> = 0xF
<br />
 }</td></tr>
<tr class="memdesc:ga5a721b56c2fc7c91b44cb5fcbda9769e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Delay Target for Driver Delay Compensation.  <a href="group___d_r_v8316.html#ga5a721b56c2fc7c91b44cb5fcbda9769e">More...</a><br /></td></tr>
<tr class="separator:ga5a721b56c2fc7c91b44cb5fcbda9769e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae5f54467c2dbe2eeb6db77889257cafc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gae5f54467c2dbe2eeb6db77889257cafc">DRV8316_init</a> (void *pMemory)</td></tr>
<tr class="memdesc:gae5f54467c2dbe2eeb6db77889257cafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DRV8316 object.  <a href="group___d_r_v8316.html#gae5f54467c2dbe2eeb6db77889257cafc">More...</a><br /></td></tr>
<tr class="separator:gae5f54467c2dbe2eeb6db77889257cafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e90f974bff6b118282253b365bf06f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___d_r_v8316.html#ga67d1ffcb4e7f19db61b07009040c55ef">DRV_Word_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga74e90f974bff6b118282253b365bf06f">DRV8316_buildCtrlWord</a> (const <a class="el" href="group___d_r_v8316.html#gae9155d864573b3325c0a27e83b14a848">DRV8316_CtrlMode_e</a> ctrlMode, const <a class="el" href="group___d_r_v8316.html#ga3876d51f7149c288dabc2419e1d0b94d">DRV8316_Address_e</a> regAddr, const uint16_t data)</td></tr>
<tr class="memdesc:ga74e90f974bff6b118282253b365bf06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds the control word.  <a href="group___d_r_v8316.html#ga74e90f974bff6b118282253b365bf06f">More...</a><br /></td></tr>
<tr class="separator:ga74e90f974bff6b118282253b365bf06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f0c83ec1313213c1c752e985c441ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga04f0c83ec1313213c1c752e985c441ac">DRV8316_enable</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle)</td></tr>
<tr class="memdesc:ga04f0c83ec1313213c1c752e985c441ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DRV8316.  <a href="group___d_r_v8316.html#ga04f0c83ec1313213c1c752e985c441ac">More...</a><br /></td></tr>
<tr class="separator:ga04f0c83ec1313213c1c752e985c441ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab6a1285037b5381d086445ed387be3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gabab6a1285037b5381d086445ed387be3">DRV8316_setSPIHandle</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle, uint32_t spiHandle)</td></tr>
<tr class="memdesc:gabab6a1285037b5381d086445ed387be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI handle in the DRV8316.  <a href="group___d_r_v8316.html#gabab6a1285037b5381d086445ed387be3">More...</a><br /></td></tr>
<tr class="separator:gabab6a1285037b5381d086445ed387be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3b40e32dfadf2dc6d1c5170eb15048"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gacd3b40e32dfadf2dc6d1c5170eb15048">DRV8316_setGPIOCSNumber</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle, uint32_t gpioNumber)</td></tr>
<tr class="memdesc:gacd3b40e32dfadf2dc6d1c5170eb15048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the GPIO number in the DRV8316.  <a href="group___d_r_v8316.html#gacd3b40e32dfadf2dc6d1c5170eb15048">More...</a><br /></td></tr>
<tr class="separator:gacd3b40e32dfadf2dc6d1c5170eb15048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31cb7e594ae2c5bc6c9fc95dfae9145"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gad31cb7e594ae2c5bc6c9fc95dfae9145">DRV8316_setGPIOENNumber</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle, uint32_t gpioNumber)</td></tr>
<tr class="memdesc:gad31cb7e594ae2c5bc6c9fc95dfae9145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the GPIO number in the DRV8316.  <a href="group___d_r_v8316.html#gad31cb7e594ae2c5bc6c9fc95dfae9145">More...</a><br /></td></tr>
<tr class="separator:gad31cb7e594ae2c5bc6c9fc95dfae9145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee53311774df2d71b47deee00b88420"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga3ee53311774df2d71b47deee00b88420">DRV8316_resetEnableTimeout</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle)</td></tr>
<tr class="memdesc:ga3ee53311774df2d71b47deee00b88420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the enable timeout flag.  <a href="group___d_r_v8316.html#ga3ee53311774df2d71b47deee00b88420">More...</a><br /></td></tr>
<tr class="separator:ga3ee53311774df2d71b47deee00b88420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726285fd956dde69dc363a4b471a8e90"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga726285fd956dde69dc363a4b471a8e90">DRV8316_resetRxTimeout</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle)</td></tr>
<tr class="memdesc:ga726285fd956dde69dc363a4b471a8e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the RX fifo timeout flag.  <a href="group___d_r_v8316.html#ga726285fd956dde69dc363a4b471a8e90">More...</a><br /></td></tr>
<tr class="separator:ga726285fd956dde69dc363a4b471a8e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165bafa8a819af52e4609571123ffcdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga165bafa8a819af52e4609571123ffcdc">DRV8316_setupSPI</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle, <a class="el" href="group___d_r_v8316.html#ga44411dd3da972f0b904afdb86ff5030c">DRV8316_VARS_t</a> *drv8316Vars)</td></tr>
<tr class="memdesc:ga165bafa8a819af52e4609571123ffcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the interface to all DRV8316 SPI variables.  <a href="group___d_r_v8316.html#ga165bafa8a819af52e4609571123ffcdc">More...</a><br /></td></tr>
<tr class="separator:ga165bafa8a819af52e4609571123ffcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9403104537762680f889f39943b0178f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga9403104537762680f889f39943b0178f">DRV8316_readSPI</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle, const <a class="el" href="group___d_r_v8316.html#ga3876d51f7149c288dabc2419e1d0b94d">DRV8316_Address_e</a> regAddr)</td></tr>
<tr class="memdesc:ga9403104537762680f889f39943b0178f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the DRV8316 register.  <a href="group___d_r_v8316.html#ga9403104537762680f889f39943b0178f">More...</a><br /></td></tr>
<tr class="separator:ga9403104537762680f889f39943b0178f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9713060bbe5fa6a5c2b6026709dff07"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#gae9713060bbe5fa6a5c2b6026709dff07">DRV8316_writeSPI</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle, const <a class="el" href="group___d_r_v8316.html#ga3876d51f7149c288dabc2419e1d0b94d">DRV8316_Address_e</a> regAddr, const uint16_t data)</td></tr>
<tr class="memdesc:gae9713060bbe5fa6a5c2b6026709dff07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data to the DRV8316 register.  <a href="group___d_r_v8316.html#gae9713060bbe5fa6a5c2b6026709dff07">More...</a><br /></td></tr>
<tr class="separator:gae9713060bbe5fa6a5c2b6026709dff07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1154ad691d8f69745d3c70fd39508e70"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga1154ad691d8f69745d3c70fd39508e70">DRV8316_writeData</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle, <a class="el" href="group___d_r_v8316.html#ga44411dd3da972f0b904afdb86ff5030c">DRV8316_VARS_t</a> *drv8316Vars)</td></tr>
<tr class="memdesc:ga1154ad691d8f69745d3c70fd39508e70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to the DRV8316 SPI registers.  <a href="group___d_r_v8316.html#ga1154ad691d8f69745d3c70fd39508e70">More...</a><br /></td></tr>
<tr class="separator:ga1154ad691d8f69745d3c70fd39508e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278a49de17be4c09d27005aa7ac0c720"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8316.html#ga278a49de17be4c09d27005aa7ac0c720">DRV8316_readData</a> (<a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> handle, <a class="el" href="group___d_r_v8316.html#ga44411dd3da972f0b904afdb86ff5030c">DRV8316_VARS_t</a> *drv8316Vars)</td></tr>
<tr class="memdesc:ga278a49de17be4c09d27005aa7ac0c720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from the DRV8316 SPI registers.  <a href="group___d_r_v8316.html#ga278a49de17be4c09d27005aa7ac0c720">More...</a><br /></td></tr>
<tr class="separator:ga278a49de17be4c09d27005aa7ac0c720"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga10362cb2e5cf0702c76261c03f3bd040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10362cb2e5cf0702c76261c03f3bd040">&#9670;&nbsp;</a></span>DRV8316_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_ADDR_MASK&#160;&#160;&#160;(0x7E00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the address mask. </p>

</div>
</div>
<a id="gab0c8f4100dfa46f97e5dcd1fedf16e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0c8f4100dfa46f97e5dcd1fedf16e3d">&#9670;&nbsp;</a></span>DRV8316_DATA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_DATA_MASK&#160;&#160;&#160;(0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the data mask. </p>

</div>
</div>
<a id="gabf45a811226c3c5c509d65340cac8a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf45a811226c3c5c509d65340cac8a27">&#9670;&nbsp;</a></span>DRV8316_RW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_RW_MASK&#160;&#160;&#160;(0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the R/W mask. </p>

</div>
</div>
<a id="gad75759b77d6c5c5964581d5e30fd8a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad75759b77d6c5c5964581d5e30fd8a92">&#9670;&nbsp;</a></span>DRV8316_FAULT_TYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_FAULT_TYPE_MASK&#160;&#160;&#160;(0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the R/W mask. </p>

</div>
</div>
<a id="ga96bdfa24c8aab9903678bf902f5364f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96bdfa24c8aab9903678bf902f5364f8">&#9670;&nbsp;</a></span>DRV8316_STAT00_FAULT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT00_FAULT_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga74c6135a6efadb72e8ba9a6c21dec12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74c6135a6efadb72e8ba9a6c21dec12d">&#9670;&nbsp;</a></span>DRV8316_STAT00_OT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT00_OT_BITS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab77dfa84d38023660ada1b715de1793e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab77dfa84d38023660ada1b715de1793e">&#9670;&nbsp;</a></span>DRV8316_STAT00_OVP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT00_OVP_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b09da87da982589293481732bfebd82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b09da87da982589293481732bfebd82">&#9670;&nbsp;</a></span>DRV8316_STAT00_NPOR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT00_NPOR_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2722608f60e4fd0fff00a8be6765957c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2722608f60e4fd0fff00a8be6765957c">&#9670;&nbsp;</a></span>DRV8316_STAT00_OCP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT00_OCP_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd82ee37d2618c9c1dcf9c12ce855bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd82ee37d2618c9c1dcf9c12ce855bec">&#9670;&nbsp;</a></span>DRV8316_STAT00_SPI_FLT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT00_SPI_FLT_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab95f05ec7a00eb4c5a2b4e6ba27dcaa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95f05ec7a00eb4c5a2b4e6ba27dcaa9">&#9670;&nbsp;</a></span>DRV8316_STAT00_BK_FLT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT00_BK_FLT_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2867c4d336be8760df8922f26ecdfdb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2867c4d336be8760df8922f26ecdfdb5">&#9670;&nbsp;</a></span>DRV8316_STAT00_RESERVED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT00_RESERVED_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaac2cb5d7cd2812e1f7c427b0f781d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaac2cb5d7cd2812e1f7c427b0f781d8d">&#9670;&nbsp;</a></span>DRV8316_STAT01_OCP_LA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT01_OCP_LA_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8443e17fd81a1b949d5c044abfae8dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8443e17fd81a1b949d5c044abfae8dfb">&#9670;&nbsp;</a></span>DRV8316_STAT01_OCP_HA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT01_OCP_HA_BITS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac971ca395a86c0637d6d784a60d771c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac971ca395a86c0637d6d784a60d771c6">&#9670;&nbsp;</a></span>DRV8316_STAT01_OCP_LB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT01_OCP_LB_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f1d29f50922041ea8d7a40b74dc95ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1d29f50922041ea8d7a40b74dc95ef">&#9670;&nbsp;</a></span>DRV8316_STAT01_OCP_HB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT01_OCP_HB_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga787d2224ea1a421c4d8d8aa4ab9ec430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga787d2224ea1a421c4d8d8aa4ab9ec430">&#9670;&nbsp;</a></span>DRV8316_STAT01_OCP_LC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT01_OCP_LC_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae677242d1eec701bd4fc3717b63eea73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae677242d1eec701bd4fc3717b63eea73">&#9670;&nbsp;</a></span>DRV8316_STAT01_OCP_HC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT01_OCP_HC_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5fd84e214d1a56d4aa6faebcd86f33e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fd84e214d1a56d4aa6faebcd86f33e4">&#9670;&nbsp;</a></span>DRV8316_STAT01_OTS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT01_OTS_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf7a0961d18d0694459d171998f422d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7a0961d18d0694459d171998f422d8c">&#9670;&nbsp;</a></span>DRV8316_STAT01_OTW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT01_OTW_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e0774113dee22c64fe1e1b846391c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e0774113dee22c64fe1e1b846391c03">&#9670;&nbsp;</a></span>DRV8316_STAT02_SPI_ADDR_FLT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT02_SPI_ADDR_FLT_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ab7f3ef03493b5616e152bfec78ddc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ab7f3ef03493b5616e152bfec78ddc5">&#9670;&nbsp;</a></span>DRV8316_STAT02_SPI_SCLK_FLT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT02_SPI_SCLK_FLT_BITS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga87d63c8ba6cb3e6681536238542b105e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87d63c8ba6cb3e6681536238542b105e">&#9670;&nbsp;</a></span>DRV8316_STAT02_SPI_PARITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT02_SPI_PARITY_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc6ab59833ff57c07283599a392b2511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc6ab59833ff57c07283599a392b2511">&#9670;&nbsp;</a></span>DRV8316_STAT02_VCP_UV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT02_VCP_UV_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ea15457d3506a5b6ef9b0b2d425ec1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ea15457d3506a5b6ef9b0b2d425ec1f">&#9670;&nbsp;</a></span>DRV8316_STAT02_BUCK_UV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT02_BUCK_UV_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2bba21af328239376c3c0a248f764c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bba21af328239376c3c0a248f764c54">&#9670;&nbsp;</a></span>DRV8316_STAT02_BUCK_OCP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT02_BUCK_OCP_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f0598018c8505a2fec3c745781ad0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f0598018c8505a2fec3c745781ad0f2">&#9670;&nbsp;</a></span>DRV8316_STAT02_OTP_ERR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT02_OTP_ERR_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc5dce0108db764505a3b765eaa3f943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc5dce0108db764505a3b765eaa3f943">&#9670;&nbsp;</a></span>DRV8316_STAT02_RESERVED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_STAT02_RESERVED_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e9dfcc36ef0829f73fc72d809309adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e9dfcc36ef0829f73fc72d809309adc">&#9670;&nbsp;</a></span>DRV8316_CTRL03_REG_LOCK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL03_REG_LOCK_BITS&#160;&#160;&#160;(7 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ddf995b52e2e0229ff4cf0eff4deae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ddf995b52e2e0229ff4cf0eff4deae1">&#9670;&nbsp;</a></span>DRV8316_CTRL03_RESERVED1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL03_RESERVED1_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga27410d441861bcb87d46313ce7e4c951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27410d441861bcb87d46313ce7e4c951">&#9670;&nbsp;</a></span>DRV8316_CTRL03_RESERVED2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL03_RESERVED2_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac677bea9604d97099f677318601d4424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac677bea9604d97099f677318601d4424">&#9670;&nbsp;</a></span>DRV8316_CTRL03_RESERVED3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL03_RESERVED3_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ba47193ae9a542b83f39d26c4982649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ba47193ae9a542b83f39d26c4982649">&#9670;&nbsp;</a></span>DRV8316_CTRL03_RESERVED4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL03_RESERVED4_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeb57ed8c2bfebd63705a57ea062e6f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb57ed8c2bfebd63705a57ea062e6f8a">&#9670;&nbsp;</a></span>DRV8316_CTRL03_RESERVED5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL03_RESERVED5_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaef4f2aa1e98adbe2e5d9f356b83f03e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef4f2aa1e98adbe2e5d9f356b83f03e8">&#9670;&nbsp;</a></span>DRV8316_CTRL04_CLR_FLT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL04_CLR_FLT_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga28526271767a3c1c6d909108e7f86dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28526271767a3c1c6d909108e7f86dd2">&#9670;&nbsp;</a></span>DRV8316_CTRL04_PWM_MODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL04_PWM_MODE_BITS&#160;&#160;&#160;(3 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e92a4ec20418bab862af32905c51072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e92a4ec20418bab862af32905c51072">&#9670;&nbsp;</a></span>DRV8316_CTRL04_SLEW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL04_SLEW_BITS&#160;&#160;&#160;(3 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa6bfa69202b6a3cb97cb7b76a34fbe9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6bfa69202b6a3cb97cb7b76a34fbe9d">&#9670;&nbsp;</a></span>DRV8316_CTRL04_RESERVED1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL04_RESERVED1_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7baa45a916b9b2d3c70b6667462df1bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7baa45a916b9b2d3c70b6667462df1bc">&#9670;&nbsp;</a></span>DRV8316_CTRL04_RESERVED2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL04_RESERVED2_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad3caf7af6908cdb08a37bf4d7193542a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3caf7af6908cdb08a37bf4d7193542a">&#9670;&nbsp;</a></span>DRV8316_CTRL04_RESERVED3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL04_RESERVED3_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad13771026026b60c6c4597e7f02f66fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad13771026026b60c6c4597e7f02f66fd">&#9670;&nbsp;</a></span>DRV8316_CTRL05_OTW_REP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL05_OTW_REP_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e14c73f8cb847045fcc51e30196a575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e14c73f8cb847045fcc51e30196a575">&#9670;&nbsp;</a></span>DRV8316_CTRL05_SPI_FLT_REP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL05_SPI_FLT_REP_BITS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2505886d9117aa2de62124051cf21bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2505886d9117aa2de62124051cf21bd">&#9670;&nbsp;</a></span>DRV8316_CTRL05_OVP_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL05_OVP_EN_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga546334b99e54b5c22e730406cd7ca530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546334b99e54b5c22e730406cd7ca530">&#9670;&nbsp;</a></span>DRV8316_CTRL05_OVP_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL05_OVP_SEL_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga762a323b2737e81eaa970009bb5f34c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga762a323b2737e81eaa970009bb5f34c8">&#9670;&nbsp;</a></span>DRV8316_CTRL05_RESERVED1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL05_RESERVED1_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad02e8e9fc065e61ce6b6956502fb4f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad02e8e9fc065e61ce6b6956502fb4f2c">&#9670;&nbsp;</a></span>DRV8316_CTRL05_RESERVED2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL05_RESERVED2_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d0d6f8541417de2a654dd6debd8d646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d0d6f8541417de2a654dd6debd8d646">&#9670;&nbsp;</a></span>DRV8316_CTRL05_RESERVED3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL05_RESERVED3_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga724ad48833090321617122e697b8aed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga724ad48833090321617122e697b8aed9">&#9670;&nbsp;</a></span>DRV8316_CTRL05_RESERVED4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL05_RESERVED4_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga908aad46f08be5ef33ab831ce2c6d629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga908aad46f08be5ef33ab831ce2c6d629">&#9670;&nbsp;</a></span>DRV8316_CTRL06_OCP_MODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL06_OCP_MODE_BITS&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0cfd14a96dd05a6acdc40d88a770f470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cfd14a96dd05a6acdc40d88a770f470">&#9670;&nbsp;</a></span>DRV8316_CTRL06_OCP_LVL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL06_OCP_LVL_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba0ba88e912cf065481990276187df4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba0ba88e912cf065481990276187df4c">&#9670;&nbsp;</a></span>DRV8316_CTRL06_OCP_RETRY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL06_OCP_RETRY_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e6af7ed96e3993578ac99d6728da9c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e6af7ed96e3993578ac99d6728da9c3">&#9670;&nbsp;</a></span>DRV8316_CTRL06_OCP_DEG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL06_OCP_DEG_BITS&#160;&#160;&#160;(3 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf3bb46a102b5dcd58c8a253bbd480c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3bb46a102b5dcd58c8a253bbd480c64">&#9670;&nbsp;</a></span>DRV8316_CTRL06_OCP_CBC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL06_OCP_CBC_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7594deff972e7a7ce11e017278a6d873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7594deff972e7a7ce11e017278a6d873">&#9670;&nbsp;</a></span>DRV8316_CTRL06_RESERVED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL06_RESERVED_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a4642d365269b24791d92996ea9f25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a4642d365269b24791d92996ea9f25c">&#9670;&nbsp;</a></span>DRV8316_CTRL07_CSA_GAIN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL07_CSA_GAIN_BITS&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80aca6f4dd43631f1979bd81dbd3940c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80aca6f4dd43631f1979bd81dbd3940c">&#9670;&nbsp;</a></span>DRV8316_CTRL07_EN_ASR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL07_EN_ASR_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab4de5363d11e9fb520669ef03850e983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4de5363d11e9fb520669ef03850e983">&#9670;&nbsp;</a></span>DRV8316_CTRL07_EN_AAR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL07_EN_AAR_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f151ad4af4d9a272752563372cc93fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f151ad4af4d9a272752563372cc93fe">&#9670;&nbsp;</a></span>DRV8316_CTRL07_AD_COMP_TH_HS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL07_AD_COMP_TH_HS_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab005b044e5c19481a6d769e285404a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab005b044e5c19481a6d769e285404a46">&#9670;&nbsp;</a></span>DRV8316_CTRL07_AD_COMP_TH_LS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL07_AD_COMP_TH_LS_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3146a5f009d04429355b4dbda0040f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3146a5f009d04429355b4dbda0040f8f">&#9670;&nbsp;</a></span>DRV8316_CTRL07_ILIM_RECIR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL07_ILIM_RECIR_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36dc22bbe58f15c698feeed0da2c28ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36dc22bbe58f15c698feeed0da2c28ad">&#9670;&nbsp;</a></span>DRV8316_CTRL07_BEMF_TH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL07_BEMF_TH_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga24282e18883be8960fb849e8b480afb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24282e18883be8960fb849e8b480afb7">&#9670;&nbsp;</a></span>DRV8316_CTRL08_BUCK_DIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL08_BUCK_DIS_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaabf0a637e575268e480a9221b48bf1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf0a637e575268e480a9221b48bf1d4">&#9670;&nbsp;</a></span>DRV8316_CTRL08_BUCK_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL08_BUCK_SEL_BITS&#160;&#160;&#160;(3 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae3a190c649df05e0c6e87ce3ae300a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a190c649df05e0c6e87ce3ae300a85">&#9670;&nbsp;</a></span>DRV8316_CTRL08_BUCK_CL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL08_BUCK_CL_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0db75283cfe3fbf77e81f9546001fa92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0db75283cfe3fbf77e81f9546001fa92">&#9670;&nbsp;</a></span>DRV8316_CTRL08_BUCK_PS_DIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL08_BUCK_PS_DIS_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36370ece2a004d0ca99afdcbac1fc8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36370ece2a004d0ca99afdcbac1fc8d6">&#9670;&nbsp;</a></span>DRV8316_CTRL08_BUCK_SR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL08_BUCK_SR_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga486828cb85a07a9d7d08938cbdd66b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga486828cb85a07a9d7d08938cbdd66b53">&#9670;&nbsp;</a></span>DRV8316_CTRL08_RESERVED1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL08_RESERVED1_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga934319bfb28fbb4b42936a761245fa0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga934319bfb28fbb4b42936a761245fa0a">&#9670;&nbsp;</a></span>DRV8316_CTRL08_RESERVED2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8316_CTRL08_RESERVED2_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga44411dd3da972f0b904afdb86ff5030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44411dd3da972f0b904afdb86ff5030c">&#9670;&nbsp;</a></span>DRV8316_VARS_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___d_r_v8316___v_a_r_s__t__.html">_DRV8316_VARS_t_</a> <a class="el" href="group___d_r_v8316.html#ga44411dd3da972f0b904afdb86ff5030c">DRV8316_VARS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Object for the DRV8316 registers and commands. </p>

</div>
</div>
<a id="gac76eb00bdcdfbd8275eb40d1aebf6098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac76eb00bdcdfbd8275eb40d1aebf6098">&#9670;&nbsp;</a></span>DRV8316VARS_Handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___d_r_v8316___v_a_r_s__t__.html">_DRV8316_VARS_t_</a>* <a class="el" href="group___d_r_v8316.html#gac76eb00bdcdfbd8275eb40d1aebf6098">DRV8316VARS_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8316_VARS_t handle. </p>

</div>
</div>
<a id="ga2731410c3d245724dd60aff069e88af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2731410c3d245724dd60aff069e88af1">&#9670;&nbsp;</a></span>DRV8316_Obj</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___d_r_v8316___obj__.html">_DRV8316_Obj_</a> <a class="el" href="group___d_r_v8316.html#ga2731410c3d245724dd60aff069e88af1">DRV8316_Obj</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8316 object. </p>

</div>
</div>
<a id="ga296270b995dc336d7348e1909fedd61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga296270b995dc336d7348e1909fedd61f">&#9670;&nbsp;</a></span>DRV8316_Handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___d_r_v8316___obj__.html">_DRV8316_Obj_</a>* <a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8316 handle. </p>

</div>
</div>
<a id="ga67d1ffcb4e7f19db61b07009040c55ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67d1ffcb4e7f19db61b07009040c55ef">&#9670;&nbsp;</a></span>DRV_Word_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint16_t <a class="el" href="group___d_r_v8316.html#ga67d1ffcb4e7f19db61b07009040c55ef">DRV_Word_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8316 Word type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gae9155d864573b3325c0a27e83b14a848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9155d864573b3325c0a27e83b14a848">&#9670;&nbsp;</a></span>DRV8316_CtrlMode_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gae9155d864573b3325c0a27e83b14a848">DRV8316_CtrlMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the R/W modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae9155d864573b3325c0a27e83b14a848a78757c430a45b9f81ba0bf07f285f298"></a>DRV8316_CTRLMODE_WRITE&#160;</td><td class="fielddoc"><p>Write Mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae9155d864573b3325c0a27e83b14a848a9798db0eea17456a524e5f4f7a7169fa"></a>DRV8316_CTRLMODE_READ&#160;</td><td class="fielddoc"><p>Read Mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3876d51f7149c288dabc2419e1d0b94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3876d51f7149c288dabc2419e1d0b94d">&#9670;&nbsp;</a></span>DRV8316_Address_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#ga3876d51f7149c288dabc2419e1d0b94d">DRV8316_Address_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the register addresses. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3876d51f7149c288dabc2419e1d0b94dad4d1d0daf4aecc5ccd42864a124c7885"></a>DRV8316_ADDRESS_STATUS_0&#160;</td><td class="fielddoc"><p>Status Register 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3876d51f7149c288dabc2419e1d0b94dab526a27874560166a0ce583d9c0eaed8"></a>DRV8316_ADDRESS_STATUS_1&#160;</td><td class="fielddoc"><p>Status Register 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3876d51f7149c288dabc2419e1d0b94da6f43afe178206a800fc666ddf431ee98"></a>DRV8316_ADDRESS_STATUS_2&#160;</td><td class="fielddoc"><p>Status Register 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3876d51f7149c288dabc2419e1d0b94daed7dda7ba962ac85aab53f73ac2e9c9e"></a>DRV8316_ADDRESS_CONTROL_1&#160;</td><td class="fielddoc"><p>Control Register 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3876d51f7149c288dabc2419e1d0b94da937396bea3aa3f63729dd75d83e13f41"></a>DRV8316_ADDRESS_CONTROL_2&#160;</td><td class="fielddoc"><p>Control Register 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3876d51f7149c288dabc2419e1d0b94da171bc6371843ae581280d00f2d2988b4"></a>DRV8316_ADDRESS_CONTROL_3&#160;</td><td class="fielddoc"><p>Control Register 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3876d51f7149c288dabc2419e1d0b94da3745c733346ddb4dc3b318905cd09a83"></a>DRV8316_ADDRESS_CONTROL_4&#160;</td><td class="fielddoc"><p>Control Register 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3876d51f7149c288dabc2419e1d0b94da723e885737fdf68396e696f47c44b2e1"></a>DRV8316_ADDRESS_CONTROL_5&#160;</td><td class="fielddoc"><p>Control Register 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3876d51f7149c288dabc2419e1d0b94da17fe8e91573dc084a851942c267eed89"></a>DRV8316_ADDRESS_CONTROL_6&#160;</td><td class="fielddoc"><p>Control Register 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3876d51f7149c288dabc2419e1d0b94dae44bd1e4bdd97312f63ce42849d29c11"></a>DRV8316_ADDRESS_CONTROL_10&#160;</td><td class="fielddoc"><p>Control Register 10. </p>
</td></tr>
</table>

</div>
</div>
<a id="gab2c48c8d303b0a38880ea18ad4c18bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2c48c8d303b0a38880ea18ad4c18bf1">&#9670;&nbsp;</a></span>DRV8316_STATUS00_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gab2c48c8d303b0a38880ea18ad4c18bf1">DRV8316_STATUS00_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Status 0 register, faults. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab2c48c8d303b0a38880ea18ad4c18bf1a1574bded54ff79f4b07f167f5ad702df"></a>DRV8316_FAULT&#160;</td><td class="fielddoc"><p>Device Fault. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab2c48c8d303b0a38880ea18ad4c18bf1a6f41f8ded1d3aa0556fe67253cdc7a51"></a>DRV8316_OT&#160;</td><td class="fielddoc"><p>Overtemperature Fault. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab2c48c8d303b0a38880ea18ad4c18bf1a62196b1accdf6f589afafb616894f489"></a>DRV8316_OVP&#160;</td><td class="fielddoc"><p>Supply Overvoltage Protection. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab2c48c8d303b0a38880ea18ad4c18bf1ac964c6ea3a58a89f6f85cb69cc9a3fa9"></a>DRV8316_NPOR&#160;</td><td class="fielddoc"><p>Supply Power On Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab2c48c8d303b0a38880ea18ad4c18bf1aa836184fc7003a1faa1f5d6866b90a5f"></a>DRV8316_OCP&#160;</td><td class="fielddoc"><p>Over Current Protection. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab2c48c8d303b0a38880ea18ad4c18bf1a1140ac3748357a02e9ac22742487bcf7"></a>DRV8316_SPI_FLT&#160;</td><td class="fielddoc"><p>SPI Fault. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab2c48c8d303b0a38880ea18ad4c18bf1a486d1f02084e740fb1144936c31e44f1"></a>DRV8316_BK_FLT&#160;</td><td class="fielddoc"><p>Buck Fault. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4634f55084b8c2fcc5fe40f7040c4da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4634f55084b8c2fcc5fe40f7040c4da4">&#9670;&nbsp;</a></span>DRV8316_STATUS01_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#ga4634f55084b8c2fcc5fe40f7040c4da4">DRV8316_STATUS01_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Status 1 register, faults. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4634f55084b8c2fcc5fe40f7040c4da4a7adad168eaa442314976a7e26b50e941"></a>DRV8316_OCP_LA&#160;</td><td class="fielddoc"><p>Overcurrent Status on Low-side switch of OUTA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4634f55084b8c2fcc5fe40f7040c4da4abb835d7cc150bf364499cc399b462a5b"></a>DRV8316_OCP_HA&#160;</td><td class="fielddoc"><p>Overcurrent Status on High-side switch of OUTA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4634f55084b8c2fcc5fe40f7040c4da4af1f26aca84884d1026afb00ba817aead"></a>DRV8316_OCP_LB&#160;</td><td class="fielddoc"><p>Overcurrent Status on Low-side switch of OUTB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4634f55084b8c2fcc5fe40f7040c4da4ab770886c65383c7e4009165975764ac2"></a>DRV8316_OCP_HB&#160;</td><td class="fielddoc"><p>Overcurrent Status on High-side switch of OUTB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4634f55084b8c2fcc5fe40f7040c4da4abe6175f57ad334d37e58ede63ff97118"></a>DRV8316_OCL_LC&#160;</td><td class="fielddoc"><p>Overcurrent Status on Low-side switch of OUTC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4634f55084b8c2fcc5fe40f7040c4da4a5884cc8ab3784d42565b9dc7e450c383"></a>DRV8316_OCP_HC&#160;</td><td class="fielddoc"><p>Overcurrent Status on High-side switch of OUTC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4634f55084b8c2fcc5fe40f7040c4da4a3dee28e79dfc764f1b1954f52b1ca828"></a>DRV8316_OTS&#160;</td><td class="fielddoc"><p>Overtemperature Shutdown Status. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4634f55084b8c2fcc5fe40f7040c4da4ae95ec391ea2472218a3b75c9f051dfc9"></a>DRV8316_OTW&#160;</td><td class="fielddoc"><p>Overtemperature Warning Status. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf336a5213f63b8bed2625759d20a503b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf336a5213f63b8bed2625759d20a503b">&#9670;&nbsp;</a></span>DRV8316_STATUS02_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gaf336a5213f63b8bed2625759d20a503b">DRV8316_STATUS02_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Status 1 register, faults. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf336a5213f63b8bed2625759d20a503bae1121b1c7c601c003684f7f470ae35e7"></a>DRV8316_SPI_ADDR_FLT&#160;</td><td class="fielddoc"><p>SPI Address Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf336a5213f63b8bed2625759d20a503ba4e271d1a68149fa41c9c1c98859777b2"></a>DRV8316_SPI_SCLK_FLT&#160;</td><td class="fielddoc"><p>SPI Clock Framing Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf336a5213f63b8bed2625759d20a503ba763a5983b780b5f01dcf8628002921fb"></a>DRV8316_SPI_PARITY&#160;</td><td class="fielddoc"><p>SPI Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf336a5213f63b8bed2625759d20a503ba5b6fc09cfcc2c3e0299295aa51b85edf"></a>DRV8316_VCP_UV&#160;</td><td class="fielddoc"><p>Charge Pump Undervoltage Status. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf336a5213f63b8bed2625759d20a503bab6356da8ad7f3d1606b3c195ebf59c94"></a>DRV8316_BUCK_UV&#160;</td><td class="fielddoc"><p>Buck Regulator Undervoltage Staus. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf336a5213f63b8bed2625759d20a503ba4d790a814e823120fdc98959ab9d5c9d"></a>DRV8316_BUCK_OCP&#160;</td><td class="fielddoc"><p>Buck Regulator Overcurrent Staus. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf336a5213f63b8bed2625759d20a503bae707985927dde0508ca89c7f707e0a24"></a>DRV8316_OTP_ERR&#160;</td><td class="fielddoc"><p>One Time Programmabilty Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf336a5213f63b8bed2625759d20a503ba904449027c70cf9eeff29a71151e346b"></a>DRV8316_RESERVED&#160;</td><td class="fielddoc"><p>Reserved. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaef6d4162279d8dcdfbff463845412d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef6d4162279d8dcdfbff463845412d01">&#9670;&nbsp;</a></span>DRV8316_CTRL01_RegLock_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gaef6d4162279d8dcdfbff463845412d01">DRV8316_CTRL01_RegLock_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the high side gate drive peak source current; gate currents not consistent with DS. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaef6d4162279d8dcdfbff463845412d01a8fc365ee8dfa619931860945459fcec0"></a>DRV8316_REG_LOCK_0&#160;</td><td class="fielddoc"><p>No effect unless locked or unlocked. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaef6d4162279d8dcdfbff463845412d01a212a99b4d88006edf55aa196e12f4d24"></a>DRV8316_REG_LOCK_1&#160;</td><td class="fielddoc"><p>No effect unless locked or unlocked. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaef6d4162279d8dcdfbff463845412d01a95e511df2ad584c4e6abe815e6bbebe5"></a>DRV8316_REG_LOCK_2&#160;</td><td class="fielddoc"><p>No effect unless locked or unlocked. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaef6d4162279d8dcdfbff463845412d01a71225ab233ced7df224b7b4c3376cf6a"></a>DRV8316_REG_LOCK_3&#160;</td><td class="fielddoc"><p>Write 011b to this register to unlock all registers. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaef6d4162279d8dcdfbff463845412d01ae10914c22ae71996265afeaaf604d8bb"></a>DRV8316_REG_LOCK_4&#160;</td><td class="fielddoc"><p>No effect unless locked or unlocked. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaef6d4162279d8dcdfbff463845412d01a0dd54ded562682fca00227bb3819bca4"></a>DRV8316_REG_LOCK_5&#160;</td><td class="fielddoc"><p>No effect unless locked or unlocked. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaef6d4162279d8dcdfbff463845412d01add5c6e3c890c593f7b8eb333fee81b53"></a>DRV8316_REG_LOCK_6&#160;</td><td class="fielddoc"><p>Write 110b to lock the settings by ignoring further register. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaef6d4162279d8dcdfbff463845412d01a1c7a0db6a2c67e802b10cb020655cbf8"></a>DRV8316_REG_LOCK_7&#160;</td><td class="fielddoc"><p>No effect unless locked or unlocked. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf25304975add4b779e666eb4100aa74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf25304975add4b779e666eb4100aa74f">&#9670;&nbsp;</a></span>DRV8316_CTRL02_PWMMode_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gaf25304975add4b779e666eb4100aa74f">DRV8316_CTRL02_PWMMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the driver PWM mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf25304975add4b779e666eb4100aa74fa714c59ebf093460693d7f90b58cd5002"></a>DRV8316_PWMMODE_6_N&#160;</td><td class="fielddoc"><p>PWM_MODE = 6 inputs. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf25304975add4b779e666eb4100aa74fa32e4d5de6c35349b0a9cd4c409fea134"></a>DRV8316_PWMMODE_6_LC&#160;</td><td class="fielddoc"><p>PWM_MODE = 6 inputs with current limit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf25304975add4b779e666eb4100aa74fa60a63147add9baf2e632f1b7b246f0a8"></a>DRV8316_PWMMODE_3_N&#160;</td><td class="fielddoc"><p>PWM_MODE = 3 inputs. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf25304975add4b779e666eb4100aa74fabf1f22bf1e28b694dd0a731f83138e08"></a>DRV8316_PWMMODE_3_LC&#160;</td><td class="fielddoc"><p>PWM_MODE = 3 inputs with current limit. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3b20d1d1a8a0f004e197c4ffd05886c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b20d1d1a8a0f004e197c4ffd05886c8">&#9670;&nbsp;</a></span>DRV8316_CTRL02_SlewRate_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#ga3b20d1d1a8a0f004e197c4ffd05886c8">DRV8316_CTRL02_SlewRate_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the slew rate. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3b20d1d1a8a0f004e197c4ffd05886c8a82be745ac335d4f7ca760862da2dafa7"></a>DRV8316_SLEW_25V&#160;</td><td class="fielddoc"><p>Slew rate is 25 V/μs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3b20d1d1a8a0f004e197c4ffd05886c8a913d981efae65f292afaf6b4eef01cca"></a>DRV8316_SLEW_50V&#160;</td><td class="fielddoc"><p>Slew rate is 50 V/μs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3b20d1d1a8a0f004e197c4ffd05886c8a2bb6af0b1d6efafa977bf3cf3cce7133"></a>DRV8316_SLEW_150V&#160;</td><td class="fielddoc"><p>Slew rate is 150 V/μs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3b20d1d1a8a0f004e197c4ffd05886c8af6a62f2d065c6786f437caa16d4d636c"></a>DRV8316_SLEW_200V&#160;</td><td class="fielddoc"><p>Slew rate is 200 V/μs. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga07f1f84899e3f25c61c2bf39b2c14fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07f1f84899e3f25c61c2bf39b2c14fe3">&#9670;&nbsp;</a></span>DRV8316_CTRL02_SDOMode_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#ga07f1f84899e3f25c61c2bf39b2c14fe3">DRV8316_CTRL02_SDOMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the SDO Mode Setting. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga07f1f84899e3f25c61c2bf39b2c14fe3abce9ba493420cd3f6acfa54b2682c7dd"></a>DRV8316_SDOMODE_OPEN_DRAIN&#160;</td><td class="fielddoc"><p>SDO IO in Open Drain Mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07f1f84899e3f25c61c2bf39b2c14fe3aa805aa6908dc299652f6229d17063921"></a>DRV8316_SDOMODE_PUSH_PULL&#160;</td><td class="fielddoc"><p>SDO IO in Push Pull Mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga32787443a3f6db29db15587ad1d744d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32787443a3f6db29db15587ad1d744d5">&#9670;&nbsp;</a></span>DRV8316_CTRL03_OVPSEL_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#ga32787443a3f6db29db15587ad1d744d5">DRV8316_CTRL03_OVPSEL_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Overvoltage Level Setting. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga32787443a3f6db29db15587ad1d744d5a958d054e7ee4f1f7405a4e9204a375c1"></a>DRV8316_OVPSEL_32V&#160;</td><td class="fielddoc"><p>VM overvoltage level is 32-V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32787443a3f6db29db15587ad1d744d5a4c174edfec1612b9a319c41848d73e1a"></a>DRV8316_OVPSEL_20V&#160;</td><td class="fielddoc"><p>VM overvoltage level is 20-V. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae79fe3291e6a0243f4c3f66a84b9dabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae79fe3291e6a0243f4c3f66a84b9dabd">&#9670;&nbsp;</a></span>DRV8316_CTRL03_DUTYSEL_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gae79fe3291e6a0243f4c3f66a84b9dabd">DRV8316_CTRL03_DUTYSEL_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Freqency of PWM at 100% Duty Cycle. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae79fe3291e6a0243f4c3f66a84b9dabdaa4342a43b28d6207feecf4447d0e5e26"></a>DRV8316_PWM_100_DUTY_SEL_20KHz&#160;</td><td class="fielddoc"><p>20KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae79fe3291e6a0243f4c3f66a84b9dabda456bb60bfe9919cb2d19d58e8bd7e721"></a>DRV8316_PWM_100_DUTY_SEL_40KHz&#160;</td><td class="fielddoc"><p>40KHz </p>
</td></tr>
</table>

</div>
</div>
<a id="ga37c110316c715aa0166ea9d09104678b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c110316c715aa0166ea9d09104678b">&#9670;&nbsp;</a></span>DRV8316_CTRL04_OCPMODE_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#ga37c110316c715aa0166ea9d09104678b">DRV8316_CTRL04_OCPMODE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the OCP Fault Options. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga37c110316c715aa0166ea9d09104678ba63b96c610c4b051d0d63a10ccb638e4b"></a>DRV8316_OCP_MODE_LATCH&#160;</td><td class="fielddoc"><p>Overcurrent causes a latched fault. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga37c110316c715aa0166ea9d09104678ba445b34d9c95a68c20f69950287cd6cf9"></a>DRV8316_OCP_MODE_RETRY&#160;</td><td class="fielddoc"><p>Overcurrent causes an automatic retrying fault. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga37c110316c715aa0166ea9d09104678ba4ba4ed476fd0c81c59dd304d06e623be"></a>DRV8316_OCP_MODE_REPORT&#160;</td><td class="fielddoc"><p>Overcurrent is report only but no action is taken. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga37c110316c715aa0166ea9d09104678ba6d6d87ebeec6ec1e24cb26f8bc3c85d4"></a>DRV8316_OCP_MODE_NO&#160;</td><td class="fielddoc"><p>Overcurrent is not reported and no action is taken. </p>
</td></tr>
</table>

</div>
</div>
<a id="gac85e3b2e767d592d5cd7ab3ed66256e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85e3b2e767d592d5cd7ab3ed66256e5">&#9670;&nbsp;</a></span>DRV8316_CTRL04_OCPLVL_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gac85e3b2e767d592d5cd7ab3ed66256e5">DRV8316_CTRL04_OCPLVL_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Overcurrent Level Setting. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac85e3b2e767d592d5cd7ab3ed66256e5aab6775ffb5fb770cbc8ca49df5727ab2"></a>DRV8316_OCP_LVL_16A&#160;</td><td class="fielddoc"><p>16A </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac85e3b2e767d592d5cd7ab3ed66256e5a960dc299de7f10c49a79fd84a9841006"></a>DRV8316_OCP_LVL_24A&#160;</td><td class="fielddoc"><p>24A </p>
</td></tr>
</table>

</div>
</div>
<a id="gacb91264d6a2f428ac954f6cda949fc84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb91264d6a2f428ac954f6cda949fc84">&#9670;&nbsp;</a></span>DRV8316_CTRL04_OCPRETRY_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gacb91264d6a2f428ac954f6cda949fc84">DRV8316_CTRL04_OCPRETRY_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the OCP Retry Time Settings. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggacb91264d6a2f428ac954f6cda949fc84a64069d54cb4d0216e6404dfca95a9a4f"></a>DRV8316_OCP_RETRY_5ms&#160;</td><td class="fielddoc"><p>OCP retry time is 5 ms. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggacb91264d6a2f428ac954f6cda949fc84aae8dd43e0991dd44745eda3c69f7d36a"></a>DRV8316_OCP_RETRY_500ms&#160;</td><td class="fielddoc"><p>OCP retry time is 500 ms. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga001ce52756235ef616c261044268c96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga001ce52756235ef616c261044268c96c">&#9670;&nbsp;</a></span>DRV8316_CTRL04_OCPDEGE_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#ga001ce52756235ef616c261044268c96c">DRV8316_CTRL04_OCPDEGE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the OCP Deglitch Time Settings. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga001ce52756235ef616c261044268c96ca1fa42c40f7e3edd0a2f5a37327a0069a"></a>DRV8316_OCP_DEG_0p2us&#160;</td><td class="fielddoc"><p>OCP deglitch time is 0.2 μs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001ce52756235ef616c261044268c96cabefcae9452eca1f8109ad20ee78eb150"></a>DRV8316_OCP_DEG_0p6us&#160;</td><td class="fielddoc"><p>OCP deglitch time is 0.6 μs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001ce52756235ef616c261044268c96cafd8c48cadb418df54c56be906d9fee6d"></a>DRV8316_OCP_DEG_1p1us&#160;</td><td class="fielddoc"><p>OCP deglitch time is 1.1 μs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001ce52756235ef616c261044268c96ca2a0cd1100e6e62985949f17b89561a71"></a>DRV8316_OCP_DEG_1p6us&#160;</td><td class="fielddoc"><p>OCP deglitch time is 1.6 μs. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga130f73d94f6202bcbb3af7b6c7c65ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga130f73d94f6202bcbb3af7b6c7c65ce9">&#9670;&nbsp;</a></span>DRV8316_CTRL05_CSAGain_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#ga130f73d94f6202bcbb3af7b6c7c65ce9">DRV8316_CTRL05_CSAGain_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Current Sense Amplifier's Gain Settings. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga130f73d94f6202bcbb3af7b6c7c65ce9aff805adca115bc20da41089223600058"></a>DRV8316_CSA_GAIN_0p15VpA&#160;</td><td class="fielddoc"><p>CSA gain is 0.15 V/A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga130f73d94f6202bcbb3af7b6c7c65ce9a445532874e788bf3799f1710867f79ad"></a>DRV8316_CSA_GAIN_0p1875VpA&#160;</td><td class="fielddoc"><p>CSA gain is 0.1875 V/A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga130f73d94f6202bcbb3af7b6c7c65ce9aee5099a8cb015f3ea7392509a9007a45"></a>DRV8316_CSA_GAIN_0p25VpA&#160;</td><td class="fielddoc"><p>CSA gain is 0.25 V/A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga130f73d94f6202bcbb3af7b6c7c65ce9aae9570045fe0a54dabcf2ecfef91032c"></a>DRV8316_CSA_GAIN_0p375VpA&#160;</td><td class="fielddoc"><p>CSA gain is 0.375 V/A. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaed9d9ee4ac6b524f67963d8810277eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed9d9ee4ac6b524f67963d8810277eb8">&#9670;&nbsp;</a></span>DRV8316_CTRL05_ILIMRECIR_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gaed9d9ee4ac6b524f67963d8810277eb8">DRV8316_CTRL05_ILIMRECIR_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Current Limit Recirculation Settings. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaed9d9ee4ac6b524f67963d8810277eb8a9579c7d9194257d04c744618291487bc"></a>DRV8316_ILIM_RECIR_Brake&#160;</td><td class="fielddoc"><p>Current recirculation through FETs (Brake Mode) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaed9d9ee4ac6b524f67963d8810277eb8a3715c948f41852a13270b10afd5d3a68"></a>DRV8316_ILIM_RECIR_Coast&#160;</td><td class="fielddoc"><p>Current recirculation through diodes (Coast Mode) </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa73d06236c82ed608ca9930c457b075f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa73d06236c82ed608ca9930c457b075f">&#9670;&nbsp;</a></span>DRV8316_CTRL06_BUCKSEL_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gaa73d06236c82ed608ca9930c457b075f">DRV8316_CTRL06_BUCKSEL_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Buck Voltage Selection. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa73d06236c82ed608ca9930c457b075faadd62328b21ce46d26dc29bb46b5fd01"></a>DRV8316_BUCK_SEL_3p3V&#160;</td><td class="fielddoc"><p>Buck voltage is 3.3 V. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa73d06236c82ed608ca9930c457b075faaaaf9c77b790176c9e5d27c70adc64c2"></a>DRV8316_BUCK_SEL_5p0V&#160;</td><td class="fielddoc"><p>Buck voltage is 5.0 V. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa73d06236c82ed608ca9930c457b075fa5eb5350c8434aa2f77a839c075622cd4"></a>DRV8316_BUCK_SEL_4p0V&#160;</td><td class="fielddoc"><p>Buck voltage is 4.0 V. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa73d06236c82ed608ca9930c457b075faf145f69d6a5e497cbbbb6e34c9c47040"></a>DRV8316_BUCK_SEL_5p7V&#160;</td><td class="fielddoc"><p>Buck voltage is 5.7 V. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaace6285cd3ba1725f148bcf4eb69c143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaace6285cd3ba1725f148bcf4eb69c143">&#9670;&nbsp;</a></span>DRV8316_CTRL06_BUCKCL_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#gaace6285cd3ba1725f148bcf4eb69c143">DRV8316_CTRL06_BUCKCL_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Current Limit Recirculation Settings. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaace6285cd3ba1725f148bcf4eb69c143a78d847669e6e19e34d8728299ebd48d2"></a>DRV8316_BUCK_CL_600mA&#160;</td><td class="fielddoc"><p>Buck regulator current limit is set to 600 mA. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaace6285cd3ba1725f148bcf4eb69c143a5b974f8348e1b2b6f07059b0315a4aae"></a>DRV8316_BUCK_CL_150mA&#160;</td><td class="fielddoc"><p>Buck regulator current limit is set to 150 mA. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga5a721b56c2fc7c91b44cb5fcbda9769e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a721b56c2fc7c91b44cb5fcbda9769e">&#9670;&nbsp;</a></span>DRV8316_CTRL10_DLYTARGET_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8316.html#ga5a721b56c2fc7c91b44cb5fcbda9769e">DRV8316_CTRL10_DLYTARGET_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Delay Target for Driver Delay Compensation. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769eaf13365218fedb6413941c9b145bb64f4"></a>DRV8316_DLY_TARGET_0p0us&#160;</td><td class="fielddoc"><p>Delay is 0 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ea9aad2d365ac9c2779270377a62fa8dc1"></a>DRV8316_DLY_TARGET_0p4us&#160;</td><td class="fielddoc"><p>Delay is 0.4 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769eaa4b8e6e196096e77464eb4e1b14cde5a"></a>DRV8316_DLY_TARGET_0p6us&#160;</td><td class="fielddoc"><p>Delay is 0.6 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769eacfe8918b55429fd64cc34853a257e678"></a>DRV8316_DLY_TARGET_0p8us&#160;</td><td class="fielddoc"><p>Delay is 0.8 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ea6be0f4c3508b2d48bfd529f2e9cf11b6"></a>DRV8316_DLY_TARGET_1p0us&#160;</td><td class="fielddoc"><p>Delay is 1.0 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ead4873bfc0c25a4a78855b8b487bb92e0"></a>DRV8316_DLY_TARGET_1p2us&#160;</td><td class="fielddoc"><p>Delay is 1.2 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ea5cbcf6900f3fe9df93667df941883d5c"></a>DRV8316_DLY_TARGET_1p4us&#160;</td><td class="fielddoc"><p>Delay is 1.4 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ea7e728902f343dd97aab6e0a59dcb2042"></a>DRV8316_DLY_TARGET_1p6us&#160;</td><td class="fielddoc"><p>Delay is 1.6 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ea73fde3c240487a1354defa7e618ad821"></a>DRV8316_DLY_TARGET_1p8us&#160;</td><td class="fielddoc"><p>Delay is 1.8 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ea5104cf379c32cd242b775593ad8dfafb"></a>DRV8316_DLY_TARGET_2p0us&#160;</td><td class="fielddoc"><p>Delay is 2.0 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ea8760870cedaba988b6d2a57e575a6bb5"></a>DRV8316_DLY_TARGET_2p2us&#160;</td><td class="fielddoc"><p>Delay is 2.2 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ea93a334fc6ce06c6ba408d9b4cff48ab3"></a>DRV8316_DLY_TARGET_2p4us&#160;</td><td class="fielddoc"><p>Delay is 2.4 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ead5ef9263efd0fe58e906d023833ea57d"></a>DRV8316_DLY_TARGET_2p6us&#160;</td><td class="fielddoc"><p>Delay is 2.6 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ead6fcfe88952cf7ed06dc2633f549bf23"></a>DRV8316_DLY_TARGET_2p8us&#160;</td><td class="fielddoc"><p>Delay is 2.8 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ea6ce9790613c14fe4ed87608efd3679eb"></a>DRV8316_DLY_TARGET_3p0us&#160;</td><td class="fielddoc"><p>Delay is 3.0 us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5a721b56c2fc7c91b44cb5fcbda9769ea654fd340dbd486e4381531be58eae06a"></a>DRV8316_DLY_TARGET_3p2us&#160;</td><td class="fielddoc"><p>Delay is 3.2 us. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae5f54467c2dbe2eeb6db77889257cafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5f54467c2dbe2eeb6db77889257cafc">&#9670;&nbsp;</a></span>DRV8316_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a> DRV8316_init </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>pMemory</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DRV8316 object. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pMemory</td><td>A pointer to the memory for the DRV8316 object </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">numBytes</td><td>The number of bytes allocated for the DRV8316 object, bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The DRV8316 object handle </dd></dl>

</div>
</div>
<a id="ga74e90f974bff6b118282253b365bf06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e90f974bff6b118282253b365bf06f">&#9670;&nbsp;</a></span>DRV8316_buildCtrlWord()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group___d_r_v8316.html#ga67d1ffcb4e7f19db61b07009040c55ef">DRV_Word_t</a> DRV8316_buildCtrlWord </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8316.html#gae9155d864573b3325c0a27e83b14a848">DRV8316_CtrlMode_e</a>&#160;</td>
          <td class="paramname"><em>ctrlMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8316.html#ga3876d51f7149c288dabc2419e1d0b94d">DRV8316_Address_e</a>&#160;</td>
          <td class="paramname"><em>regAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Builds the control word. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ctrlMode</td><td>The control mode </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regName</td><td>The register name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>The data </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The control word </dd></dl>

<p class="reference">References <a class="el" href="group___d_r_v8316.html#gab0c8f4100dfa46f97e5dcd1fedf16e3d">DRV8316_DATA_MASK</a>.</p>

</div>
</div>
<a id="ga04f0c83ec1313213c1c752e985c441ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04f0c83ec1313213c1c752e985c441ac">&#9670;&nbsp;</a></span>DRV8316_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the DRV8316. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabab6a1285037b5381d086445ed387be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabab6a1285037b5381d086445ed387be3">&#9670;&nbsp;</a></span>DRV8316_setSPIHandle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_setSPIHandle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spiHandle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the SPI handle in the DRV8316. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The SPI handle to use </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacd3b40e32dfadf2dc6d1c5170eb15048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd3b40e32dfadf2dc6d1c5170eb15048">&#9670;&nbsp;</a></span>DRV8316_setGPIOCSNumber()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_setGPIOCSNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>gpioNumber</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the GPIO number in the DRV8316. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpioHandle</td><td>The GPIO number to use </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad31cb7e594ae2c5bc6c9fc95dfae9145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad31cb7e594ae2c5bc6c9fc95dfae9145">&#9670;&nbsp;</a></span>DRV8316_setGPIOENNumber()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_setGPIOENNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>gpioNumber</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the GPIO number in the DRV8316. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpioHandle</td><td>The GPIO number to use </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3ee53311774df2d71b47deee00b88420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ee53311774df2d71b47deee00b88420">&#9670;&nbsp;</a></span>DRV8316_resetEnableTimeout()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DRV8316_resetEnableTimeout </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the enable timeout flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">References <a class="el" href="struct___d_r_v8316___obj__.html#a63bd4ac0d302a15b8eaad33924b1cf5a">_DRV8316_Obj_::enableTimeOut</a>.</p>

</div>
</div>
<a id="ga726285fd956dde69dc363a4b471a8e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga726285fd956dde69dc363a4b471a8e90">&#9670;&nbsp;</a></span>DRV8316_resetRxTimeout()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DRV8316_resetRxTimeout </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the RX fifo timeout flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">References <a class="el" href="struct___d_r_v8316___obj__.html#a70a51485b27f38bc18cf80998c27222b">_DRV8316_Obj_::rxTimeOut</a>.</p>

</div>
</div>
<a id="ga165bafa8a819af52e4609571123ffcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga165bafa8a819af52e4609571123ffcdc">&#9670;&nbsp;</a></span>DRV8316_setupSPI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_setupSPI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga44411dd3da972f0b904afdb86ff5030c">DRV8316_VARS_t</a> *&#160;</td>
          <td class="paramname"><em>drv8316Vars</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the interface to all DRV8316 SPI variables. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9403104537762680f889f39943b0178f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9403104537762680f889f39943b0178f">&#9670;&nbsp;</a></span>DRV8316_readSPI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8316_readSPI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8316.html#ga3876d51f7149c288dabc2419e1d0b94d">DRV8316_Address_e</a>&#160;</td>
          <td class="paramname"><em>regAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads data from the DRV8316 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regAddr</td><td>The register address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data value </dd></dl>

</div>
</div>
<a id="gae9713060bbe5fa6a5c2b6026709dff07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9713060bbe5fa6a5c2b6026709dff07">&#9670;&nbsp;</a></span>DRV8316_writeSPI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_writeSPI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8316.html#ga3876d51f7149c288dabc2419e1d0b94d">DRV8316_Address_e</a>&#160;</td>
          <td class="paramname"><em>regAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes data to the DRV8316 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regAddr</td><td>The register name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>The data value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1154ad691d8f69745d3c70fd39508e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1154ad691d8f69745d3c70fd39508e70">&#9670;&nbsp;</a></span>DRV8316_writeData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_writeData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga44411dd3da972f0b904afdb86ff5030c">DRV8316_VARS_t</a> *&#160;</td>
          <td class="paramname"><em>drv8316Vars</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to the DRV8316 SPI registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">drv8316Vars</td><td>The (DRV8316_VARS_t) structure that contains all DRV8316 Status/Control register options </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga278a49de17be4c09d27005aa7ac0c720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga278a49de17be4c09d27005aa7ac0c720">&#9670;&nbsp;</a></span>DRV8316_readData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8316_readData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga296270b995dc336d7348e1909fedd61f">DRV8316_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8316.html#ga44411dd3da972f0b904afdb86ff5030c">DRV8316_VARS_t</a> *&#160;</td>
          <td class="paramname"><em>drv8316Vars</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read from the DRV8316 SPI registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8316 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">drv8316Vars</td><td>The (DRV8316_VARS_t) structure that contains all DRV8316 Status/Control register options </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
