{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 14 02:17:55 2023 " "Info: Processing started: Mon Aug 14 02:17:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Room -c Room " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Room -c Room" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Room EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"Room\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "Warning: No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_0 " "Info: Pin OUTPUT_0 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTPUT_0 } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 912 1088 112 "OUTPUT_0" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_1 " "Info: Pin OUTPUT_1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTPUT_1 } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 120 912 1088 136 "OUTPUT_1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_2 " "Info: Pin OUTPUT_2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTPUT_2 } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 144 912 1088 160 "OUTPUT_2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_3 " "Info: Pin OUTPUT_3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTPUT_3 } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 168 912 1088 184 "OUTPUT_3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOSE " "Info: Pin CLOSE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLOSE } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 256 912 1088 272 "CLOSE" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOSE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPEN " "Info: Pin OPEN not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OPEN } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { -16 912 1088 0 "OPEN" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPEN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Info: Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLOCK } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T " "Info: Pin T not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { T } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 256 -96 72 272 "T" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT " "Info: Pin INPUT not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { INPUT } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 176 -96 72 192 "INPUT" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENTER " "Info: Pin ENTER not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENTER } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 216 -96 72 232 "ENTER" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENTER } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT " "Info: Pin OUT not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 296 -96 72 312 "OUT" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLEAR " "Info: Pin CLEAR not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLEAR } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 136 -96 72 152 "CLEAR" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst1\|inst4 " "Info: Destination node Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst1\|inst4" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4 " "Info: Destination node Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst\|inst17~0 " "Info: Destination node Counter:inst\|inst17~0" {  } { { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst\|inst17~1 " "Info: Destination node Counter:inst\|inst17~1" {  } { { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 " "Info: Destination node Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 " "Info: Destination node Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst1|inst3~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 " "Info: Destination node Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 " "Info: Destination node Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 " "Info: Destination node Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~7 " "Info: Destination node Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~7" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLOCK } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 5 6 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 5 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 register Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 -10.358 ns " "Info: Slack time is -10.358 ns between source register \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1\" and destination register \"Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.022 ns + Largest register register " "Info: + Largest register to register requirement is -1.022 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.836 ns   Shortest register " "Info:   Shortest clock path from clock \"CLOCK\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLOCK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns CLOCK~clkctrl 2 COMB Unassigned 7 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.178 ns) 2.836 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 3 REG Unassigned 3 " "Info: 3: + IC(1.640 ns) + CELL(0.178 ns) = 2.836 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.961 ns ( 33.89 % ) " "Info: Total cell delay = 0.961 ns ( 33.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.875 ns ( 66.11 % ) " "Info: Total interconnect delay = 1.875 ns ( 66.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.836 ns   Longest register " "Info:   Longest clock path from clock \"CLOCK\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLOCK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns CLOCK~clkctrl 2 COMB Unassigned 7 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.178 ns) 2.836 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 3 REG Unassigned 3 " "Info: 3: + IC(1.640 ns) + CELL(0.178 ns) = 2.836 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.961 ns ( 33.89 % ) " "Info: Total cell delay = 0.961 ns ( 33.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.875 ns ( 66.11 % ) " "Info: Total interconnect delay = 1.875 ns ( 66.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.836 ns   Shortest register " "Info:   Shortest clock path from clock \"CLOCK\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLOCK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns CLOCK~clkctrl 2 COMB Unassigned 7 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.322 ns) 2.836 ns Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 3 REG Unassigned 9 " "Info: 3: + IC(1.496 ns) + CELL(0.322 ns) = 2.836 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { CLOCK~clkctrl Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.105 ns ( 38.96 % ) " "Info: Total cell delay = 1.105 ns ( 38.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.731 ns ( 61.04 % ) " "Info: Total interconnect delay = 1.731 ns ( 61.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.836 ns   Longest register " "Info:   Longest clock path from clock \"CLOCK\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLOCK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns CLOCK~clkctrl 2 COMB Unassigned 7 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.322 ns) 2.836 ns Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 3 REG Unassigned 9 " "Info: 3: + IC(1.496 ns) + CELL(0.322 ns) = 2.836 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { CLOCK~clkctrl Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.105 ns ( 38.96 % ) " "Info: Total cell delay = 1.105 ns ( 38.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.731 ns ( 61.04 % ) " "Info: Total interconnect delay = 1.731 ns ( 61.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.522 ns   " "Info:   Micro setup delay of destination is 1.522 ns" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.336 ns - Longest register register " "Info: - Longest register to register delay is 9.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 1 REG Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.985 ns) 7.985 ns Counter:inst\|inst18 2 COMB LOOP Unassigned 4 " "Info: 2: + IC(0.000 ns) + CELL(7.985 ns) = 7.985 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'Counter:inst\|inst18'" { { "Info" "ITDB_PART_OF_SCC" "inst2 Unassigned " "Info: Loc. = Unassigned; Node \"inst2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst17~1 Unassigned " "Info: Loc. = Unassigned; Node \"Counter:inst\|inst17~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 Unassigned " "Info: Loc. = Unassigned; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 Unassigned " "Info: Loc. = Unassigned; Node \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst18 Unassigned " "Info: Loc. = Unassigned; Node \"Counter:inst\|inst18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst4 Unassigned " "Info: Loc. = Unassigned; Node \"inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4 Unassigned " "Info: Loc. = Unassigned; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 Unassigned " "Info: Loc. = Unassigned; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 Unassigned " "Info: Loc. = Unassigned; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 Unassigned " "Info: Loc. = Unassigned; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 264 336 400 312 "inst2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { 88 2096 2160 168 "inst18" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 232 416 480 280 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.985 ns" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 8.661 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 3 COMB Unassigned 1 " "Info: 3: + IC(0.131 ns) + CELL(0.545 ns) = 8.661 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 9.336 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 4 REG Unassigned 3 " "Info: 4: + IC(0.154 ns) + CELL(0.521 ns) = 9.336 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.051 ns ( 96.95 % ) " "Info: Total cell delay = 9.051 ns ( 96.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.285 ns ( 3.05 % ) " "Info: Total interconnect delay = 0.285 ns ( 3.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.336 ns register register " "Info: Estimated most critical path is register to register delay of 9.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 1 REG LAB_X2_Y20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y20; Fanout = 9; REG Node = 'Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.985 ns) 7.985 ns Counter:inst\|inst18 2 COMB LOOP LAB_X3_Y20 4 " "Info: 2: + IC(0.000 ns) + CELL(7.985 ns) = 7.985 ns; Loc. = LAB_X3_Y20; Fanout = 4; COMB LOOP Node = 'Counter:inst\|inst18'" { { "Info" "ITDB_PART_OF_SCC" "inst2 LAB_X3_Y20 " "Info: Loc. = LAB_X3_Y20; Node \"inst2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst17~1 LAB_X2_Y20 " "Info: Loc. = LAB_X2_Y20; Node \"Counter:inst\|inst17~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LAB_X3_Y20 " "Info: Loc. = LAB_X3_Y20; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LAB_X3_Y20 " "Info: Loc. = LAB_X3_Y20; Node \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst18 LAB_X3_Y20 " "Info: Loc. = LAB_X3_Y20; Node \"Counter:inst\|inst18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst4 LAB_X3_Y20 " "Info: Loc. = LAB_X3_Y20; Node \"inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4 LAB_X2_Y20 " "Info: Loc. = LAB_X2_Y20; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 LAB_X2_Y20 " "Info: Loc. = LAB_X2_Y20; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 LAB_X2_Y20 " "Info: Loc. = LAB_X2_Y20; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 LAB_X3_Y20 " "Info: Loc. = LAB_X3_Y20; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 264 336 400 312 "inst2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { 88 2096 2160 168 "inst18" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 232 416 480 280 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.985 ns" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 8.661 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 3 COMB LAB_X3_Y20 1 " "Info: 3: + IC(0.131 ns) + CELL(0.545 ns) = 8.661 ns; Loc. = LAB_X3_Y20; Fanout = 1; COMB Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 9.336 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 4 REG LAB_X3_Y20 3 " "Info: 4: + IC(0.154 ns) + CELL(0.521 ns) = 9.336 ns; Loc. = LAB_X3_Y20; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.051 ns ( 96.95 % ) " "Info: Total cell delay = 9.051 ns ( 96.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.285 ns ( 3.05 % ) " "Info: Total interconnect delay = 0.285 ns ( 3.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X11_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Warning: Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_0 0 " "Info: Pin \"OUTPUT_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_1 0 " "Info: Pin \"OUTPUT_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_2 0 " "Info: Pin \"OUTPUT_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_3 0 " "Info: Pin \"OUTPUT_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLOSE 0 " "Info: Pin \"CLOSE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPEN 0 " "Info: Pin \"OPEN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 14 02:17:59 2023 " "Info: Processing ended: Mon Aug 14 02:17:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
