

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Mon Oct 30 00:20:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_43_1_fu_124  |cordiccart2pol_Pipeline_VITIS_LOOP_43_1  |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1102|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   13|    1298|   2466|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    236|    -|
|Register         |        -|    -|     405|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   13|    1703|   3804|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|  182|  296|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_43_1_fu_124  |cordiccart2pol_Pipeline_VITIS_LOOP_43_1  |        0|   2|  482|  817|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U8               |faddfsub_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U12                     |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U9                    |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|  321|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U13                  |fsqrt_32ns_32ns_32_16_no_dsp_1           |        0|   0|    0|    0|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|  13| 1298| 2466|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_1_fu_387_p2    |         +|   0|  0|   14|           9|           8|
    |add_ln346_fu_265_p2      |         +|   0|  0|   14|           9|           8|
    |cur_int_x_3_fu_503_p2    |         -|   0|  0|   23|           1|          16|
    |result_2_fu_419_p2       |         -|   0|  0|   23|           1|          16|
    |result_6_fu_491_p2       |         -|   0|  0|   23|           1|          16|
    |sub_ln18_1_fu_401_p2     |         -|   0|  0|   15|           7|           8|
    |sub_ln18_fu_279_p2       |         -|   0|  0|   15|           7|           8|
    |QUAD23_fu_201_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln73_fu_519_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln33_1_fu_191_p2    |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln33_fu_185_p2      |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln73_1_fu_230_p2    |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln73_fu_224_p2      |      icmp|   0|  0|   15|           8|           2|
    |lshr_ln18_1_fu_450_p2    |      lshr|   0|  0|  179|          63|          63|
    |lshr_ln18_fu_317_p2      |      lshr|   0|  0|  179|          63|          63|
    |or_ln33_fu_197_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln73_fu_515_p2        |        or|   0|  0|    2|           1|           1|
    |cur_int_x_4_fu_508_p3    |    select|   0|  0|   16|           1|          16|
    |current_theta_fu_536_p3  |    select|   0|  0|   32|           1|          32|
    |result_7_fu_496_p3       |    select|   0|  0|   16|           1|          16|
    |result_fu_424_p3         |    select|   0|  0|   16|           1|          16|
    |select_ln18_2_fu_411_p3  |    select|   0|  0|    9|           1|           9|
    |select_ln18_fu_289_p3    |    select|   0|  0|    9|           1|           9|
    |select_ln73_fu_524_p3    |    select|   0|  0|   31|           1|          31|
    |val_1_fu_484_p3          |    select|   0|  0|   16|           1|          16|
    |val_fu_351_p3            |    select|   0|  0|   16|           1|          16|
    |shl_ln18_1_fu_456_p2     |       shl|   0|  0|  179|          63|          63|
    |shl_ln18_fu_323_p2       |       shl|   0|  0|  179|          63|          63|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1102|         362|         503|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  117|         26|    1|         26|
    |grp_fu_133_opcode  |   14|          3|    2|          6|
    |grp_fu_133_p0      |   14|          3|   32|         96|
    |grp_fu_133_p1      |   14|          3|   32|         96|
    |grp_fu_137_ce      |    9|          2|    1|          2|
    |grp_fu_137_p0      |   20|          4|   32|        128|
    |grp_fu_137_p1      |   20|          4|   32|        128|
    |grp_fu_156_opcode  |   14|          3|    5|         15|
    |grp_fu_156_p0      |   14|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  236|         51|  169|        593|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |QUAD23_reg_584                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  25|   0|   25|          0|
    |cur_int_x_4_reg_688                                              |  16|   0|   16|          0|
    |current_theta_1_reg_706                                          |  32|   0|   32|          0|
    |dc_1_reg_640                                                     |  32|   0|   32|          0|
    |dc_reg_610                                                       |  32|   0|   32|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_43_1_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln33_1_reg_579                                              |   1|   0|    1|          0|
    |icmp_ln33_reg_574                                                |   1|   0|    1|          0|
    |icmp_ln73_1_reg_595                                              |   1|   0|    1|          0|
    |icmp_ln73_reg_590                                                |   1|   0|    1|          0|
    |mul1_reg_605                                                     |  32|   0|   32|          0|
    |mul_reg_600                                                      |  32|   0|   32|          0|
    |p_x_assign_reg_693                                               |  32|   0|   32|          0|
    |result_7_reg_683                                                 |  16|   0|   16|          0|
    |result_reg_671                                                   |  16|   0|   16|          0|
    |select_ln18_2_reg_666                                            |   9|   0|    9|          0|
    |select_ln18_reg_635                                              |   9|   0|    9|          0|
    |select_ln73_reg_698                                              |   1|   0|   32|         31|
    |tmp_4_reg_615                                                    |   1|   0|    1|          0|
    |tmp_8_reg_661                                                    |   1|   0|    1|          0|
    |tmp_reg_630                                                      |   1|   0|    1|          0|
    |trunc_ln371_1_reg_656                                            |  23|   0|   23|          0|
    |trunc_ln371_reg_625                                              |  23|   0|   23|          0|
    |val_1_reg_677                                                    |  16|   0|   16|          0|
    |val_reg_645                                                      |  16|   0|   16|          0|
    |xs_sign_1_reg_651                                                |   1|   0|    1|          0|
    |xs_sign_reg_620                                                  |   1|   0|    1|          0|
    |y_read_reg_551                                                   |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 405|   0|  436|         31|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

