{
    "pips": {
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT0->>CLK_HROW_BUFHCE_CE_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT1->>CLK_HROW_BUFHCE_CE_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT2->>CLK_HROW_BUFHCE_CE_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT3->>CLK_HROW_BUFHCE_CE_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT4->>CLK_HROW_BUFHCE_CE_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT5->>CLK_HROW_BUFHCE_CE_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT6->>CLK_HROW_BUFHCE_CE_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT7->>CLK_HROW_BUFHCE_CE_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT8->>CLK_HROW_BUFHCE_CE_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT9->>CLK_HROW_BUFHCE_CE_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT10->>CLK_HROW_BUFHCE_CE_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_BOT11->>CLK_HROW_BUFHCE_CE_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_BOT11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP0->>CLK_HROW_BUFHCE_CE_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP1->>CLK_HROW_BUFHCE_CE_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP2->>CLK_HROW_BUFHCE_CE_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP3->>CLK_HROW_BUFHCE_CE_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP4->>CLK_HROW_BUFHCE_CE_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP5->>CLK_HROW_BUFHCE_CE_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP6->>CLK_HROW_BUFHCE_CE_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP7->>CLK_HROW_BUFHCE_CE_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP8->>CLK_HROW_BUFHCE_CE_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP9->>CLK_HROW_BUFHCE_CE_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP10->>CLK_HROW_BUFHCE_CE_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CE_INT_TOP11->>CLK_HROW_BUFHCE_CE_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_BUFHCE_CE_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.023",
                    "0.046",
                    "0.052"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CE_INT_TOP11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_BUFRCLK_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.146",
                    "0.165",
                    "0.348",
                    "0.388"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_BUFRCLK_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST0->CLK_HROW_CK_GCLK_TEST_IN0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST1->CLK_HROW_CK_GCLK_TEST_IN1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST2->CLK_HROW_CK_GCLK_TEST_IN2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST3->CLK_HROW_CK_GCLK_TEST_IN3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST4->CLK_HROW_CK_GCLK_TEST_IN4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST5->CLK_HROW_CK_GCLK_TEST_IN5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST6->CLK_HROW_CK_GCLK_TEST_IN6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST7->CLK_HROW_CK_GCLK_TEST_IN7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST8->CLK_HROW_CK_GCLK_TEST_IN8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST9->CLK_HROW_CK_GCLK_TEST_IN9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST10->CLK_HROW_CK_GCLK_TEST_IN10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST11->CLK_HROW_CK_GCLK_TEST_IN11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST12->CLK_HROW_CK_GCLK_TEST_IN12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST13->CLK_HROW_CK_GCLK_TEST_IN13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST14->CLK_HROW_CK_GCLK_TEST_IN14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST15->CLK_HROW_CK_GCLK_TEST_IN15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST16->CLK_HROW_CK_GCLK_TEST_IN16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST17->CLK_HROW_CK_GCLK_TEST_IN17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST18->CLK_HROW_CK_GCLK_TEST_IN18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST19->CLK_HROW_CK_GCLK_TEST_IN19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST20->CLK_HROW_CK_GCLK_TEST_IN20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST21->CLK_HROW_CK_GCLK_TEST_IN21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST22->CLK_HROW_CK_GCLK_TEST_IN22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST23->CLK_HROW_CK_GCLK_TEST_IN23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST24->CLK_HROW_CK_GCLK_TEST_IN24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST25->CLK_HROW_CK_GCLK_TEST_IN25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST26->CLK_HROW_CK_GCLK_TEST_IN26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST27->CLK_HROW_CK_GCLK_TEST_IN27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST28->CLK_HROW_CK_GCLK_TEST_IN28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST29->CLK_HROW_CK_GCLK_TEST_IN29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST30->CLK_HROW_CK_GCLK_TEST_IN30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_IN_TEST31->CLK_HROW_CK_GCLK_TEST_IN31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_TEST_IN31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_IN_TEST31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT0->CLK_HROW_CK_GCLK_OUT_TEST0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT1->CLK_HROW_CK_GCLK_OUT_TEST1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT2->CLK_HROW_CK_GCLK_OUT_TEST2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT3->CLK_HROW_CK_GCLK_OUT_TEST3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT4->CLK_HROW_CK_GCLK_OUT_TEST4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT5->CLK_HROW_CK_GCLK_OUT_TEST5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT6->CLK_HROW_CK_GCLK_OUT_TEST6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT7->CLK_HROW_CK_GCLK_OUT_TEST7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT8->CLK_HROW_CK_GCLK_OUT_TEST8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT9->CLK_HROW_CK_GCLK_OUT_TEST9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT10->CLK_HROW_CK_GCLK_OUT_TEST10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT11->CLK_HROW_CK_GCLK_OUT_TEST11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT12->CLK_HROW_CK_GCLK_OUT_TEST12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT13->CLK_HROW_CK_GCLK_OUT_TEST13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT14->CLK_HROW_CK_GCLK_OUT_TEST14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT15->CLK_HROW_CK_GCLK_OUT_TEST15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT16->CLK_HROW_CK_GCLK_OUT_TEST16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT17->CLK_HROW_CK_GCLK_OUT_TEST17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT18->CLK_HROW_CK_GCLK_OUT_TEST18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT19->CLK_HROW_CK_GCLK_OUT_TEST19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT20->CLK_HROW_CK_GCLK_OUT_TEST20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT21->CLK_HROW_CK_GCLK_OUT_TEST21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT22->CLK_HROW_CK_GCLK_OUT_TEST22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT23->CLK_HROW_CK_GCLK_OUT_TEST23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT24->CLK_HROW_CK_GCLK_OUT_TEST24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT25->CLK_HROW_CK_GCLK_OUT_TEST25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT26->CLK_HROW_CK_GCLK_OUT_TEST26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT27->CLK_HROW_CK_GCLK_OUT_TEST27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT28->CLK_HROW_CK_GCLK_OUT_TEST28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT29->CLK_HROW_CK_GCLK_OUT_TEST29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT30->CLK_HROW_CK_GCLK_OUT_TEST30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_GCLK_TEST_OUT31->CLK_HROW_CK_GCLK_OUT_TEST31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_GCLK_OUT_TEST31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_GCLK_TEST_OUT31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L0->>CLK_HROW_CK_BUFHCLK_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L1->>CLK_HROW_CK_BUFHCLK_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L2->>CLK_HROW_CK_BUFHCLK_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L3->>CLK_HROW_CK_BUFHCLK_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L4->>CLK_HROW_CK_BUFHCLK_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L5->>CLK_HROW_CK_BUFHCLK_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L6->>CLK_HROW_CK_BUFHCLK_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L7->>CLK_HROW_CK_BUFHCLK_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L8->>CLK_HROW_CK_BUFHCLK_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L9->>CLK_HROW_CK_BUFHCLK_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L10->>CLK_HROW_CK_BUFHCLK_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_L11->>CLK_HROW_CK_BUFHCLK_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R0->>CLK_HROW_CK_BUFHCLK_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R1->>CLK_HROW_CK_BUFHCLK_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R2->>CLK_HROW_CK_BUFHCLK_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R3->>CLK_HROW_CK_BUFHCLK_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R4->>CLK_HROW_CK_BUFHCLK_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R5->>CLK_HROW_CK_BUFHCLK_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R6->>CLK_HROW_CK_BUFHCLK_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R7->>CLK_HROW_CK_BUFHCLK_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R8->>CLK_HROW_CK_BUFHCLK_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R9->>CLK_HROW_CK_BUFHCLK_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R10->>CLK_HROW_CK_BUFHCLK_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_HCLK_OUT_R11->>CLK_HROW_CK_BUFHCLK_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_HROW_CK_BUFHCLK_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.120",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_HROW_CK_HCLK_OUT_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_0->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_0_1->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_0_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_0->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_INT_1_1->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.155",
                    "0.175",
                    "0.381",
                    "0.425"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_INT_1_1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L0->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L1->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L2->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L3->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L4->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L5->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L6->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L7->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L8->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L9->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L10->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L11->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L12->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L13->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_L13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L_OUT_TEST->CLK_HROW_CK_IN_L_TEST_OUT": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_IN_L_TEST_OUT",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_IN_L_OUT_TEST"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_L_TEST_IN->CLK_HROW_CK_IN_L_IN_TEST": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_IN_L_IN_TEST",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_IN_L_TEST_IN"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R0->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R1->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R2->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R3->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R4->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R5->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R6->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R7->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R8->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R9->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R10->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R11->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R12->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.014",
                    "0.023",
                    "0.298",
                    "0.326"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R13->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.130",
                    "0.135",
                    "0.425",
                    "0.430"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_IN_R13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R_OUT_TEST->CLK_HROW_CK_IN_R_TEST_OUT": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_IN_R_TEST_OUT",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_IN_R_OUT_TEST"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_IN_R_TEST_IN->CLK_HROW_CK_IN_R_IN_TEST": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_IN_R_IN_TEST",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CK_IN_R_TEST_IN"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L0->>CLK_HROW_CK_HCLK_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L1->>CLK_HROW_CK_HCLK_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L2->>CLK_HROW_CK_HCLK_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L3->>CLK_HROW_CK_HCLK_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L4->>CLK_HROW_CK_HCLK_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L5->>CLK_HROW_CK_HCLK_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L6->>CLK_HROW_CK_HCLK_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L7->>CLK_HROW_CK_HCLK_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L8->>CLK_HROW_CK_HCLK_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L9->>CLK_HROW_CK_HCLK_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L10->>CLK_HROW_CK_HCLK_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_L11->>CLK_HROW_CK_HCLK_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_L11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R0->>CLK_HROW_CK_HCLK_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R1->>CLK_HROW_CK_HCLK_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R2->>CLK_HROW_CK_HCLK_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R3->>CLK_HROW_CK_HCLK_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R4->>CLK_HROW_CK_HCLK_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R5->>CLK_HROW_CK_HCLK_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R6->>CLK_HROW_CK_HCLK_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R7->>CLK_HROW_CK_HCLK_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R8->>CLK_HROW_CK_HCLK_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R9->>CLK_HROW_CK_HCLK_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R10->>CLK_HROW_CK_HCLK_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CK_MUX_OUT_R11->>CLK_HROW_CK_HCLK_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_HCLK_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.023",
                    "0.045",
                    "0.066",
                    "0.103"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_CK_MUX_OUT_R11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CLK0_3->CLK_HROW_CK_INT_0_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_INT_0_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CLK0_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CLK0_4->CLK_HROW_CK_INT_1_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_INT_1_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CLK0_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CLK1_3->CLK_HROW_CK_INT_0_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_INT_0_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CLK1_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_CLK1_4->CLK_HROW_CK_INT_1_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CK_INT_1_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_CLK1_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX0_3->CLK_HROW_CE_INT_BOT0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX0_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX0_4->CLK_HROW_CE_INT_TOP0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX0_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX1_3->CLK_HROW_CE_INT_BOT1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX1_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX1_4->CLK_HROW_CE_INT_TOP1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX1_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX2_3->CLK_HROW_CE_INT_BOT2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX2_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX2_4->CLK_HROW_CE_INT_TOP2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX2_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX3_3->CLK_HROW_CE_INT_BOT3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX3_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX3_4->CLK_HROW_CE_INT_TOP3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX3_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX4_3->CLK_HROW_CE_INT_BOT4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX4_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX4_4->CLK_HROW_CE_INT_TOP4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX4_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX5_3->CLK_HROW_CE_INT_BOT5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX5_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX5_4->CLK_HROW_CE_INT_TOP5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX5_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX6_3->CLK_HROW_CE_INT_BOT6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX6_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX6_4->CLK_HROW_CE_INT_TOP6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX6_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX7_3->CLK_HROW_CE_INT_BOT7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX7_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX7_4->CLK_HROW_CE_INT_TOP7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX7_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX8_3->CLK_HROW_CE_INT_BOT8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX8_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX8_4->CLK_HROW_CE_INT_TOP8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX8_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX9_3->CLK_HROW_CE_INT_BOT9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX9_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX9_4->CLK_HROW_CE_INT_TOP9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX9_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX10_3->CLK_HROW_CE_INT_BOT10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX10_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX10_4->CLK_HROW_CE_INT_TOP10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX10_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX11_3->CLK_HROW_CE_INT_BOT11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_BOT11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX11_3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_IMUX11_4->CLK_HROW_CE_INT_TOP11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "CLK_HROW_CE_INT_TOP11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "CLK_HROW_IMUX11_4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK0->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK1->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK2->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK3->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK4->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK5->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK6->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK7->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK8->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK9->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK10->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK11->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK12->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK13->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK14->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK15->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK16->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK17->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK18->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK19->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK20->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK21->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK22->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK23->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK24->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK25->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK26->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK27->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK28->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK29->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK30->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_L11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_L11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_R_CK_GCLK31->>CLK_HROW_CK_MUX_OUT_R11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_CK_MUX_OUT_R11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.122",
                    "0.138",
                    "0.297",
                    "0.331"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_R_CK_GCLK31"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN0->>CLK_HROW_TOP_R_CK_BUFG_CASCO0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN0"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN1->>CLK_HROW_TOP_R_CK_BUFG_CASCO1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN1"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN2->>CLK_HROW_TOP_R_CK_BUFG_CASCO2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN2"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN3->>CLK_HROW_TOP_R_CK_BUFG_CASCO3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN3"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN4->>CLK_HROW_TOP_R_CK_BUFG_CASCO4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN4"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN5->>CLK_HROW_TOP_R_CK_BUFG_CASCO5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN5"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN6->>CLK_HROW_TOP_R_CK_BUFG_CASCO6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN6"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN7->>CLK_HROW_TOP_R_CK_BUFG_CASCO7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN7"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN8->>CLK_HROW_TOP_R_CK_BUFG_CASCO8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN8"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN9->>CLK_HROW_TOP_R_CK_BUFG_CASCO9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN9"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN10->>CLK_HROW_TOP_R_CK_BUFG_CASCO10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN10"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN11->>CLK_HROW_TOP_R_CK_BUFG_CASCO11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN11"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN12->>CLK_HROW_TOP_R_CK_BUFG_CASCO12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN12"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN13->>CLK_HROW_TOP_R_CK_BUFG_CASCO13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN13"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN14->>CLK_HROW_TOP_R_CK_BUFG_CASCO14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN14"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN15->>CLK_HROW_TOP_R_CK_BUFG_CASCO15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN15"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN16->>CLK_HROW_TOP_R_CK_BUFG_CASCO16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO16",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN16"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN17->>CLK_HROW_TOP_R_CK_BUFG_CASCO17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO17",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN17"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN18->>CLK_HROW_TOP_R_CK_BUFG_CASCO18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO18",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN18"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN19->>CLK_HROW_TOP_R_CK_BUFG_CASCO19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO19",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN19"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN20->>CLK_HROW_TOP_R_CK_BUFG_CASCO20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO20",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN20"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN21->>CLK_HROW_TOP_R_CK_BUFG_CASCO21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO21",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN21"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN22->>CLK_HROW_TOP_R_CK_BUFG_CASCO22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO22",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN22"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN23->>CLK_HROW_TOP_R_CK_BUFG_CASCO23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO23",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN23"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN24->>CLK_HROW_TOP_R_CK_BUFG_CASCO24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO24",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN24"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN25->>CLK_HROW_TOP_R_CK_BUFG_CASCO25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO25",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN25"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN26->>CLK_HROW_TOP_R_CK_BUFG_CASCO26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO26",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN26"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN27->>CLK_HROW_TOP_R_CK_BUFG_CASCO27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO27",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN27"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN28->>CLK_HROW_TOP_R_CK_BUFG_CASCO28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO28",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN28"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN29->>CLK_HROW_TOP_R_CK_BUFG_CASCO29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO29",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN29"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN30->>CLK_HROW_TOP_R_CK_BUFG_CASCO30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO30",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN30"
        },
        "CLK_HROW_TOP_R.CLK_HROW_TOP_R_CK_BUFG_CASCIN31->>CLK_HROW_TOP_R_CK_BUFG_CASCO31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCO31",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.197",
                    "0.200",
                    "0.215",
                    "0.237"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_HROW_TOP_R_CK_BUFG_CASCIN31"
        }
    },
    "sites": [
        {
            "name": "X0Y0",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L0"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L0"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L0"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y1",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L1"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L1"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L1"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 1
        },
        {
            "name": "X0Y2",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L2"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L2"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L2"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 2
        },
        {
            "name": "X0Y3",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L3"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L3"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L3"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 3
        },
        {
            "name": "X0Y4",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L4"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L4"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L4"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 4
        },
        {
            "name": "X0Y5",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L5"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L5"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L5"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 5
        },
        {
            "name": "X0Y6",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L6"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L6"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L6"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 6
        },
        {
            "name": "X0Y7",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L7"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L7"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L7"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 7
        },
        {
            "name": "X0Y8",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L8"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L8"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L8"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 8
        },
        {
            "name": "X0Y9",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L9"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L9"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L9"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 9
        },
        {
            "name": "X0Y10",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L10"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L10"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L10"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 10
        },
        {
            "name": "X0Y11",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_L11"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_L11"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_L11"
                }
            },
            "type": "BUFHCE",
            "x_coord": 0,
            "y_coord": 11
        },
        {
            "name": "X1Y0",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R0"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R0"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R0"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 0
        },
        {
            "name": "X1Y1",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R1"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R1"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R1"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 1
        },
        {
            "name": "X1Y2",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R2"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R2"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R2"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 2
        },
        {
            "name": "X1Y3",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R3"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R3"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R3"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 3
        },
        {
            "name": "X1Y4",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R4"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R4"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R4"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 4
        },
        {
            "name": "X1Y5",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R5"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R5"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R5"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 5
        },
        {
            "name": "X1Y6",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R6"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R6"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R6"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 6
        },
        {
            "name": "X1Y7",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R7"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R7"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R7"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 7
        },
        {
            "name": "X1Y8",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R8"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R8"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R8"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 8
        },
        {
            "name": "X1Y9",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R9"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R9"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R9"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 9
        },
        {
            "name": "X1Y10",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R10"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R10"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R10"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 10
        },
        {
            "name": "X1Y11",
            "prefix": "BUFHCE",
            "site_pins": {
                "CE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_BUFHCE_CE_R11"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "CLK_HROW_CK_MUX_OUT_R11"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "CLK_HROW_CK_HCLK_OUT_R11"
                }
            },
            "type": "BUFHCE",
            "x_coord": 1,
            "y_coord": 11
        }
    ],
    "tile_type": "CLK_HROW_TOP_R",
    "wires": {
        "CLK_HROW_BLOCK_OUTS_B0_0": null,
        "CLK_HROW_BLOCK_OUTS_B0_1": null,
        "CLK_HROW_BLOCK_OUTS_B0_2": null,
        "CLK_HROW_BLOCK_OUTS_B0_3": null,
        "CLK_HROW_BLOCK_OUTS_B0_4": null,
        "CLK_HROW_BLOCK_OUTS_B0_5": null,
        "CLK_HROW_BLOCK_OUTS_B0_6": null,
        "CLK_HROW_BLOCK_OUTS_B0_7": null,
        "CLK_HROW_BLOCK_OUTS_B1_0": null,
        "CLK_HROW_BLOCK_OUTS_B1_1": null,
        "CLK_HROW_BLOCK_OUTS_B1_2": null,
        "CLK_HROW_BLOCK_OUTS_B1_3": null,
        "CLK_HROW_BLOCK_OUTS_B1_4": null,
        "CLK_HROW_BLOCK_OUTS_B1_5": null,
        "CLK_HROW_BLOCK_OUTS_B1_6": null,
        "CLK_HROW_BLOCK_OUTS_B1_7": null,
        "CLK_HROW_BLOCK_OUTS_B2_0": null,
        "CLK_HROW_BLOCK_OUTS_B2_1": null,
        "CLK_HROW_BLOCK_OUTS_B2_2": null,
        "CLK_HROW_BLOCK_OUTS_B2_3": null,
        "CLK_HROW_BLOCK_OUTS_B2_4": null,
        "CLK_HROW_BLOCK_OUTS_B2_5": null,
        "CLK_HROW_BLOCK_OUTS_B2_6": null,
        "CLK_HROW_BLOCK_OUTS_B2_7": null,
        "CLK_HROW_BLOCK_OUTS_B3_0": null,
        "CLK_HROW_BLOCK_OUTS_B3_1": null,
        "CLK_HROW_BLOCK_OUTS_B3_2": null,
        "CLK_HROW_BLOCK_OUTS_B3_3": null,
        "CLK_HROW_BLOCK_OUTS_B3_4": null,
        "CLK_HROW_BLOCK_OUTS_B3_5": null,
        "CLK_HROW_BLOCK_OUTS_B3_6": null,
        "CLK_HROW_BLOCK_OUTS_B3_7": null,
        "CLK_HROW_BUFHCE_CE_L0": null,
        "CLK_HROW_BUFHCE_CE_L1": null,
        "CLK_HROW_BUFHCE_CE_L2": null,
        "CLK_HROW_BUFHCE_CE_L3": null,
        "CLK_HROW_BUFHCE_CE_L4": null,
        "CLK_HROW_BUFHCE_CE_L5": null,
        "CLK_HROW_BUFHCE_CE_L6": null,
        "CLK_HROW_BUFHCE_CE_L7": null,
        "CLK_HROW_BUFHCE_CE_L8": null,
        "CLK_HROW_BUFHCE_CE_L9": null,
        "CLK_HROW_BUFHCE_CE_L10": null,
        "CLK_HROW_BUFHCE_CE_L11": null,
        "CLK_HROW_BUFHCE_CE_R0": null,
        "CLK_HROW_BUFHCE_CE_R1": null,
        "CLK_HROW_BUFHCE_CE_R2": null,
        "CLK_HROW_BUFHCE_CE_R3": null,
        "CLK_HROW_BUFHCE_CE_R4": null,
        "CLK_HROW_BUFHCE_CE_R5": null,
        "CLK_HROW_BUFHCE_CE_R6": null,
        "CLK_HROW_BUFHCE_CE_R7": null,
        "CLK_HROW_BUFHCE_CE_R8": null,
        "CLK_HROW_BUFHCE_CE_R9": null,
        "CLK_HROW_BUFHCE_CE_R10": null,
        "CLK_HROW_BUFHCE_CE_R11": null,
        "CLK_HROW_BYP0_0": null,
        "CLK_HROW_BYP0_1": null,
        "CLK_HROW_BYP0_2": null,
        "CLK_HROW_BYP0_3": null,
        "CLK_HROW_BYP0_4": null,
        "CLK_HROW_BYP0_5": null,
        "CLK_HROW_BYP0_6": null,
        "CLK_HROW_BYP0_7": null,
        "CLK_HROW_BYP1_0": null,
        "CLK_HROW_BYP1_1": null,
        "CLK_HROW_BYP1_2": null,
        "CLK_HROW_BYP1_3": null,
        "CLK_HROW_BYP1_4": null,
        "CLK_HROW_BYP1_5": null,
        "CLK_HROW_BYP1_6": null,
        "CLK_HROW_BYP1_7": null,
        "CLK_HROW_BYP2_0": null,
        "CLK_HROW_BYP2_1": null,
        "CLK_HROW_BYP2_2": null,
        "CLK_HROW_BYP2_3": null,
        "CLK_HROW_BYP2_4": null,
        "CLK_HROW_BYP2_5": null,
        "CLK_HROW_BYP2_6": null,
        "CLK_HROW_BYP2_7": null,
        "CLK_HROW_BYP3_0": null,
        "CLK_HROW_BYP3_1": null,
        "CLK_HROW_BYP3_2": null,
        "CLK_HROW_BYP3_3": null,
        "CLK_HROW_BYP3_4": null,
        "CLK_HROW_BYP3_5": null,
        "CLK_HROW_BYP3_6": null,
        "CLK_HROW_BYP3_7": null,
        "CLK_HROW_BYP4_0": null,
        "CLK_HROW_BYP4_1": null,
        "CLK_HROW_BYP4_2": null,
        "CLK_HROW_BYP4_3": null,
        "CLK_HROW_BYP4_4": null,
        "CLK_HROW_BYP4_5": null,
        "CLK_HROW_BYP4_6": null,
        "CLK_HROW_BYP4_7": null,
        "CLK_HROW_BYP5_0": null,
        "CLK_HROW_BYP5_1": null,
        "CLK_HROW_BYP5_2": null,
        "CLK_HROW_BYP5_3": null,
        "CLK_HROW_BYP5_4": null,
        "CLK_HROW_BYP5_5": null,
        "CLK_HROW_BYP5_6": null,
        "CLK_HROW_BYP5_7": null,
        "CLK_HROW_BYP6_0": null,
        "CLK_HROW_BYP6_1": null,
        "CLK_HROW_BYP6_2": null,
        "CLK_HROW_BYP6_3": null,
        "CLK_HROW_BYP6_4": null,
        "CLK_HROW_BYP6_5": null,
        "CLK_HROW_BYP6_6": null,
        "CLK_HROW_BYP6_7": null,
        "CLK_HROW_BYP7_0": null,
        "CLK_HROW_BYP7_1": null,
        "CLK_HROW_BYP7_2": null,
        "CLK_HROW_BYP7_3": null,
        "CLK_HROW_BYP7_4": null,
        "CLK_HROW_BYP7_5": null,
        "CLK_HROW_BYP7_6": null,
        "CLK_HROW_BYP7_7": null,
        "CLK_HROW_CE_INT_BOT0": null,
        "CLK_HROW_CE_INT_BOT1": null,
        "CLK_HROW_CE_INT_BOT2": null,
        "CLK_HROW_CE_INT_BOT3": null,
        "CLK_HROW_CE_INT_BOT4": null,
        "CLK_HROW_CE_INT_BOT5": null,
        "CLK_HROW_CE_INT_BOT6": null,
        "CLK_HROW_CE_INT_BOT7": null,
        "CLK_HROW_CE_INT_BOT8": null,
        "CLK_HROW_CE_INT_BOT9": null,
        "CLK_HROW_CE_INT_BOT10": null,
        "CLK_HROW_CE_INT_BOT11": null,
        "CLK_HROW_CE_INT_TOP0": null,
        "CLK_HROW_CE_INT_TOP1": null,
        "CLK_HROW_CE_INT_TOP2": null,
        "CLK_HROW_CE_INT_TOP3": null,
        "CLK_HROW_CE_INT_TOP4": null,
        "CLK_HROW_CE_INT_TOP5": null,
        "CLK_HROW_CE_INT_TOP6": null,
        "CLK_HROW_CE_INT_TOP7": null,
        "CLK_HROW_CE_INT_TOP8": null,
        "CLK_HROW_CE_INT_TOP9": null,
        "CLK_HROW_CE_INT_TOP10": null,
        "CLK_HROW_CE_INT_TOP11": null,
        "CLK_HROW_CK_BUFHCLK_L0": null,
        "CLK_HROW_CK_BUFHCLK_L1": null,
        "CLK_HROW_CK_BUFHCLK_L2": null,
        "CLK_HROW_CK_BUFHCLK_L3": null,
        "CLK_HROW_CK_BUFHCLK_L4": null,
        "CLK_HROW_CK_BUFHCLK_L5": null,
        "CLK_HROW_CK_BUFHCLK_L6": null,
        "CLK_HROW_CK_BUFHCLK_L7": null,
        "CLK_HROW_CK_BUFHCLK_L8": null,
        "CLK_HROW_CK_BUFHCLK_L9": null,
        "CLK_HROW_CK_BUFHCLK_L10": null,
        "CLK_HROW_CK_BUFHCLK_L11": null,
        "CLK_HROW_CK_BUFHCLK_R0": null,
        "CLK_HROW_CK_BUFHCLK_R1": null,
        "CLK_HROW_CK_BUFHCLK_R2": null,
        "CLK_HROW_CK_BUFHCLK_R3": null,
        "CLK_HROW_CK_BUFHCLK_R4": null,
        "CLK_HROW_CK_BUFHCLK_R5": null,
        "CLK_HROW_CK_BUFHCLK_R6": null,
        "CLK_HROW_CK_BUFHCLK_R7": null,
        "CLK_HROW_CK_BUFHCLK_R8": null,
        "CLK_HROW_CK_BUFHCLK_R9": null,
        "CLK_HROW_CK_BUFHCLK_R10": null,
        "CLK_HROW_CK_BUFHCLK_R11": null,
        "CLK_HROW_CK_BUFRCLK_L0": null,
        "CLK_HROW_CK_BUFRCLK_L1": null,
        "CLK_HROW_CK_BUFRCLK_L2": null,
        "CLK_HROW_CK_BUFRCLK_L3": null,
        "CLK_HROW_CK_BUFRCLK_R0": null,
        "CLK_HROW_CK_BUFRCLK_R1": null,
        "CLK_HROW_CK_BUFRCLK_R2": null,
        "CLK_HROW_CK_BUFRCLK_R3": null,
        "CLK_HROW_CK_GCLK_IN_TEST0": null,
        "CLK_HROW_CK_GCLK_IN_TEST1": null,
        "CLK_HROW_CK_GCLK_IN_TEST2": null,
        "CLK_HROW_CK_GCLK_IN_TEST3": null,
        "CLK_HROW_CK_GCLK_IN_TEST4": null,
        "CLK_HROW_CK_GCLK_IN_TEST5": null,
        "CLK_HROW_CK_GCLK_IN_TEST6": null,
        "CLK_HROW_CK_GCLK_IN_TEST7": null,
        "CLK_HROW_CK_GCLK_IN_TEST8": null,
        "CLK_HROW_CK_GCLK_IN_TEST9": null,
        "CLK_HROW_CK_GCLK_IN_TEST10": null,
        "CLK_HROW_CK_GCLK_IN_TEST11": null,
        "CLK_HROW_CK_GCLK_IN_TEST12": null,
        "CLK_HROW_CK_GCLK_IN_TEST13": null,
        "CLK_HROW_CK_GCLK_IN_TEST14": null,
        "CLK_HROW_CK_GCLK_IN_TEST15": null,
        "CLK_HROW_CK_GCLK_IN_TEST16": null,
        "CLK_HROW_CK_GCLK_IN_TEST17": null,
        "CLK_HROW_CK_GCLK_IN_TEST18": null,
        "CLK_HROW_CK_GCLK_IN_TEST19": null,
        "CLK_HROW_CK_GCLK_IN_TEST20": null,
        "CLK_HROW_CK_GCLK_IN_TEST21": null,
        "CLK_HROW_CK_GCLK_IN_TEST22": null,
        "CLK_HROW_CK_GCLK_IN_TEST23": null,
        "CLK_HROW_CK_GCLK_IN_TEST24": null,
        "CLK_HROW_CK_GCLK_IN_TEST25": null,
        "CLK_HROW_CK_GCLK_IN_TEST26": null,
        "CLK_HROW_CK_GCLK_IN_TEST27": null,
        "CLK_HROW_CK_GCLK_IN_TEST28": null,
        "CLK_HROW_CK_GCLK_IN_TEST29": null,
        "CLK_HROW_CK_GCLK_IN_TEST30": null,
        "CLK_HROW_CK_GCLK_IN_TEST31": null,
        "CLK_HROW_CK_GCLK_OUT_TEST0": null,
        "CLK_HROW_CK_GCLK_OUT_TEST1": null,
        "CLK_HROW_CK_GCLK_OUT_TEST2": null,
        "CLK_HROW_CK_GCLK_OUT_TEST3": null,
        "CLK_HROW_CK_GCLK_OUT_TEST4": null,
        "CLK_HROW_CK_GCLK_OUT_TEST5": null,
        "CLK_HROW_CK_GCLK_OUT_TEST6": null,
        "CLK_HROW_CK_GCLK_OUT_TEST7": null,
        "CLK_HROW_CK_GCLK_OUT_TEST8": null,
        "CLK_HROW_CK_GCLK_OUT_TEST9": null,
        "CLK_HROW_CK_GCLK_OUT_TEST10": null,
        "CLK_HROW_CK_GCLK_OUT_TEST11": null,
        "CLK_HROW_CK_GCLK_OUT_TEST12": null,
        "CLK_HROW_CK_GCLK_OUT_TEST13": null,
        "CLK_HROW_CK_GCLK_OUT_TEST14": null,
        "CLK_HROW_CK_GCLK_OUT_TEST15": null,
        "CLK_HROW_CK_GCLK_OUT_TEST16": null,
        "CLK_HROW_CK_GCLK_OUT_TEST17": null,
        "CLK_HROW_CK_GCLK_OUT_TEST18": null,
        "CLK_HROW_CK_GCLK_OUT_TEST19": null,
        "CLK_HROW_CK_GCLK_OUT_TEST20": null,
        "CLK_HROW_CK_GCLK_OUT_TEST21": null,
        "CLK_HROW_CK_GCLK_OUT_TEST22": null,
        "CLK_HROW_CK_GCLK_OUT_TEST23": null,
        "CLK_HROW_CK_GCLK_OUT_TEST24": null,
        "CLK_HROW_CK_GCLK_OUT_TEST25": null,
        "CLK_HROW_CK_GCLK_OUT_TEST26": null,
        "CLK_HROW_CK_GCLK_OUT_TEST27": null,
        "CLK_HROW_CK_GCLK_OUT_TEST28": null,
        "CLK_HROW_CK_GCLK_OUT_TEST29": null,
        "CLK_HROW_CK_GCLK_OUT_TEST30": null,
        "CLK_HROW_CK_GCLK_OUT_TEST31": null,
        "CLK_HROW_CK_GCLK_TEST0": null,
        "CLK_HROW_CK_GCLK_TEST1": null,
        "CLK_HROW_CK_GCLK_TEST2": null,
        "CLK_HROW_CK_GCLK_TEST3": null,
        "CLK_HROW_CK_GCLK_TEST4": null,
        "CLK_HROW_CK_GCLK_TEST5": null,
        "CLK_HROW_CK_GCLK_TEST6": null,
        "CLK_HROW_CK_GCLK_TEST7": null,
        "CLK_HROW_CK_GCLK_TEST8": null,
        "CLK_HROW_CK_GCLK_TEST9": null,
        "CLK_HROW_CK_GCLK_TEST10": null,
        "CLK_HROW_CK_GCLK_TEST11": null,
        "CLK_HROW_CK_GCLK_TEST12": null,
        "CLK_HROW_CK_GCLK_TEST13": null,
        "CLK_HROW_CK_GCLK_TEST14": null,
        "CLK_HROW_CK_GCLK_TEST15": null,
        "CLK_HROW_CK_GCLK_TEST16": null,
        "CLK_HROW_CK_GCLK_TEST17": null,
        "CLK_HROW_CK_GCLK_TEST18": null,
        "CLK_HROW_CK_GCLK_TEST19": null,
        "CLK_HROW_CK_GCLK_TEST20": null,
        "CLK_HROW_CK_GCLK_TEST21": null,
        "CLK_HROW_CK_GCLK_TEST22": null,
        "CLK_HROW_CK_GCLK_TEST23": null,
        "CLK_HROW_CK_GCLK_TEST24": null,
        "CLK_HROW_CK_GCLK_TEST25": null,
        "CLK_HROW_CK_GCLK_TEST26": null,
        "CLK_HROW_CK_GCLK_TEST27": null,
        "CLK_HROW_CK_GCLK_TEST28": null,
        "CLK_HROW_CK_GCLK_TEST29": null,
        "CLK_HROW_CK_GCLK_TEST30": null,
        "CLK_HROW_CK_GCLK_TEST31": null,
        "CLK_HROW_CK_GCLK_TEST_IN0": null,
        "CLK_HROW_CK_GCLK_TEST_IN1": null,
        "CLK_HROW_CK_GCLK_TEST_IN2": null,
        "CLK_HROW_CK_GCLK_TEST_IN3": null,
        "CLK_HROW_CK_GCLK_TEST_IN4": null,
        "CLK_HROW_CK_GCLK_TEST_IN5": null,
        "CLK_HROW_CK_GCLK_TEST_IN6": null,
        "CLK_HROW_CK_GCLK_TEST_IN7": null,
        "CLK_HROW_CK_GCLK_TEST_IN8": null,
        "CLK_HROW_CK_GCLK_TEST_IN9": null,
        "CLK_HROW_CK_GCLK_TEST_IN10": null,
        "CLK_HROW_CK_GCLK_TEST_IN11": null,
        "CLK_HROW_CK_GCLK_TEST_IN12": null,
        "CLK_HROW_CK_GCLK_TEST_IN13": null,
        "CLK_HROW_CK_GCLK_TEST_IN14": null,
        "CLK_HROW_CK_GCLK_TEST_IN15": null,
        "CLK_HROW_CK_GCLK_TEST_IN16": null,
        "CLK_HROW_CK_GCLK_TEST_IN17": null,
        "CLK_HROW_CK_GCLK_TEST_IN18": null,
        "CLK_HROW_CK_GCLK_TEST_IN19": null,
        "CLK_HROW_CK_GCLK_TEST_IN20": null,
        "CLK_HROW_CK_GCLK_TEST_IN21": null,
        "CLK_HROW_CK_GCLK_TEST_IN22": null,
        "CLK_HROW_CK_GCLK_TEST_IN23": null,
        "CLK_HROW_CK_GCLK_TEST_IN24": null,
        "CLK_HROW_CK_GCLK_TEST_IN25": null,
        "CLK_HROW_CK_GCLK_TEST_IN26": null,
        "CLK_HROW_CK_GCLK_TEST_IN27": null,
        "CLK_HROW_CK_GCLK_TEST_IN28": null,
        "CLK_HROW_CK_GCLK_TEST_IN29": null,
        "CLK_HROW_CK_GCLK_TEST_IN30": null,
        "CLK_HROW_CK_GCLK_TEST_IN31": null,
        "CLK_HROW_CK_GCLK_TEST_OUT0": null,
        "CLK_HROW_CK_GCLK_TEST_OUT1": null,
        "CLK_HROW_CK_GCLK_TEST_OUT2": null,
        "CLK_HROW_CK_GCLK_TEST_OUT3": null,
        "CLK_HROW_CK_GCLK_TEST_OUT4": null,
        "CLK_HROW_CK_GCLK_TEST_OUT5": null,
        "CLK_HROW_CK_GCLK_TEST_OUT6": null,
        "CLK_HROW_CK_GCLK_TEST_OUT7": null,
        "CLK_HROW_CK_GCLK_TEST_OUT8": null,
        "CLK_HROW_CK_GCLK_TEST_OUT9": null,
        "CLK_HROW_CK_GCLK_TEST_OUT10": null,
        "CLK_HROW_CK_GCLK_TEST_OUT11": null,
        "CLK_HROW_CK_GCLK_TEST_OUT12": null,
        "CLK_HROW_CK_GCLK_TEST_OUT13": null,
        "CLK_HROW_CK_GCLK_TEST_OUT14": null,
        "CLK_HROW_CK_GCLK_TEST_OUT15": null,
        "CLK_HROW_CK_GCLK_TEST_OUT16": null,
        "CLK_HROW_CK_GCLK_TEST_OUT17": null,
        "CLK_HROW_CK_GCLK_TEST_OUT18": null,
        "CLK_HROW_CK_GCLK_TEST_OUT19": null,
        "CLK_HROW_CK_GCLK_TEST_OUT20": null,
        "CLK_HROW_CK_GCLK_TEST_OUT21": null,
        "CLK_HROW_CK_GCLK_TEST_OUT22": null,
        "CLK_HROW_CK_GCLK_TEST_OUT23": null,
        "CLK_HROW_CK_GCLK_TEST_OUT24": null,
        "CLK_HROW_CK_GCLK_TEST_OUT25": null,
        "CLK_HROW_CK_GCLK_TEST_OUT26": null,
        "CLK_HROW_CK_GCLK_TEST_OUT27": null,
        "CLK_HROW_CK_GCLK_TEST_OUT28": null,
        "CLK_HROW_CK_GCLK_TEST_OUT29": null,
        "CLK_HROW_CK_GCLK_TEST_OUT30": null,
        "CLK_HROW_CK_GCLK_TEST_OUT31": null,
        "CLK_HROW_CK_HCLK_OUT_L0": null,
        "CLK_HROW_CK_HCLK_OUT_L1": null,
        "CLK_HROW_CK_HCLK_OUT_L2": null,
        "CLK_HROW_CK_HCLK_OUT_L3": null,
        "CLK_HROW_CK_HCLK_OUT_L4": null,
        "CLK_HROW_CK_HCLK_OUT_L5": null,
        "CLK_HROW_CK_HCLK_OUT_L6": null,
        "CLK_HROW_CK_HCLK_OUT_L7": null,
        "CLK_HROW_CK_HCLK_OUT_L8": null,
        "CLK_HROW_CK_HCLK_OUT_L9": null,
        "CLK_HROW_CK_HCLK_OUT_L10": null,
        "CLK_HROW_CK_HCLK_OUT_L11": null,
        "CLK_HROW_CK_HCLK_OUT_R0": null,
        "CLK_HROW_CK_HCLK_OUT_R1": null,
        "CLK_HROW_CK_HCLK_OUT_R2": null,
        "CLK_HROW_CK_HCLK_OUT_R3": null,
        "CLK_HROW_CK_HCLK_OUT_R4": null,
        "CLK_HROW_CK_HCLK_OUT_R5": null,
        "CLK_HROW_CK_HCLK_OUT_R6": null,
        "CLK_HROW_CK_HCLK_OUT_R7": null,
        "CLK_HROW_CK_HCLK_OUT_R8": null,
        "CLK_HROW_CK_HCLK_OUT_R9": null,
        "CLK_HROW_CK_HCLK_OUT_R10": null,
        "CLK_HROW_CK_HCLK_OUT_R11": null,
        "CLK_HROW_CK_INT_0_0": null,
        "CLK_HROW_CK_INT_0_1": null,
        "CLK_HROW_CK_INT_1_0": null,
        "CLK_HROW_CK_INT_1_1": null,
        "CLK_HROW_CK_IN_L0": null,
        "CLK_HROW_CK_IN_L1": null,
        "CLK_HROW_CK_IN_L2": null,
        "CLK_HROW_CK_IN_L3": null,
        "CLK_HROW_CK_IN_L4": null,
        "CLK_HROW_CK_IN_L5": null,
        "CLK_HROW_CK_IN_L6": null,
        "CLK_HROW_CK_IN_L7": null,
        "CLK_HROW_CK_IN_L8": null,
        "CLK_HROW_CK_IN_L9": null,
        "CLK_HROW_CK_IN_L10": null,
        "CLK_HROW_CK_IN_L11": null,
        "CLK_HROW_CK_IN_L12": null,
        "CLK_HROW_CK_IN_L13": null,
        "CLK_HROW_CK_IN_L_IN_TEST": null,
        "CLK_HROW_CK_IN_L_OUT_TEST": null,
        "CLK_HROW_CK_IN_L_TEST_IN": null,
        "CLK_HROW_CK_IN_L_TEST_OUT": null,
        "CLK_HROW_CK_IN_R0": null,
        "CLK_HROW_CK_IN_R1": null,
        "CLK_HROW_CK_IN_R2": null,
        "CLK_HROW_CK_IN_R3": null,
        "CLK_HROW_CK_IN_R4": null,
        "CLK_HROW_CK_IN_R5": null,
        "CLK_HROW_CK_IN_R6": null,
        "CLK_HROW_CK_IN_R7": null,
        "CLK_HROW_CK_IN_R8": null,
        "CLK_HROW_CK_IN_R9": null,
        "CLK_HROW_CK_IN_R10": null,
        "CLK_HROW_CK_IN_R11": null,
        "CLK_HROW_CK_IN_R12": null,
        "CLK_HROW_CK_IN_R13": null,
        "CLK_HROW_CK_IN_R_IN_TEST": null,
        "CLK_HROW_CK_IN_R_OUT_TEST": null,
        "CLK_HROW_CK_IN_R_TEST_IN": null,
        "CLK_HROW_CK_IN_R_TEST_OUT": null,
        "CLK_HROW_CK_MUX_OUT_L0": null,
        "CLK_HROW_CK_MUX_OUT_L1": null,
        "CLK_HROW_CK_MUX_OUT_L2": null,
        "CLK_HROW_CK_MUX_OUT_L3": null,
        "CLK_HROW_CK_MUX_OUT_L4": null,
        "CLK_HROW_CK_MUX_OUT_L5": null,
        "CLK_HROW_CK_MUX_OUT_L6": null,
        "CLK_HROW_CK_MUX_OUT_L7": null,
        "CLK_HROW_CK_MUX_OUT_L8": null,
        "CLK_HROW_CK_MUX_OUT_L9": null,
        "CLK_HROW_CK_MUX_OUT_L10": null,
        "CLK_HROW_CK_MUX_OUT_L11": null,
        "CLK_HROW_CK_MUX_OUT_R0": null,
        "CLK_HROW_CK_MUX_OUT_R1": null,
        "CLK_HROW_CK_MUX_OUT_R2": null,
        "CLK_HROW_CK_MUX_OUT_R3": null,
        "CLK_HROW_CK_MUX_OUT_R4": null,
        "CLK_HROW_CK_MUX_OUT_R5": null,
        "CLK_HROW_CK_MUX_OUT_R6": null,
        "CLK_HROW_CK_MUX_OUT_R7": null,
        "CLK_HROW_CK_MUX_OUT_R8": null,
        "CLK_HROW_CK_MUX_OUT_R9": null,
        "CLK_HROW_CK_MUX_OUT_R10": null,
        "CLK_HROW_CK_MUX_OUT_R11": null,
        "CLK_HROW_CLK0_0": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK0_1": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK0_2": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK0_3": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK0_4": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK0_5": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK0_6": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK0_7": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_0": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_1": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_2": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_3": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_4": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_5": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_6": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_7": {
            "cap": "11.383",
            "res": "0.000"
        },
        "CLK_HROW_CTRL0_0": null,
        "CLK_HROW_CTRL0_1": null,
        "CLK_HROW_CTRL0_2": null,
        "CLK_HROW_CTRL0_3": null,
        "CLK_HROW_CTRL0_4": null,
        "CLK_HROW_CTRL0_5": null,
        "CLK_HROW_CTRL0_6": null,
        "CLK_HROW_CTRL0_7": null,
        "CLK_HROW_CTRL1_0": null,
        "CLK_HROW_CTRL1_1": null,
        "CLK_HROW_CTRL1_2": null,
        "CLK_HROW_CTRL1_3": null,
        "CLK_HROW_CTRL1_4": null,
        "CLK_HROW_CTRL1_5": null,
        "CLK_HROW_CTRL1_6": null,
        "CLK_HROW_CTRL1_7": null,
        "CLK_HROW_EE2A0_0": null,
        "CLK_HROW_EE2A0_1": null,
        "CLK_HROW_EE2A0_2": null,
        "CLK_HROW_EE2A0_3": null,
        "CLK_HROW_EE2A0_4": null,
        "CLK_HROW_EE2A0_5": null,
        "CLK_HROW_EE2A0_6": null,
        "CLK_HROW_EE2A0_7": null,
        "CLK_HROW_EE2A1_0": null,
        "CLK_HROW_EE2A1_1": null,
        "CLK_HROW_EE2A1_2": null,
        "CLK_HROW_EE2A1_3": null,
        "CLK_HROW_EE2A1_4": null,
        "CLK_HROW_EE2A1_5": null,
        "CLK_HROW_EE2A1_6": null,
        "CLK_HROW_EE2A1_7": null,
        "CLK_HROW_EE2A2_0": null,
        "CLK_HROW_EE2A2_1": null,
        "CLK_HROW_EE2A2_2": null,
        "CLK_HROW_EE2A2_3": null,
        "CLK_HROW_EE2A2_4": null,
        "CLK_HROW_EE2A2_5": null,
        "CLK_HROW_EE2A2_6": null,
        "CLK_HROW_EE2A2_7": null,
        "CLK_HROW_EE2A3_0": null,
        "CLK_HROW_EE2A3_1": null,
        "CLK_HROW_EE2A3_2": null,
        "CLK_HROW_EE2A3_3": null,
        "CLK_HROW_EE2A3_4": null,
        "CLK_HROW_EE2A3_5": null,
        "CLK_HROW_EE2A3_6": null,
        "CLK_HROW_EE2A3_7": null,
        "CLK_HROW_EE2BEG0_0": null,
        "CLK_HROW_EE2BEG0_1": null,
        "CLK_HROW_EE2BEG0_2": null,
        "CLK_HROW_EE2BEG0_3": null,
        "CLK_HROW_EE2BEG0_4": null,
        "CLK_HROW_EE2BEG0_5": null,
        "CLK_HROW_EE2BEG0_6": null,
        "CLK_HROW_EE2BEG0_7": null,
        "CLK_HROW_EE2BEG1_0": null,
        "CLK_HROW_EE2BEG1_1": null,
        "CLK_HROW_EE2BEG1_2": null,
        "CLK_HROW_EE2BEG1_3": null,
        "CLK_HROW_EE2BEG1_4": null,
        "CLK_HROW_EE2BEG1_5": null,
        "CLK_HROW_EE2BEG1_6": null,
        "CLK_HROW_EE2BEG1_7": null,
        "CLK_HROW_EE2BEG2_0": null,
        "CLK_HROW_EE2BEG2_1": null,
        "CLK_HROW_EE2BEG2_2": null,
        "CLK_HROW_EE2BEG2_3": null,
        "CLK_HROW_EE2BEG2_4": null,
        "CLK_HROW_EE2BEG2_5": null,
        "CLK_HROW_EE2BEG2_6": null,
        "CLK_HROW_EE2BEG2_7": null,
        "CLK_HROW_EE2BEG3_0": null,
        "CLK_HROW_EE2BEG3_1": null,
        "CLK_HROW_EE2BEG3_2": null,
        "CLK_HROW_EE2BEG3_3": null,
        "CLK_HROW_EE2BEG3_4": null,
        "CLK_HROW_EE2BEG3_5": null,
        "CLK_HROW_EE2BEG3_6": null,
        "CLK_HROW_EE2BEG3_7": null,
        "CLK_HROW_EE4A0_0": null,
        "CLK_HROW_EE4A0_1": null,
        "CLK_HROW_EE4A0_2": null,
        "CLK_HROW_EE4A0_3": null,
        "CLK_HROW_EE4A0_4": null,
        "CLK_HROW_EE4A0_5": null,
        "CLK_HROW_EE4A0_6": null,
        "CLK_HROW_EE4A0_7": null,
        "CLK_HROW_EE4A1_0": null,
        "CLK_HROW_EE4A1_1": null,
        "CLK_HROW_EE4A1_2": null,
        "CLK_HROW_EE4A1_3": null,
        "CLK_HROW_EE4A1_4": null,
        "CLK_HROW_EE4A1_5": null,
        "CLK_HROW_EE4A1_6": null,
        "CLK_HROW_EE4A1_7": null,
        "CLK_HROW_EE4A2_0": null,
        "CLK_HROW_EE4A2_1": null,
        "CLK_HROW_EE4A2_2": null,
        "CLK_HROW_EE4A2_3": null,
        "CLK_HROW_EE4A2_4": null,
        "CLK_HROW_EE4A2_5": null,
        "CLK_HROW_EE4A2_6": null,
        "CLK_HROW_EE4A2_7": null,
        "CLK_HROW_EE4A3_0": null,
        "CLK_HROW_EE4A3_1": null,
        "CLK_HROW_EE4A3_2": null,
        "CLK_HROW_EE4A3_3": null,
        "CLK_HROW_EE4A3_4": null,
        "CLK_HROW_EE4A3_5": null,
        "CLK_HROW_EE4A3_6": null,
        "CLK_HROW_EE4A3_7": null,
        "CLK_HROW_EE4B0_0": null,
        "CLK_HROW_EE4B0_1": null,
        "CLK_HROW_EE4B0_2": null,
        "CLK_HROW_EE4B0_3": null,
        "CLK_HROW_EE4B0_4": null,
        "CLK_HROW_EE4B0_5": null,
        "CLK_HROW_EE4B0_6": null,
        "CLK_HROW_EE4B0_7": null,
        "CLK_HROW_EE4B1_0": null,
        "CLK_HROW_EE4B1_1": null,
        "CLK_HROW_EE4B1_2": null,
        "CLK_HROW_EE4B1_3": null,
        "CLK_HROW_EE4B1_4": null,
        "CLK_HROW_EE4B1_5": null,
        "CLK_HROW_EE4B1_6": null,
        "CLK_HROW_EE4B1_7": null,
        "CLK_HROW_EE4B2_0": null,
        "CLK_HROW_EE4B2_1": null,
        "CLK_HROW_EE4B2_2": null,
        "CLK_HROW_EE4B2_3": null,
        "CLK_HROW_EE4B2_4": null,
        "CLK_HROW_EE4B2_5": null,
        "CLK_HROW_EE4B2_6": null,
        "CLK_HROW_EE4B2_7": null,
        "CLK_HROW_EE4B3_0": null,
        "CLK_HROW_EE4B3_1": null,
        "CLK_HROW_EE4B3_2": null,
        "CLK_HROW_EE4B3_3": null,
        "CLK_HROW_EE4B3_4": null,
        "CLK_HROW_EE4B3_5": null,
        "CLK_HROW_EE4B3_6": null,
        "CLK_HROW_EE4B3_7": null,
        "CLK_HROW_EE4BEG0_0": null,
        "CLK_HROW_EE4BEG0_1": null,
        "CLK_HROW_EE4BEG0_2": null,
        "CLK_HROW_EE4BEG0_3": null,
        "CLK_HROW_EE4BEG0_4": null,
        "CLK_HROW_EE4BEG0_5": null,
        "CLK_HROW_EE4BEG0_6": null,
        "CLK_HROW_EE4BEG0_7": null,
        "CLK_HROW_EE4BEG1_0": null,
        "CLK_HROW_EE4BEG1_1": null,
        "CLK_HROW_EE4BEG1_2": null,
        "CLK_HROW_EE4BEG1_3": null,
        "CLK_HROW_EE4BEG1_4": null,
        "CLK_HROW_EE4BEG1_5": null,
        "CLK_HROW_EE4BEG1_6": null,
        "CLK_HROW_EE4BEG1_7": null,
        "CLK_HROW_EE4BEG2_0": null,
        "CLK_HROW_EE4BEG2_1": null,
        "CLK_HROW_EE4BEG2_2": null,
        "CLK_HROW_EE4BEG2_3": null,
        "CLK_HROW_EE4BEG2_4": null,
        "CLK_HROW_EE4BEG2_5": null,
        "CLK_HROW_EE4BEG2_6": null,
        "CLK_HROW_EE4BEG2_7": null,
        "CLK_HROW_EE4BEG3_0": null,
        "CLK_HROW_EE4BEG3_1": null,
        "CLK_HROW_EE4BEG3_2": null,
        "CLK_HROW_EE4BEG3_3": null,
        "CLK_HROW_EE4BEG3_4": null,
        "CLK_HROW_EE4BEG3_5": null,
        "CLK_HROW_EE4BEG3_6": null,
        "CLK_HROW_EE4BEG3_7": null,
        "CLK_HROW_EE4C0_0": null,
        "CLK_HROW_EE4C0_1": null,
        "CLK_HROW_EE4C0_2": null,
        "CLK_HROW_EE4C0_3": null,
        "CLK_HROW_EE4C0_4": null,
        "CLK_HROW_EE4C0_5": null,
        "CLK_HROW_EE4C0_6": null,
        "CLK_HROW_EE4C0_7": null,
        "CLK_HROW_EE4C1_0": null,
        "CLK_HROW_EE4C1_1": null,
        "CLK_HROW_EE4C1_2": null,
        "CLK_HROW_EE4C1_3": null,
        "CLK_HROW_EE4C1_4": null,
        "CLK_HROW_EE4C1_5": null,
        "CLK_HROW_EE4C1_6": null,
        "CLK_HROW_EE4C1_7": null,
        "CLK_HROW_EE4C2_0": null,
        "CLK_HROW_EE4C2_1": null,
        "CLK_HROW_EE4C2_2": null,
        "CLK_HROW_EE4C2_3": null,
        "CLK_HROW_EE4C2_4": null,
        "CLK_HROW_EE4C2_5": null,
        "CLK_HROW_EE4C2_6": null,
        "CLK_HROW_EE4C2_7": null,
        "CLK_HROW_EE4C3_0": null,
        "CLK_HROW_EE4C3_1": null,
        "CLK_HROW_EE4C3_2": null,
        "CLK_HROW_EE4C3_3": null,
        "CLK_HROW_EE4C3_4": null,
        "CLK_HROW_EE4C3_5": null,
        "CLK_HROW_EE4C3_6": null,
        "CLK_HROW_EE4C3_7": null,
        "CLK_HROW_EL1BEG0_0": null,
        "CLK_HROW_EL1BEG0_1": null,
        "CLK_HROW_EL1BEG0_2": null,
        "CLK_HROW_EL1BEG0_3": null,
        "CLK_HROW_EL1BEG0_4": null,
        "CLK_HROW_EL1BEG0_5": null,
        "CLK_HROW_EL1BEG0_6": null,
        "CLK_HROW_EL1BEG0_7": null,
        "CLK_HROW_EL1BEG1_0": null,
        "CLK_HROW_EL1BEG1_1": null,
        "CLK_HROW_EL1BEG1_2": null,
        "CLK_HROW_EL1BEG1_3": null,
        "CLK_HROW_EL1BEG1_4": null,
        "CLK_HROW_EL1BEG1_5": null,
        "CLK_HROW_EL1BEG1_6": null,
        "CLK_HROW_EL1BEG1_7": null,
        "CLK_HROW_EL1BEG2_0": null,
        "CLK_HROW_EL1BEG2_1": null,
        "CLK_HROW_EL1BEG2_2": null,
        "CLK_HROW_EL1BEG2_3": null,
        "CLK_HROW_EL1BEG2_4": null,
        "CLK_HROW_EL1BEG2_5": null,
        "CLK_HROW_EL1BEG2_6": null,
        "CLK_HROW_EL1BEG2_7": null,
        "CLK_HROW_EL1BEG3_0": null,
        "CLK_HROW_EL1BEG3_1": null,
        "CLK_HROW_EL1BEG3_2": null,
        "CLK_HROW_EL1BEG3_3": null,
        "CLK_HROW_EL1BEG3_4": null,
        "CLK_HROW_EL1BEG3_5": null,
        "CLK_HROW_EL1BEG3_6": null,
        "CLK_HROW_EL1BEG3_7": null,
        "CLK_HROW_ER1BEG0_0": null,
        "CLK_HROW_ER1BEG0_1": null,
        "CLK_HROW_ER1BEG0_2": null,
        "CLK_HROW_ER1BEG0_3": null,
        "CLK_HROW_ER1BEG0_4": null,
        "CLK_HROW_ER1BEG0_5": null,
        "CLK_HROW_ER1BEG0_6": null,
        "CLK_HROW_ER1BEG0_7": null,
        "CLK_HROW_ER1BEG1_0": null,
        "CLK_HROW_ER1BEG1_1": null,
        "CLK_HROW_ER1BEG1_2": null,
        "CLK_HROW_ER1BEG1_3": null,
        "CLK_HROW_ER1BEG1_4": null,
        "CLK_HROW_ER1BEG1_5": null,
        "CLK_HROW_ER1BEG1_6": null,
        "CLK_HROW_ER1BEG1_7": null,
        "CLK_HROW_ER1BEG2_0": null,
        "CLK_HROW_ER1BEG2_1": null,
        "CLK_HROW_ER1BEG2_2": null,
        "CLK_HROW_ER1BEG2_3": null,
        "CLK_HROW_ER1BEG2_4": null,
        "CLK_HROW_ER1BEG2_5": null,
        "CLK_HROW_ER1BEG2_6": null,
        "CLK_HROW_ER1BEG2_7": null,
        "CLK_HROW_ER1BEG3_0": null,
        "CLK_HROW_ER1BEG3_1": null,
        "CLK_HROW_ER1BEG3_2": null,
        "CLK_HROW_ER1BEG3_3": null,
        "CLK_HROW_ER1BEG3_4": null,
        "CLK_HROW_ER1BEG3_5": null,
        "CLK_HROW_ER1BEG3_6": null,
        "CLK_HROW_ER1BEG3_7": null,
        "CLK_HROW_FAN0_0": null,
        "CLK_HROW_FAN0_1": null,
        "CLK_HROW_FAN0_2": null,
        "CLK_HROW_FAN0_3": null,
        "CLK_HROW_FAN0_4": null,
        "CLK_HROW_FAN0_5": null,
        "CLK_HROW_FAN0_6": null,
        "CLK_HROW_FAN0_7": null,
        "CLK_HROW_FAN1_0": null,
        "CLK_HROW_FAN1_1": null,
        "CLK_HROW_FAN1_2": null,
        "CLK_HROW_FAN1_3": null,
        "CLK_HROW_FAN1_4": null,
        "CLK_HROW_FAN1_5": null,
        "CLK_HROW_FAN1_6": null,
        "CLK_HROW_FAN1_7": null,
        "CLK_HROW_FAN2_0": null,
        "CLK_HROW_FAN2_1": null,
        "CLK_HROW_FAN2_2": null,
        "CLK_HROW_FAN2_3": null,
        "CLK_HROW_FAN2_4": null,
        "CLK_HROW_FAN2_5": null,
        "CLK_HROW_FAN2_6": null,
        "CLK_HROW_FAN2_7": null,
        "CLK_HROW_FAN3_0": null,
        "CLK_HROW_FAN3_1": null,
        "CLK_HROW_FAN3_2": null,
        "CLK_HROW_FAN3_3": null,
        "CLK_HROW_FAN3_4": null,
        "CLK_HROW_FAN3_5": null,
        "CLK_HROW_FAN3_6": null,
        "CLK_HROW_FAN3_7": null,
        "CLK_HROW_FAN4_0": null,
        "CLK_HROW_FAN4_1": null,
        "CLK_HROW_FAN4_2": null,
        "CLK_HROW_FAN4_3": null,
        "CLK_HROW_FAN4_4": null,
        "CLK_HROW_FAN4_5": null,
        "CLK_HROW_FAN4_6": null,
        "CLK_HROW_FAN4_7": null,
        "CLK_HROW_FAN5_0": null,
        "CLK_HROW_FAN5_1": null,
        "CLK_HROW_FAN5_2": null,
        "CLK_HROW_FAN5_3": null,
        "CLK_HROW_FAN5_4": null,
        "CLK_HROW_FAN5_5": null,
        "CLK_HROW_FAN5_6": null,
        "CLK_HROW_FAN5_7": null,
        "CLK_HROW_FAN6_0": null,
        "CLK_HROW_FAN6_1": null,
        "CLK_HROW_FAN6_2": null,
        "CLK_HROW_FAN6_3": null,
        "CLK_HROW_FAN6_4": null,
        "CLK_HROW_FAN6_5": null,
        "CLK_HROW_FAN6_6": null,
        "CLK_HROW_FAN6_7": null,
        "CLK_HROW_FAN7_0": null,
        "CLK_HROW_FAN7_1": null,
        "CLK_HROW_FAN7_2": null,
        "CLK_HROW_FAN7_3": null,
        "CLK_HROW_FAN7_4": null,
        "CLK_HROW_FAN7_5": null,
        "CLK_HROW_FAN7_6": null,
        "CLK_HROW_FAN7_7": null,
        "CLK_HROW_IMUX0_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX0_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX0_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX0_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX0_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX0_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX0_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX0_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX1_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX1_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX1_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX1_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX1_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX1_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX1_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX1_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX2_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX2_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX2_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX2_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX2_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX2_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX2_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX2_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX3_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX3_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX3_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX3_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX3_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX3_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX3_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX3_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX4_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX4_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX4_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX4_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX4_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX4_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX4_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX4_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX5_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX5_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX5_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX5_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX5_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX5_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX5_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX5_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX6_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX6_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX6_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX6_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX6_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX6_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX6_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX6_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX7_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX7_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX7_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX7_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX7_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX7_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX7_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX7_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX8_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX8_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX8_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX8_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX8_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX8_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX8_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX8_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX9_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX9_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX9_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX9_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX9_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX9_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX9_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX9_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX10_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX10_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX10_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX10_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX10_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX10_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX10_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX10_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX11_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX11_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX11_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX11_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX11_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX11_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX11_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX11_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX12_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX12_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX12_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX12_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX12_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX12_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX12_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX12_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX13_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX13_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX13_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX13_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX13_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX13_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX13_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX13_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX14_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX14_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX14_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX14_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX14_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX14_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX14_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX14_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX15_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX15_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX15_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX15_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX15_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX15_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX15_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX15_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX16_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX16_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX16_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX16_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX16_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX16_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX16_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX16_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX17_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX17_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX17_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX17_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX17_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX17_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX17_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX17_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX18_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX18_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX18_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX18_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX18_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX18_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX18_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX18_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX19_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX19_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX19_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX19_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX19_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX19_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX19_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX19_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX20_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX20_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX20_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX20_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX20_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX20_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX20_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX20_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX21_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX21_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX21_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX21_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX21_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX21_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX21_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX21_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX22_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX22_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX22_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX22_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX22_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX22_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX22_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX22_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX23_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX23_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX23_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX23_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX23_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX23_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX23_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX23_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX24_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX24_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX24_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX24_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX24_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX24_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX24_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX24_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX25_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX25_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX25_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX25_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX25_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX25_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX25_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX25_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX26_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX26_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX26_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX26_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX26_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX26_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX26_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX26_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX27_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX27_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX27_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX27_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX27_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX27_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX27_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX27_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX28_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX28_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX28_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX28_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX28_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX28_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX28_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX28_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX29_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX29_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX29_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX29_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX29_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX29_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX29_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX29_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX30_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX30_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX30_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX30_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX30_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX30_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX30_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX30_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX31_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX31_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX31_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX31_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX31_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX31_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX31_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX31_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX32_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX32_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX32_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX32_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX32_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX32_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX32_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX32_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX33_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX33_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX33_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX33_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX33_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX33_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX33_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX33_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX34_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX34_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX34_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX34_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX34_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX34_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX34_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX34_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX35_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX35_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX35_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX35_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX35_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX35_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX35_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX35_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX36_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX36_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX36_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX36_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX36_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX36_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX36_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX36_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX37_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX37_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX37_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX37_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX37_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX37_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX37_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX37_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX38_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX38_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX38_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX38_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX38_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX38_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX38_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX38_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX39_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX39_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX39_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX39_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX39_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX39_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX39_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX39_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX40_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX40_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX40_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX40_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX40_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX40_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX40_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX40_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX41_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX41_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX41_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX41_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX41_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX41_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX41_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX41_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX42_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX42_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX42_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX42_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX42_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX42_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX42_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX42_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX43_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX43_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX43_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX43_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX43_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX43_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX43_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX43_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX44_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX44_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX44_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX44_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX44_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX44_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX44_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX44_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX45_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX45_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX45_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX45_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX45_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX45_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX45_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX45_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX46_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX46_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX46_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX46_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX46_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX46_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX46_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX46_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX47_0": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX47_1": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX47_2": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX47_3": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX47_4": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX47_5": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX47_6": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_IMUX47_7": {
            "cap": "15.746",
            "res": "0.000"
        },
        "CLK_HROW_LH1_0": null,
        "CLK_HROW_LH1_1": null,
        "CLK_HROW_LH1_2": null,
        "CLK_HROW_LH1_3": null,
        "CLK_HROW_LH1_4": null,
        "CLK_HROW_LH1_5": null,
        "CLK_HROW_LH1_6": null,
        "CLK_HROW_LH1_7": null,
        "CLK_HROW_LH2_0": null,
        "CLK_HROW_LH2_1": null,
        "CLK_HROW_LH2_2": null,
        "CLK_HROW_LH2_3": null,
        "CLK_HROW_LH2_4": null,
        "CLK_HROW_LH2_5": null,
        "CLK_HROW_LH2_6": null,
        "CLK_HROW_LH2_7": null,
        "CLK_HROW_LH3_0": null,
        "CLK_HROW_LH3_1": null,
        "CLK_HROW_LH3_2": null,
        "CLK_HROW_LH3_3": null,
        "CLK_HROW_LH3_4": null,
        "CLK_HROW_LH3_5": null,
        "CLK_HROW_LH3_6": null,
        "CLK_HROW_LH3_7": null,
        "CLK_HROW_LH4_0": null,
        "CLK_HROW_LH4_1": null,
        "CLK_HROW_LH4_2": null,
        "CLK_HROW_LH4_3": null,
        "CLK_HROW_LH4_4": null,
        "CLK_HROW_LH4_5": null,
        "CLK_HROW_LH4_6": null,
        "CLK_HROW_LH4_7": null,
        "CLK_HROW_LH5_0": null,
        "CLK_HROW_LH5_1": null,
        "CLK_HROW_LH5_2": null,
        "CLK_HROW_LH5_3": null,
        "CLK_HROW_LH5_4": null,
        "CLK_HROW_LH5_5": null,
        "CLK_HROW_LH5_6": null,
        "CLK_HROW_LH5_7": null,
        "CLK_HROW_LH6_0": null,
        "CLK_HROW_LH6_1": null,
        "CLK_HROW_LH6_2": null,
        "CLK_HROW_LH6_3": null,
        "CLK_HROW_LH6_4": null,
        "CLK_HROW_LH6_5": null,
        "CLK_HROW_LH6_6": null,
        "CLK_HROW_LH6_7": null,
        "CLK_HROW_LH7_0": null,
        "CLK_HROW_LH7_1": null,
        "CLK_HROW_LH7_2": null,
        "CLK_HROW_LH7_3": null,
        "CLK_HROW_LH7_4": null,
        "CLK_HROW_LH7_5": null,
        "CLK_HROW_LH7_6": null,
        "CLK_HROW_LH7_7": null,
        "CLK_HROW_LH8_0": null,
        "CLK_HROW_LH8_1": null,
        "CLK_HROW_LH8_2": null,
        "CLK_HROW_LH8_3": null,
        "CLK_HROW_LH8_4": null,
        "CLK_HROW_LH8_5": null,
        "CLK_HROW_LH8_6": null,
        "CLK_HROW_LH8_7": null,
        "CLK_HROW_LH9_0": null,
        "CLK_HROW_LH9_1": null,
        "CLK_HROW_LH9_2": null,
        "CLK_HROW_LH9_3": null,
        "CLK_HROW_LH9_4": null,
        "CLK_HROW_LH9_5": null,
        "CLK_HROW_LH9_6": null,
        "CLK_HROW_LH9_7": null,
        "CLK_HROW_LH10_0": null,
        "CLK_HROW_LH10_1": null,
        "CLK_HROW_LH10_2": null,
        "CLK_HROW_LH10_3": null,
        "CLK_HROW_LH10_4": null,
        "CLK_HROW_LH10_5": null,
        "CLK_HROW_LH10_6": null,
        "CLK_HROW_LH10_7": null,
        "CLK_HROW_LH11_0": null,
        "CLK_HROW_LH11_1": null,
        "CLK_HROW_LH11_2": null,
        "CLK_HROW_LH11_3": null,
        "CLK_HROW_LH11_4": null,
        "CLK_HROW_LH11_5": null,
        "CLK_HROW_LH11_6": null,
        "CLK_HROW_LH11_7": null,
        "CLK_HROW_LH12_0": null,
        "CLK_HROW_LH12_1": null,
        "CLK_HROW_LH12_2": null,
        "CLK_HROW_LH12_3": null,
        "CLK_HROW_LH12_4": null,
        "CLK_HROW_LH12_5": null,
        "CLK_HROW_LH12_6": null,
        "CLK_HROW_LH12_7": null,
        "CLK_HROW_LOGIC_OUTS_B0_0": null,
        "CLK_HROW_LOGIC_OUTS_B0_1": null,
        "CLK_HROW_LOGIC_OUTS_B0_2": null,
        "CLK_HROW_LOGIC_OUTS_B0_3": null,
        "CLK_HROW_LOGIC_OUTS_B0_4": null,
        "CLK_HROW_LOGIC_OUTS_B0_5": null,
        "CLK_HROW_LOGIC_OUTS_B0_6": null,
        "CLK_HROW_LOGIC_OUTS_B0_7": null,
        "CLK_HROW_LOGIC_OUTS_B1_0": null,
        "CLK_HROW_LOGIC_OUTS_B1_1": null,
        "CLK_HROW_LOGIC_OUTS_B1_2": null,
        "CLK_HROW_LOGIC_OUTS_B1_3": null,
        "CLK_HROW_LOGIC_OUTS_B1_4": null,
        "CLK_HROW_LOGIC_OUTS_B1_5": null,
        "CLK_HROW_LOGIC_OUTS_B1_6": null,
        "CLK_HROW_LOGIC_OUTS_B1_7": null,
        "CLK_HROW_LOGIC_OUTS_B2_0": null,
        "CLK_HROW_LOGIC_OUTS_B2_1": null,
        "CLK_HROW_LOGIC_OUTS_B2_2": null,
        "CLK_HROW_LOGIC_OUTS_B2_3": null,
        "CLK_HROW_LOGIC_OUTS_B2_4": null,
        "CLK_HROW_LOGIC_OUTS_B2_5": null,
        "CLK_HROW_LOGIC_OUTS_B2_6": null,
        "CLK_HROW_LOGIC_OUTS_B2_7": null,
        "CLK_HROW_LOGIC_OUTS_B3_0": null,
        "CLK_HROW_LOGIC_OUTS_B3_1": null,
        "CLK_HROW_LOGIC_OUTS_B3_2": null,
        "CLK_HROW_LOGIC_OUTS_B3_3": null,
        "CLK_HROW_LOGIC_OUTS_B3_4": null,
        "CLK_HROW_LOGIC_OUTS_B3_5": null,
        "CLK_HROW_LOGIC_OUTS_B3_6": null,
        "CLK_HROW_LOGIC_OUTS_B3_7": null,
        "CLK_HROW_LOGIC_OUTS_B4_0": null,
        "CLK_HROW_LOGIC_OUTS_B4_1": null,
        "CLK_HROW_LOGIC_OUTS_B4_2": null,
        "CLK_HROW_LOGIC_OUTS_B4_3": null,
        "CLK_HROW_LOGIC_OUTS_B4_4": null,
        "CLK_HROW_LOGIC_OUTS_B4_5": null,
        "CLK_HROW_LOGIC_OUTS_B4_6": null,
        "CLK_HROW_LOGIC_OUTS_B4_7": null,
        "CLK_HROW_LOGIC_OUTS_B5_0": null,
        "CLK_HROW_LOGIC_OUTS_B5_1": null,
        "CLK_HROW_LOGIC_OUTS_B5_2": null,
        "CLK_HROW_LOGIC_OUTS_B5_3": null,
        "CLK_HROW_LOGIC_OUTS_B5_4": null,
        "CLK_HROW_LOGIC_OUTS_B5_5": null,
        "CLK_HROW_LOGIC_OUTS_B5_6": null,
        "CLK_HROW_LOGIC_OUTS_B5_7": null,
        "CLK_HROW_LOGIC_OUTS_B6_0": null,
        "CLK_HROW_LOGIC_OUTS_B6_1": null,
        "CLK_HROW_LOGIC_OUTS_B6_2": null,
        "CLK_HROW_LOGIC_OUTS_B6_3": null,
        "CLK_HROW_LOGIC_OUTS_B6_4": null,
        "CLK_HROW_LOGIC_OUTS_B6_5": null,
        "CLK_HROW_LOGIC_OUTS_B6_6": null,
        "CLK_HROW_LOGIC_OUTS_B6_7": null,
        "CLK_HROW_LOGIC_OUTS_B7_0": null,
        "CLK_HROW_LOGIC_OUTS_B7_1": null,
        "CLK_HROW_LOGIC_OUTS_B7_2": null,
        "CLK_HROW_LOGIC_OUTS_B7_3": null,
        "CLK_HROW_LOGIC_OUTS_B7_4": null,
        "CLK_HROW_LOGIC_OUTS_B7_5": null,
        "CLK_HROW_LOGIC_OUTS_B7_6": null,
        "CLK_HROW_LOGIC_OUTS_B7_7": null,
        "CLK_HROW_LOGIC_OUTS_B8_0": null,
        "CLK_HROW_LOGIC_OUTS_B8_1": null,
        "CLK_HROW_LOGIC_OUTS_B8_2": null,
        "CLK_HROW_LOGIC_OUTS_B8_3": null,
        "CLK_HROW_LOGIC_OUTS_B8_4": null,
        "CLK_HROW_LOGIC_OUTS_B8_5": null,
        "CLK_HROW_LOGIC_OUTS_B8_6": null,
        "CLK_HROW_LOGIC_OUTS_B8_7": null,
        "CLK_HROW_LOGIC_OUTS_B9_0": null,
        "CLK_HROW_LOGIC_OUTS_B9_1": null,
        "CLK_HROW_LOGIC_OUTS_B9_2": null,
        "CLK_HROW_LOGIC_OUTS_B9_3": null,
        "CLK_HROW_LOGIC_OUTS_B9_4": null,
        "CLK_HROW_LOGIC_OUTS_B9_5": null,
        "CLK_HROW_LOGIC_OUTS_B9_6": null,
        "CLK_HROW_LOGIC_OUTS_B9_7": null,
        "CLK_HROW_LOGIC_OUTS_B10_0": null,
        "CLK_HROW_LOGIC_OUTS_B10_1": null,
        "CLK_HROW_LOGIC_OUTS_B10_2": null,
        "CLK_HROW_LOGIC_OUTS_B10_3": null,
        "CLK_HROW_LOGIC_OUTS_B10_4": null,
        "CLK_HROW_LOGIC_OUTS_B10_5": null,
        "CLK_HROW_LOGIC_OUTS_B10_6": null,
        "CLK_HROW_LOGIC_OUTS_B10_7": null,
        "CLK_HROW_LOGIC_OUTS_B11_0": null,
        "CLK_HROW_LOGIC_OUTS_B11_1": null,
        "CLK_HROW_LOGIC_OUTS_B11_2": null,
        "CLK_HROW_LOGIC_OUTS_B11_3": null,
        "CLK_HROW_LOGIC_OUTS_B11_4": null,
        "CLK_HROW_LOGIC_OUTS_B11_5": null,
        "CLK_HROW_LOGIC_OUTS_B11_6": null,
        "CLK_HROW_LOGIC_OUTS_B11_7": null,
        "CLK_HROW_LOGIC_OUTS_B12_0": null,
        "CLK_HROW_LOGIC_OUTS_B12_1": null,
        "CLK_HROW_LOGIC_OUTS_B12_2": null,
        "CLK_HROW_LOGIC_OUTS_B12_3": null,
        "CLK_HROW_LOGIC_OUTS_B12_4": null,
        "CLK_HROW_LOGIC_OUTS_B12_5": null,
        "CLK_HROW_LOGIC_OUTS_B12_6": null,
        "CLK_HROW_LOGIC_OUTS_B12_7": null,
        "CLK_HROW_LOGIC_OUTS_B13_0": null,
        "CLK_HROW_LOGIC_OUTS_B13_1": null,
        "CLK_HROW_LOGIC_OUTS_B13_2": null,
        "CLK_HROW_LOGIC_OUTS_B13_3": null,
        "CLK_HROW_LOGIC_OUTS_B13_4": null,
        "CLK_HROW_LOGIC_OUTS_B13_5": null,
        "CLK_HROW_LOGIC_OUTS_B13_6": null,
        "CLK_HROW_LOGIC_OUTS_B13_7": null,
        "CLK_HROW_LOGIC_OUTS_B14_0": null,
        "CLK_HROW_LOGIC_OUTS_B14_1": null,
        "CLK_HROW_LOGIC_OUTS_B14_2": null,
        "CLK_HROW_LOGIC_OUTS_B14_3": null,
        "CLK_HROW_LOGIC_OUTS_B14_4": null,
        "CLK_HROW_LOGIC_OUTS_B14_5": null,
        "CLK_HROW_LOGIC_OUTS_B14_6": null,
        "CLK_HROW_LOGIC_OUTS_B14_7": null,
        "CLK_HROW_LOGIC_OUTS_B15_0": null,
        "CLK_HROW_LOGIC_OUTS_B15_1": null,
        "CLK_HROW_LOGIC_OUTS_B15_2": null,
        "CLK_HROW_LOGIC_OUTS_B15_3": null,
        "CLK_HROW_LOGIC_OUTS_B15_4": null,
        "CLK_HROW_LOGIC_OUTS_B15_5": null,
        "CLK_HROW_LOGIC_OUTS_B15_6": null,
        "CLK_HROW_LOGIC_OUTS_B15_7": null,
        "CLK_HROW_LOGIC_OUTS_B16_0": null,
        "CLK_HROW_LOGIC_OUTS_B16_1": null,
        "CLK_HROW_LOGIC_OUTS_B16_2": null,
        "CLK_HROW_LOGIC_OUTS_B16_3": null,
        "CLK_HROW_LOGIC_OUTS_B16_4": null,
        "CLK_HROW_LOGIC_OUTS_B16_5": null,
        "CLK_HROW_LOGIC_OUTS_B16_6": null,
        "CLK_HROW_LOGIC_OUTS_B16_7": null,
        "CLK_HROW_LOGIC_OUTS_B17_0": null,
        "CLK_HROW_LOGIC_OUTS_B17_1": null,
        "CLK_HROW_LOGIC_OUTS_B17_2": null,
        "CLK_HROW_LOGIC_OUTS_B17_3": null,
        "CLK_HROW_LOGIC_OUTS_B17_4": null,
        "CLK_HROW_LOGIC_OUTS_B17_5": null,
        "CLK_HROW_LOGIC_OUTS_B17_6": null,
        "CLK_HROW_LOGIC_OUTS_B17_7": null,
        "CLK_HROW_LOGIC_OUTS_B18_0": null,
        "CLK_HROW_LOGIC_OUTS_B18_1": null,
        "CLK_HROW_LOGIC_OUTS_B18_2": null,
        "CLK_HROW_LOGIC_OUTS_B18_3": null,
        "CLK_HROW_LOGIC_OUTS_B18_4": null,
        "CLK_HROW_LOGIC_OUTS_B18_5": null,
        "CLK_HROW_LOGIC_OUTS_B18_6": null,
        "CLK_HROW_LOGIC_OUTS_B18_7": null,
        "CLK_HROW_LOGIC_OUTS_B19_0": null,
        "CLK_HROW_LOGIC_OUTS_B19_1": null,
        "CLK_HROW_LOGIC_OUTS_B19_2": null,
        "CLK_HROW_LOGIC_OUTS_B19_3": null,
        "CLK_HROW_LOGIC_OUTS_B19_4": null,
        "CLK_HROW_LOGIC_OUTS_B19_5": null,
        "CLK_HROW_LOGIC_OUTS_B19_6": null,
        "CLK_HROW_LOGIC_OUTS_B19_7": null,
        "CLK_HROW_LOGIC_OUTS_B20_0": null,
        "CLK_HROW_LOGIC_OUTS_B20_1": null,
        "CLK_HROW_LOGIC_OUTS_B20_2": null,
        "CLK_HROW_LOGIC_OUTS_B20_3": null,
        "CLK_HROW_LOGIC_OUTS_B20_4": null,
        "CLK_HROW_LOGIC_OUTS_B20_5": null,
        "CLK_HROW_LOGIC_OUTS_B20_6": null,
        "CLK_HROW_LOGIC_OUTS_B20_7": null,
        "CLK_HROW_LOGIC_OUTS_B21_0": null,
        "CLK_HROW_LOGIC_OUTS_B21_1": null,
        "CLK_HROW_LOGIC_OUTS_B21_2": null,
        "CLK_HROW_LOGIC_OUTS_B21_3": null,
        "CLK_HROW_LOGIC_OUTS_B21_4": null,
        "CLK_HROW_LOGIC_OUTS_B21_5": null,
        "CLK_HROW_LOGIC_OUTS_B21_6": null,
        "CLK_HROW_LOGIC_OUTS_B21_7": null,
        "CLK_HROW_LOGIC_OUTS_B22_0": null,
        "CLK_HROW_LOGIC_OUTS_B22_1": null,
        "CLK_HROW_LOGIC_OUTS_B22_2": null,
        "CLK_HROW_LOGIC_OUTS_B22_3": null,
        "CLK_HROW_LOGIC_OUTS_B22_4": null,
        "CLK_HROW_LOGIC_OUTS_B22_5": null,
        "CLK_HROW_LOGIC_OUTS_B22_6": null,
        "CLK_HROW_LOGIC_OUTS_B22_7": null,
        "CLK_HROW_LOGIC_OUTS_B23_0": null,
        "CLK_HROW_LOGIC_OUTS_B23_1": null,
        "CLK_HROW_LOGIC_OUTS_B23_2": null,
        "CLK_HROW_LOGIC_OUTS_B23_3": null,
        "CLK_HROW_LOGIC_OUTS_B23_4": null,
        "CLK_HROW_LOGIC_OUTS_B23_5": null,
        "CLK_HROW_LOGIC_OUTS_B23_6": null,
        "CLK_HROW_LOGIC_OUTS_B23_7": null,
        "CLK_HROW_MONITOR_N_0": null,
        "CLK_HROW_MONITOR_N_1": null,
        "CLK_HROW_MONITOR_N_2": null,
        "CLK_HROW_MONITOR_N_3": null,
        "CLK_HROW_MONITOR_N_4": null,
        "CLK_HROW_MONITOR_N_5": null,
        "CLK_HROW_MONITOR_N_6": null,
        "CLK_HROW_MONITOR_N_7": null,
        "CLK_HROW_MONITOR_P_0": null,
        "CLK_HROW_MONITOR_P_1": null,
        "CLK_HROW_MONITOR_P_2": null,
        "CLK_HROW_MONITOR_P_3": null,
        "CLK_HROW_MONITOR_P_4": null,
        "CLK_HROW_MONITOR_P_5": null,
        "CLK_HROW_MONITOR_P_6": null,
        "CLK_HROW_MONITOR_P_7": null,
        "CLK_HROW_NE2A0_0": null,
        "CLK_HROW_NE2A0_1": null,
        "CLK_HROW_NE2A0_2": null,
        "CLK_HROW_NE2A0_3": null,
        "CLK_HROW_NE2A0_4": null,
        "CLK_HROW_NE2A0_5": null,
        "CLK_HROW_NE2A0_6": null,
        "CLK_HROW_NE2A0_7": null,
        "CLK_HROW_NE2A1_0": null,
        "CLK_HROW_NE2A1_1": null,
        "CLK_HROW_NE2A1_2": null,
        "CLK_HROW_NE2A1_3": null,
        "CLK_HROW_NE2A1_4": null,
        "CLK_HROW_NE2A1_5": null,
        "CLK_HROW_NE2A1_6": null,
        "CLK_HROW_NE2A1_7": null,
        "CLK_HROW_NE2A2_0": null,
        "CLK_HROW_NE2A2_1": null,
        "CLK_HROW_NE2A2_2": null,
        "CLK_HROW_NE2A2_3": null,
        "CLK_HROW_NE2A2_4": null,
        "CLK_HROW_NE2A2_5": null,
        "CLK_HROW_NE2A2_6": null,
        "CLK_HROW_NE2A2_7": null,
        "CLK_HROW_NE2A3_0": null,
        "CLK_HROW_NE2A3_1": null,
        "CLK_HROW_NE2A3_2": null,
        "CLK_HROW_NE2A3_3": null,
        "CLK_HROW_NE2A3_4": null,
        "CLK_HROW_NE2A3_5": null,
        "CLK_HROW_NE2A3_6": null,
        "CLK_HROW_NE2A3_7": null,
        "CLK_HROW_NE4BEG0_0": null,
        "CLK_HROW_NE4BEG0_1": null,
        "CLK_HROW_NE4BEG0_2": null,
        "CLK_HROW_NE4BEG0_3": null,
        "CLK_HROW_NE4BEG0_4": null,
        "CLK_HROW_NE4BEG0_5": null,
        "CLK_HROW_NE4BEG0_6": null,
        "CLK_HROW_NE4BEG0_7": null,
        "CLK_HROW_NE4BEG1_0": null,
        "CLK_HROW_NE4BEG1_1": null,
        "CLK_HROW_NE4BEG1_2": null,
        "CLK_HROW_NE4BEG1_3": null,
        "CLK_HROW_NE4BEG1_4": null,
        "CLK_HROW_NE4BEG1_5": null,
        "CLK_HROW_NE4BEG1_6": null,
        "CLK_HROW_NE4BEG1_7": null,
        "CLK_HROW_NE4BEG2_0": null,
        "CLK_HROW_NE4BEG2_1": null,
        "CLK_HROW_NE4BEG2_2": null,
        "CLK_HROW_NE4BEG2_3": null,
        "CLK_HROW_NE4BEG2_4": null,
        "CLK_HROW_NE4BEG2_5": null,
        "CLK_HROW_NE4BEG2_6": null,
        "CLK_HROW_NE4BEG2_7": null,
        "CLK_HROW_NE4BEG3_0": null,
        "CLK_HROW_NE4BEG3_1": null,
        "CLK_HROW_NE4BEG3_2": null,
        "CLK_HROW_NE4BEG3_3": null,
        "CLK_HROW_NE4BEG3_4": null,
        "CLK_HROW_NE4BEG3_5": null,
        "CLK_HROW_NE4BEG3_6": null,
        "CLK_HROW_NE4BEG3_7": null,
        "CLK_HROW_NE4C0_0": null,
        "CLK_HROW_NE4C0_1": null,
        "CLK_HROW_NE4C0_2": null,
        "CLK_HROW_NE4C0_3": null,
        "CLK_HROW_NE4C0_4": null,
        "CLK_HROW_NE4C0_5": null,
        "CLK_HROW_NE4C0_6": null,
        "CLK_HROW_NE4C0_7": null,
        "CLK_HROW_NE4C1_0": null,
        "CLK_HROW_NE4C1_1": null,
        "CLK_HROW_NE4C1_2": null,
        "CLK_HROW_NE4C1_3": null,
        "CLK_HROW_NE4C1_4": null,
        "CLK_HROW_NE4C1_5": null,
        "CLK_HROW_NE4C1_6": null,
        "CLK_HROW_NE4C1_7": null,
        "CLK_HROW_NE4C2_0": null,
        "CLK_HROW_NE4C2_1": null,
        "CLK_HROW_NE4C2_2": null,
        "CLK_HROW_NE4C2_3": null,
        "CLK_HROW_NE4C2_4": null,
        "CLK_HROW_NE4C2_5": null,
        "CLK_HROW_NE4C2_6": null,
        "CLK_HROW_NE4C2_7": null,
        "CLK_HROW_NE4C3_0": null,
        "CLK_HROW_NE4C3_1": null,
        "CLK_HROW_NE4C3_2": null,
        "CLK_HROW_NE4C3_3": null,
        "CLK_HROW_NE4C3_4": null,
        "CLK_HROW_NE4C3_5": null,
        "CLK_HROW_NE4C3_6": null,
        "CLK_HROW_NE4C3_7": null,
        "CLK_HROW_NW2A0_0": null,
        "CLK_HROW_NW2A0_1": null,
        "CLK_HROW_NW2A0_2": null,
        "CLK_HROW_NW2A0_3": null,
        "CLK_HROW_NW2A0_4": null,
        "CLK_HROW_NW2A0_5": null,
        "CLK_HROW_NW2A0_6": null,
        "CLK_HROW_NW2A0_7": null,
        "CLK_HROW_NW2A1_0": null,
        "CLK_HROW_NW2A1_1": null,
        "CLK_HROW_NW2A1_2": null,
        "CLK_HROW_NW2A1_3": null,
        "CLK_HROW_NW2A1_4": null,
        "CLK_HROW_NW2A1_5": null,
        "CLK_HROW_NW2A1_6": null,
        "CLK_HROW_NW2A1_7": null,
        "CLK_HROW_NW2A2_0": null,
        "CLK_HROW_NW2A2_1": null,
        "CLK_HROW_NW2A2_2": null,
        "CLK_HROW_NW2A2_3": null,
        "CLK_HROW_NW2A2_4": null,
        "CLK_HROW_NW2A2_5": null,
        "CLK_HROW_NW2A2_6": null,
        "CLK_HROW_NW2A2_7": null,
        "CLK_HROW_NW2A3_0": null,
        "CLK_HROW_NW2A3_1": null,
        "CLK_HROW_NW2A3_2": null,
        "CLK_HROW_NW2A3_3": null,
        "CLK_HROW_NW2A3_4": null,
        "CLK_HROW_NW2A3_5": null,
        "CLK_HROW_NW2A3_6": null,
        "CLK_HROW_NW2A3_7": null,
        "CLK_HROW_NW4A0_0": null,
        "CLK_HROW_NW4A0_1": null,
        "CLK_HROW_NW4A0_2": null,
        "CLK_HROW_NW4A0_3": null,
        "CLK_HROW_NW4A0_4": null,
        "CLK_HROW_NW4A0_5": null,
        "CLK_HROW_NW4A0_6": null,
        "CLK_HROW_NW4A0_7": null,
        "CLK_HROW_NW4A1_0": null,
        "CLK_HROW_NW4A1_1": null,
        "CLK_HROW_NW4A1_2": null,
        "CLK_HROW_NW4A1_3": null,
        "CLK_HROW_NW4A1_4": null,
        "CLK_HROW_NW4A1_5": null,
        "CLK_HROW_NW4A1_6": null,
        "CLK_HROW_NW4A1_7": null,
        "CLK_HROW_NW4A2_0": null,
        "CLK_HROW_NW4A2_1": null,
        "CLK_HROW_NW4A2_2": null,
        "CLK_HROW_NW4A2_3": null,
        "CLK_HROW_NW4A2_4": null,
        "CLK_HROW_NW4A2_5": null,
        "CLK_HROW_NW4A2_6": null,
        "CLK_HROW_NW4A2_7": null,
        "CLK_HROW_NW4A3_0": null,
        "CLK_HROW_NW4A3_1": null,
        "CLK_HROW_NW4A3_2": null,
        "CLK_HROW_NW4A3_3": null,
        "CLK_HROW_NW4A3_4": null,
        "CLK_HROW_NW4A3_5": null,
        "CLK_HROW_NW4A3_6": null,
        "CLK_HROW_NW4A3_7": null,
        "CLK_HROW_NW4END0_0": null,
        "CLK_HROW_NW4END0_1": null,
        "CLK_HROW_NW4END0_2": null,
        "CLK_HROW_NW4END0_3": null,
        "CLK_HROW_NW4END0_4": null,
        "CLK_HROW_NW4END0_5": null,
        "CLK_HROW_NW4END0_6": null,
        "CLK_HROW_NW4END0_7": null,
        "CLK_HROW_NW4END1_0": null,
        "CLK_HROW_NW4END1_1": null,
        "CLK_HROW_NW4END1_2": null,
        "CLK_HROW_NW4END1_3": null,
        "CLK_HROW_NW4END1_4": null,
        "CLK_HROW_NW4END1_5": null,
        "CLK_HROW_NW4END1_6": null,
        "CLK_HROW_NW4END1_7": null,
        "CLK_HROW_NW4END2_0": null,
        "CLK_HROW_NW4END2_1": null,
        "CLK_HROW_NW4END2_2": null,
        "CLK_HROW_NW4END2_3": null,
        "CLK_HROW_NW4END2_4": null,
        "CLK_HROW_NW4END2_5": null,
        "CLK_HROW_NW4END2_6": null,
        "CLK_HROW_NW4END2_7": null,
        "CLK_HROW_NW4END3_0": null,
        "CLK_HROW_NW4END3_1": null,
        "CLK_HROW_NW4END3_2": null,
        "CLK_HROW_NW4END3_3": null,
        "CLK_HROW_NW4END3_4": null,
        "CLK_HROW_NW4END3_5": null,
        "CLK_HROW_NW4END3_6": null,
        "CLK_HROW_NW4END3_7": null,
        "CLK_HROW_REFCK_EASTCLK0": null,
        "CLK_HROW_REFCK_EASTCLK1": null,
        "CLK_HROW_REFCK_WESTCLK0": null,
        "CLK_HROW_REFCK_WESTCLK1": null,
        "CLK_HROW_R_CK_GCLK0": null,
        "CLK_HROW_R_CK_GCLK1": null,
        "CLK_HROW_R_CK_GCLK2": null,
        "CLK_HROW_R_CK_GCLK3": null,
        "CLK_HROW_R_CK_GCLK4": null,
        "CLK_HROW_R_CK_GCLK5": null,
        "CLK_HROW_R_CK_GCLK6": null,
        "CLK_HROW_R_CK_GCLK7": null,
        "CLK_HROW_R_CK_GCLK8": null,
        "CLK_HROW_R_CK_GCLK9": null,
        "CLK_HROW_R_CK_GCLK10": null,
        "CLK_HROW_R_CK_GCLK11": null,
        "CLK_HROW_R_CK_GCLK12": null,
        "CLK_HROW_R_CK_GCLK13": null,
        "CLK_HROW_R_CK_GCLK14": null,
        "CLK_HROW_R_CK_GCLK15": null,
        "CLK_HROW_R_CK_GCLK16": null,
        "CLK_HROW_R_CK_GCLK17": null,
        "CLK_HROW_R_CK_GCLK18": null,
        "CLK_HROW_R_CK_GCLK19": null,
        "CLK_HROW_R_CK_GCLK20": null,
        "CLK_HROW_R_CK_GCLK21": null,
        "CLK_HROW_R_CK_GCLK22": null,
        "CLK_HROW_R_CK_GCLK23": null,
        "CLK_HROW_R_CK_GCLK24": null,
        "CLK_HROW_R_CK_GCLK25": null,
        "CLK_HROW_R_CK_GCLK26": null,
        "CLK_HROW_R_CK_GCLK27": null,
        "CLK_HROW_R_CK_GCLK28": null,
        "CLK_HROW_R_CK_GCLK29": null,
        "CLK_HROW_R_CK_GCLK30": null,
        "CLK_HROW_R_CK_GCLK31": null,
        "CLK_HROW_SE2A0_0": null,
        "CLK_HROW_SE2A0_1": null,
        "CLK_HROW_SE2A0_2": null,
        "CLK_HROW_SE2A0_3": null,
        "CLK_HROW_SE2A0_4": null,
        "CLK_HROW_SE2A0_5": null,
        "CLK_HROW_SE2A0_6": null,
        "CLK_HROW_SE2A0_7": null,
        "CLK_HROW_SE2A1_0": null,
        "CLK_HROW_SE2A1_1": null,
        "CLK_HROW_SE2A1_2": null,
        "CLK_HROW_SE2A1_3": null,
        "CLK_HROW_SE2A1_4": null,
        "CLK_HROW_SE2A1_5": null,
        "CLK_HROW_SE2A1_6": null,
        "CLK_HROW_SE2A1_7": null,
        "CLK_HROW_SE2A2_0": null,
        "CLK_HROW_SE2A2_1": null,
        "CLK_HROW_SE2A2_2": null,
        "CLK_HROW_SE2A2_3": null,
        "CLK_HROW_SE2A2_4": null,
        "CLK_HROW_SE2A2_5": null,
        "CLK_HROW_SE2A2_6": null,
        "CLK_HROW_SE2A2_7": null,
        "CLK_HROW_SE2A3_0": null,
        "CLK_HROW_SE2A3_1": null,
        "CLK_HROW_SE2A3_2": null,
        "CLK_HROW_SE2A3_3": null,
        "CLK_HROW_SE2A3_4": null,
        "CLK_HROW_SE2A3_5": null,
        "CLK_HROW_SE2A3_6": null,
        "CLK_HROW_SE2A3_7": null,
        "CLK_HROW_SE4BEG0_0": null,
        "CLK_HROW_SE4BEG0_1": null,
        "CLK_HROW_SE4BEG0_2": null,
        "CLK_HROW_SE4BEG0_3": null,
        "CLK_HROW_SE4BEG0_4": null,
        "CLK_HROW_SE4BEG0_5": null,
        "CLK_HROW_SE4BEG0_6": null,
        "CLK_HROW_SE4BEG0_7": null,
        "CLK_HROW_SE4BEG1_0": null,
        "CLK_HROW_SE4BEG1_1": null,
        "CLK_HROW_SE4BEG1_2": null,
        "CLK_HROW_SE4BEG1_3": null,
        "CLK_HROW_SE4BEG1_4": null,
        "CLK_HROW_SE4BEG1_5": null,
        "CLK_HROW_SE4BEG1_6": null,
        "CLK_HROW_SE4BEG1_7": null,
        "CLK_HROW_SE4BEG2_0": null,
        "CLK_HROW_SE4BEG2_1": null,
        "CLK_HROW_SE4BEG2_2": null,
        "CLK_HROW_SE4BEG2_3": null,
        "CLK_HROW_SE4BEG2_4": null,
        "CLK_HROW_SE4BEG2_5": null,
        "CLK_HROW_SE4BEG2_6": null,
        "CLK_HROW_SE4BEG2_7": null,
        "CLK_HROW_SE4BEG3_0": null,
        "CLK_HROW_SE4BEG3_1": null,
        "CLK_HROW_SE4BEG3_2": null,
        "CLK_HROW_SE4BEG3_3": null,
        "CLK_HROW_SE4BEG3_4": null,
        "CLK_HROW_SE4BEG3_5": null,
        "CLK_HROW_SE4BEG3_6": null,
        "CLK_HROW_SE4BEG3_7": null,
        "CLK_HROW_SE4C0_0": null,
        "CLK_HROW_SE4C0_1": null,
        "CLK_HROW_SE4C0_2": null,
        "CLK_HROW_SE4C0_3": null,
        "CLK_HROW_SE4C0_4": null,
        "CLK_HROW_SE4C0_5": null,
        "CLK_HROW_SE4C0_6": null,
        "CLK_HROW_SE4C0_7": null,
        "CLK_HROW_SE4C1_0": null,
        "CLK_HROW_SE4C1_1": null,
        "CLK_HROW_SE4C1_2": null,
        "CLK_HROW_SE4C1_3": null,
        "CLK_HROW_SE4C1_4": null,
        "CLK_HROW_SE4C1_5": null,
        "CLK_HROW_SE4C1_6": null,
        "CLK_HROW_SE4C1_7": null,
        "CLK_HROW_SE4C2_0": null,
        "CLK_HROW_SE4C2_1": null,
        "CLK_HROW_SE4C2_2": null,
        "CLK_HROW_SE4C2_3": null,
        "CLK_HROW_SE4C2_4": null,
        "CLK_HROW_SE4C2_5": null,
        "CLK_HROW_SE4C2_6": null,
        "CLK_HROW_SE4C2_7": null,
        "CLK_HROW_SE4C3_0": null,
        "CLK_HROW_SE4C3_1": null,
        "CLK_HROW_SE4C3_2": null,
        "CLK_HROW_SE4C3_3": null,
        "CLK_HROW_SE4C3_4": null,
        "CLK_HROW_SE4C3_5": null,
        "CLK_HROW_SE4C3_6": null,
        "CLK_HROW_SE4C3_7": null,
        "CLK_HROW_SW2A0_0": null,
        "CLK_HROW_SW2A0_1": null,
        "CLK_HROW_SW2A0_2": null,
        "CLK_HROW_SW2A0_3": null,
        "CLK_HROW_SW2A0_4": null,
        "CLK_HROW_SW2A0_5": null,
        "CLK_HROW_SW2A0_6": null,
        "CLK_HROW_SW2A0_7": null,
        "CLK_HROW_SW2A1_0": null,
        "CLK_HROW_SW2A1_1": null,
        "CLK_HROW_SW2A1_2": null,
        "CLK_HROW_SW2A1_3": null,
        "CLK_HROW_SW2A1_4": null,
        "CLK_HROW_SW2A1_5": null,
        "CLK_HROW_SW2A1_6": null,
        "CLK_HROW_SW2A1_7": null,
        "CLK_HROW_SW2A2_0": null,
        "CLK_HROW_SW2A2_1": null,
        "CLK_HROW_SW2A2_2": null,
        "CLK_HROW_SW2A2_3": null,
        "CLK_HROW_SW2A2_4": null,
        "CLK_HROW_SW2A2_5": null,
        "CLK_HROW_SW2A2_6": null,
        "CLK_HROW_SW2A2_7": null,
        "CLK_HROW_SW2A3_0": null,
        "CLK_HROW_SW2A3_1": null,
        "CLK_HROW_SW2A3_2": null,
        "CLK_HROW_SW2A3_3": null,
        "CLK_HROW_SW2A3_4": null,
        "CLK_HROW_SW2A3_5": null,
        "CLK_HROW_SW2A3_6": null,
        "CLK_HROW_SW2A3_7": null,
        "CLK_HROW_SW4A0_0": null,
        "CLK_HROW_SW4A0_1": null,
        "CLK_HROW_SW4A0_2": null,
        "CLK_HROW_SW4A0_3": null,
        "CLK_HROW_SW4A0_4": null,
        "CLK_HROW_SW4A0_5": null,
        "CLK_HROW_SW4A0_6": null,
        "CLK_HROW_SW4A0_7": null,
        "CLK_HROW_SW4A1_0": null,
        "CLK_HROW_SW4A1_1": null,
        "CLK_HROW_SW4A1_2": null,
        "CLK_HROW_SW4A1_3": null,
        "CLK_HROW_SW4A1_4": null,
        "CLK_HROW_SW4A1_5": null,
        "CLK_HROW_SW4A1_6": null,
        "CLK_HROW_SW4A1_7": null,
        "CLK_HROW_SW4A2_0": null,
        "CLK_HROW_SW4A2_1": null,
        "CLK_HROW_SW4A2_2": null,
        "CLK_HROW_SW4A2_3": null,
        "CLK_HROW_SW4A2_4": null,
        "CLK_HROW_SW4A2_5": null,
        "CLK_HROW_SW4A2_6": null,
        "CLK_HROW_SW4A2_7": null,
        "CLK_HROW_SW4A3_0": null,
        "CLK_HROW_SW4A3_1": null,
        "CLK_HROW_SW4A3_2": null,
        "CLK_HROW_SW4A3_3": null,
        "CLK_HROW_SW4A3_4": null,
        "CLK_HROW_SW4A3_5": null,
        "CLK_HROW_SW4A3_6": null,
        "CLK_HROW_SW4A3_7": null,
        "CLK_HROW_SW4END0_0": null,
        "CLK_HROW_SW4END0_1": null,
        "CLK_HROW_SW4END0_2": null,
        "CLK_HROW_SW4END0_3": null,
        "CLK_HROW_SW4END0_4": null,
        "CLK_HROW_SW4END0_5": null,
        "CLK_HROW_SW4END0_6": null,
        "CLK_HROW_SW4END0_7": null,
        "CLK_HROW_SW4END1_0": null,
        "CLK_HROW_SW4END1_1": null,
        "CLK_HROW_SW4END1_2": null,
        "CLK_HROW_SW4END1_3": null,
        "CLK_HROW_SW4END1_4": null,
        "CLK_HROW_SW4END1_5": null,
        "CLK_HROW_SW4END1_6": null,
        "CLK_HROW_SW4END1_7": null,
        "CLK_HROW_SW4END2_0": null,
        "CLK_HROW_SW4END2_1": null,
        "CLK_HROW_SW4END2_2": null,
        "CLK_HROW_SW4END2_3": null,
        "CLK_HROW_SW4END2_4": null,
        "CLK_HROW_SW4END2_5": null,
        "CLK_HROW_SW4END2_6": null,
        "CLK_HROW_SW4END2_7": null,
        "CLK_HROW_SW4END3_0": null,
        "CLK_HROW_SW4END3_1": null,
        "CLK_HROW_SW4END3_2": null,
        "CLK_HROW_SW4END3_3": null,
        "CLK_HROW_SW4END3_4": null,
        "CLK_HROW_SW4END3_5": null,
        "CLK_HROW_SW4END3_6": null,
        "CLK_HROW_SW4END3_7": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN0": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN1": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN2": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN3": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN4": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN5": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN6": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN7": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN8": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN9": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN10": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN11": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN12": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN13": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN14": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN15": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN16": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN17": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN18": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN19": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN20": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN21": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN22": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN23": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN24": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN25": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN26": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN27": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN28": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN29": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN30": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCIN31": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO0": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO1": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO2": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO3": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO4": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO5": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO6": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO7": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO8": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO9": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO10": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO11": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO12": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO13": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO14": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO15": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO16": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO17": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO18": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO19": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO20": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO21": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO22": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO23": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO24": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO25": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO26": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO27": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO28": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO29": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO30": null,
        "CLK_HROW_TOP_R_CK_BUFG_CASCO31": null,
        "CLK_HROW_WL1END0_0": null,
        "CLK_HROW_WL1END0_1": null,
        "CLK_HROW_WL1END0_2": null,
        "CLK_HROW_WL1END0_3": null,
        "CLK_HROW_WL1END0_4": null,
        "CLK_HROW_WL1END0_5": null,
        "CLK_HROW_WL1END0_6": null,
        "CLK_HROW_WL1END0_7": null,
        "CLK_HROW_WL1END1_0": null,
        "CLK_HROW_WL1END1_1": null,
        "CLK_HROW_WL1END1_2": null,
        "CLK_HROW_WL1END1_3": null,
        "CLK_HROW_WL1END1_4": null,
        "CLK_HROW_WL1END1_5": null,
        "CLK_HROW_WL1END1_6": null,
        "CLK_HROW_WL1END1_7": null,
        "CLK_HROW_WL1END2_0": null,
        "CLK_HROW_WL1END2_1": null,
        "CLK_HROW_WL1END2_2": null,
        "CLK_HROW_WL1END2_3": null,
        "CLK_HROW_WL1END2_4": null,
        "CLK_HROW_WL1END2_5": null,
        "CLK_HROW_WL1END2_6": null,
        "CLK_HROW_WL1END2_7": null,
        "CLK_HROW_WL1END3_0": null,
        "CLK_HROW_WL1END3_1": null,
        "CLK_HROW_WL1END3_2": null,
        "CLK_HROW_WL1END3_3": null,
        "CLK_HROW_WL1END3_4": null,
        "CLK_HROW_WL1END3_5": null,
        "CLK_HROW_WL1END3_6": null,
        "CLK_HROW_WL1END3_7": null,
        "CLK_HROW_WR1END0_0": null,
        "CLK_HROW_WR1END0_1": null,
        "CLK_HROW_WR1END0_2": null,
        "CLK_HROW_WR1END0_3": null,
        "CLK_HROW_WR1END0_4": null,
        "CLK_HROW_WR1END0_5": null,
        "CLK_HROW_WR1END0_6": null,
        "CLK_HROW_WR1END0_7": null,
        "CLK_HROW_WR1END1_0": null,
        "CLK_HROW_WR1END1_1": null,
        "CLK_HROW_WR1END1_2": null,
        "CLK_HROW_WR1END1_3": null,
        "CLK_HROW_WR1END1_4": null,
        "CLK_HROW_WR1END1_5": null,
        "CLK_HROW_WR1END1_6": null,
        "CLK_HROW_WR1END1_7": null,
        "CLK_HROW_WR1END2_0": null,
        "CLK_HROW_WR1END2_1": null,
        "CLK_HROW_WR1END2_2": null,
        "CLK_HROW_WR1END2_3": null,
        "CLK_HROW_WR1END2_4": null,
        "CLK_HROW_WR1END2_5": null,
        "CLK_HROW_WR1END2_6": null,
        "CLK_HROW_WR1END2_7": null,
        "CLK_HROW_WR1END3_0": null,
        "CLK_HROW_WR1END3_1": null,
        "CLK_HROW_WR1END3_2": null,
        "CLK_HROW_WR1END3_3": null,
        "CLK_HROW_WR1END3_4": null,
        "CLK_HROW_WR1END3_5": null,
        "CLK_HROW_WR1END3_6": null,
        "CLK_HROW_WR1END3_7": null,
        "CLK_HROW_WW2A0_0": null,
        "CLK_HROW_WW2A0_1": null,
        "CLK_HROW_WW2A0_2": null,
        "CLK_HROW_WW2A0_3": null,
        "CLK_HROW_WW2A0_4": null,
        "CLK_HROW_WW2A0_5": null,
        "CLK_HROW_WW2A0_6": null,
        "CLK_HROW_WW2A0_7": null,
        "CLK_HROW_WW2A1_0": null,
        "CLK_HROW_WW2A1_1": null,
        "CLK_HROW_WW2A1_2": null,
        "CLK_HROW_WW2A1_3": null,
        "CLK_HROW_WW2A1_4": null,
        "CLK_HROW_WW2A1_5": null,
        "CLK_HROW_WW2A1_6": null,
        "CLK_HROW_WW2A1_7": null,
        "CLK_HROW_WW2A2_0": null,
        "CLK_HROW_WW2A2_1": null,
        "CLK_HROW_WW2A2_2": null,
        "CLK_HROW_WW2A2_3": null,
        "CLK_HROW_WW2A2_4": null,
        "CLK_HROW_WW2A2_5": null,
        "CLK_HROW_WW2A2_6": null,
        "CLK_HROW_WW2A2_7": null,
        "CLK_HROW_WW2A3_0": null,
        "CLK_HROW_WW2A3_1": null,
        "CLK_HROW_WW2A3_2": null,
        "CLK_HROW_WW2A3_3": null,
        "CLK_HROW_WW2A3_4": null,
        "CLK_HROW_WW2A3_5": null,
        "CLK_HROW_WW2A3_6": null,
        "CLK_HROW_WW2A3_7": null,
        "CLK_HROW_WW2END0_0": null,
        "CLK_HROW_WW2END0_1": null,
        "CLK_HROW_WW2END0_2": null,
        "CLK_HROW_WW2END0_3": null,
        "CLK_HROW_WW2END0_4": null,
        "CLK_HROW_WW2END0_5": null,
        "CLK_HROW_WW2END0_6": null,
        "CLK_HROW_WW2END0_7": null,
        "CLK_HROW_WW2END1_0": null,
        "CLK_HROW_WW2END1_1": null,
        "CLK_HROW_WW2END1_2": null,
        "CLK_HROW_WW2END1_3": null,
        "CLK_HROW_WW2END1_4": null,
        "CLK_HROW_WW2END1_5": null,
        "CLK_HROW_WW2END1_6": null,
        "CLK_HROW_WW2END1_7": null,
        "CLK_HROW_WW2END2_0": null,
        "CLK_HROW_WW2END2_1": null,
        "CLK_HROW_WW2END2_2": null,
        "CLK_HROW_WW2END2_3": null,
        "CLK_HROW_WW2END2_4": null,
        "CLK_HROW_WW2END2_5": null,
        "CLK_HROW_WW2END2_6": null,
        "CLK_HROW_WW2END2_7": null,
        "CLK_HROW_WW2END3_0": null,
        "CLK_HROW_WW2END3_1": null,
        "CLK_HROW_WW2END3_2": null,
        "CLK_HROW_WW2END3_3": null,
        "CLK_HROW_WW2END3_4": null,
        "CLK_HROW_WW2END3_5": null,
        "CLK_HROW_WW2END3_6": null,
        "CLK_HROW_WW2END3_7": null,
        "CLK_HROW_WW4A0_0": null,
        "CLK_HROW_WW4A0_1": null,
        "CLK_HROW_WW4A0_2": null,
        "CLK_HROW_WW4A0_3": null,
        "CLK_HROW_WW4A0_4": null,
        "CLK_HROW_WW4A0_5": null,
        "CLK_HROW_WW4A0_6": null,
        "CLK_HROW_WW4A0_7": null,
        "CLK_HROW_WW4A1_0": null,
        "CLK_HROW_WW4A1_1": null,
        "CLK_HROW_WW4A1_2": null,
        "CLK_HROW_WW4A1_3": null,
        "CLK_HROW_WW4A1_4": null,
        "CLK_HROW_WW4A1_5": null,
        "CLK_HROW_WW4A1_6": null,
        "CLK_HROW_WW4A1_7": null,
        "CLK_HROW_WW4A2_0": null,
        "CLK_HROW_WW4A2_1": null,
        "CLK_HROW_WW4A2_2": null,
        "CLK_HROW_WW4A2_3": null,
        "CLK_HROW_WW4A2_4": null,
        "CLK_HROW_WW4A2_5": null,
        "CLK_HROW_WW4A2_6": null,
        "CLK_HROW_WW4A2_7": null,
        "CLK_HROW_WW4A3_0": null,
        "CLK_HROW_WW4A3_1": null,
        "CLK_HROW_WW4A3_2": null,
        "CLK_HROW_WW4A3_3": null,
        "CLK_HROW_WW4A3_4": null,
        "CLK_HROW_WW4A3_5": null,
        "CLK_HROW_WW4A3_6": null,
        "CLK_HROW_WW4A3_7": null,
        "CLK_HROW_WW4B0_0": null,
        "CLK_HROW_WW4B0_1": null,
        "CLK_HROW_WW4B0_2": null,
        "CLK_HROW_WW4B0_3": null,
        "CLK_HROW_WW4B0_4": null,
        "CLK_HROW_WW4B0_5": null,
        "CLK_HROW_WW4B0_6": null,
        "CLK_HROW_WW4B0_7": null,
        "CLK_HROW_WW4B1_0": null,
        "CLK_HROW_WW4B1_1": null,
        "CLK_HROW_WW4B1_2": null,
        "CLK_HROW_WW4B1_3": null,
        "CLK_HROW_WW4B1_4": null,
        "CLK_HROW_WW4B1_5": null,
        "CLK_HROW_WW4B1_6": null,
        "CLK_HROW_WW4B1_7": null,
        "CLK_HROW_WW4B2_0": null,
        "CLK_HROW_WW4B2_1": null,
        "CLK_HROW_WW4B2_2": null,
        "CLK_HROW_WW4B2_3": null,
        "CLK_HROW_WW4B2_4": null,
        "CLK_HROW_WW4B2_5": null,
        "CLK_HROW_WW4B2_6": null,
        "CLK_HROW_WW4B2_7": null,
        "CLK_HROW_WW4B3_0": null,
        "CLK_HROW_WW4B3_1": null,
        "CLK_HROW_WW4B3_2": null,
        "CLK_HROW_WW4B3_3": null,
        "CLK_HROW_WW4B3_4": null,
        "CLK_HROW_WW4B3_5": null,
        "CLK_HROW_WW4B3_6": null,
        "CLK_HROW_WW4B3_7": null,
        "CLK_HROW_WW4C0_0": null,
        "CLK_HROW_WW4C0_1": null,
        "CLK_HROW_WW4C0_2": null,
        "CLK_HROW_WW4C0_3": null,
        "CLK_HROW_WW4C0_4": null,
        "CLK_HROW_WW4C0_5": null,
        "CLK_HROW_WW4C0_6": null,
        "CLK_HROW_WW4C0_7": null,
        "CLK_HROW_WW4C1_0": null,
        "CLK_HROW_WW4C1_1": null,
        "CLK_HROW_WW4C1_2": null,
        "CLK_HROW_WW4C1_3": null,
        "CLK_HROW_WW4C1_4": null,
        "CLK_HROW_WW4C1_5": null,
        "CLK_HROW_WW4C1_6": null,
        "CLK_HROW_WW4C1_7": null,
        "CLK_HROW_WW4C2_0": null,
        "CLK_HROW_WW4C2_1": null,
        "CLK_HROW_WW4C2_2": null,
        "CLK_HROW_WW4C2_3": null,
        "CLK_HROW_WW4C2_4": null,
        "CLK_HROW_WW4C2_5": null,
        "CLK_HROW_WW4C2_6": null,
        "CLK_HROW_WW4C2_7": null,
        "CLK_HROW_WW4C3_0": null,
        "CLK_HROW_WW4C3_1": null,
        "CLK_HROW_WW4C3_2": null,
        "CLK_HROW_WW4C3_3": null,
        "CLK_HROW_WW4C3_4": null,
        "CLK_HROW_WW4C3_5": null,
        "CLK_HROW_WW4C3_6": null,
        "CLK_HROW_WW4C3_7": null,
        "CLK_HROW_WW4END0_0": null,
        "CLK_HROW_WW4END0_1": null,
        "CLK_HROW_WW4END0_2": null,
        "CLK_HROW_WW4END0_3": null,
        "CLK_HROW_WW4END0_4": null,
        "CLK_HROW_WW4END0_5": null,
        "CLK_HROW_WW4END0_6": null,
        "CLK_HROW_WW4END0_7": null,
        "CLK_HROW_WW4END1_0": null,
        "CLK_HROW_WW4END1_1": null,
        "CLK_HROW_WW4END1_2": null,
        "CLK_HROW_WW4END1_3": null,
        "CLK_HROW_WW4END1_4": null,
        "CLK_HROW_WW4END1_5": null,
        "CLK_HROW_WW4END1_6": null,
        "CLK_HROW_WW4END1_7": null,
        "CLK_HROW_WW4END2_0": null,
        "CLK_HROW_WW4END2_1": null,
        "CLK_HROW_WW4END2_2": null,
        "CLK_HROW_WW4END2_3": null,
        "CLK_HROW_WW4END2_4": null,
        "CLK_HROW_WW4END2_5": null,
        "CLK_HROW_WW4END2_6": null,
        "CLK_HROW_WW4END2_7": null,
        "CLK_HROW_WW4END3_0": null,
        "CLK_HROW_WW4END3_1": null,
        "CLK_HROW_WW4END3_2": null,
        "CLK_HROW_WW4END3_3": null,
        "CLK_HROW_WW4END3_4": null,
        "CLK_HROW_WW4END3_5": null,
        "CLK_HROW_WW4END3_6": null,
        "CLK_HROW_WW4END3_7": null
    }
}
