<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p66" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_66{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_66{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_66{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_66{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_66{left:80px;bottom:878px;letter-spacing:0.15px;}
#t6_66{left:145px;bottom:878px;letter-spacing:0.11px;word-spacing:0.02px;}
#t7_66{left:145px;bottom:850px;letter-spacing:-0.11px;}
#t8_66{left:145px;bottom:834px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t9_66{left:145px;bottom:817px;letter-spacing:-0.15px;word-spacing:0.05px;}
#ta_66{left:145px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#tb_66{left:145px;bottom:771px;}
#tc_66{left:182px;bottom:771px;letter-spacing:-0.12px;word-spacing:0.01px;}
#td_66{left:182px;bottom:754px;letter-spacing:-0.1px;word-spacing:-0.23px;}
#te_66{left:259px;bottom:755px;letter-spacing:-0.22px;}
#tf_66{left:274px;bottom:754px;letter-spacing:-0.1px;word-spacing:-0.19px;}
#tg_66{left:182px;bottom:737px;letter-spacing:-0.11px;}
#th_66{left:201px;bottom:738px;letter-spacing:-0.22px;}
#ti_66{left:228px;bottom:737px;letter-spacing:-0.11px;word-spacing:-0.61px;}
#tj_66{left:182px;bottom:720px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_66{left:182px;bottom:704px;letter-spacing:-0.13px;word-spacing:-0.83px;}
#tl_66{left:145px;bottom:675px;}
#tm_66{left:182px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tn_66{left:182px;bottom:658px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#to_66{left:182px;bottom:641px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tp_66{left:182px;bottom:624px;letter-spacing:-0.11px;word-spacing:-0.95px;}
#tq_66{left:182px;bottom:607px;letter-spacing:-0.11px;}
#tr_66{left:182px;bottom:585px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ts_66{left:182px;bottom:568px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tt_66{left:182px;bottom:551px;letter-spacing:-0.12px;word-spacing:-0.7px;}
#tu_66{left:182px;bottom:534px;letter-spacing:-0.18px;word-spacing:0.08px;}
#tv_66{left:145px;bottom:491px;letter-spacing:0.15px;word-spacing:-0.05px;}
#tw_66{left:145px;bottom:464px;letter-spacing:-0.11px;word-spacing:-0.85px;}
#tx_66{left:145px;bottom:447px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_66{left:145px;bottom:430px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tz_66{left:145px;bottom:413px;letter-spacing:-0.11px;}
#t10_66{left:145px;bottom:386px;letter-spacing:-0.11px;word-spacing:-0.87px;}
#t11_66{left:530px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t12_66{left:145px;bottom:369px;letter-spacing:-0.1px;}
#t13_66{left:195px;bottom:369px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t14_66{left:145px;bottom:352px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_66{left:462px;bottom:353px;letter-spacing:-0.22px;}
#t16_66{left:483px;bottom:352px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t17_66{left:145px;bottom:335px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t18_66{left:337px;bottom:336px;letter-spacing:-0.22px;}
#t19_66{left:358px;bottom:335px;letter-spacing:-0.1px;}
#t1a_66{left:553px;bottom:335px;letter-spacing:-0.16px;}
#t1b_66{left:579px;bottom:335px;letter-spacing:-0.11px;}
#t1c_66{left:145px;bottom:319px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t1d_66{left:145px;bottom:276px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1e_66{left:145px;bottom:248px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1f_66{left:145px;bottom:232px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1g_66{left:395px;bottom:233px;letter-spacing:-0.27px;}
#t1h_66{left:416px;bottom:232px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1i_66{left:145px;bottom:215px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1j_66{left:526px;bottom:215px;letter-spacing:-0.17px;}
#t1k_66{left:554px;bottom:215px;letter-spacing:-0.11px;}
#t1l_66{left:145px;bottom:198px;letter-spacing:-0.1px;word-spacing:0.05px;}

.s1_66{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_66{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_66{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_66{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_66{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_66{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.t.v0_66{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts66" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg66Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg66" style="-webkit-user-select: none;"><object width="825" height="990" data="66/66.svg" type="image/svg+xml" id="pdf66" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_66" class="t s1_66">Programmers’ Model </span>
<span id="t2_66" class="t s2_66">A2-28 </span><span id="t3_66" class="t s1_66">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_66" class="t s2_66">ARM DDI 0100I </span>
<span id="t5_66" class="t s3_66">A2.6.14 </span><span id="t6_66" class="t s3_66">New instructions to improve exception handling </span>
<span id="t7_66" class="t s4_66">ARMv6 adds an instruction to simplify changes of processor mode and the disabling and enabling of </span>
<span id="t8_66" class="t s4_66">interrupts. New instructions are also added to reduce the processing cost of handling exceptions in a </span>
<span id="t9_66" class="t s4_66">different mode to the exception entry mode, by removing any need to use the original mode’s stack. Two </span>
<span id="ta_66" class="t s4_66">examples are: </span>
<span id="tb_66" class="t s4_66">• </span><span id="tc_66" class="t s4_66">IRQ routines may wish to execute in System or Supervisor mode, so that they can both re-enable </span>
<span id="td_66" class="t s4_66">IRQs and use </span><span id="te_66" class="t v0_66 s5_66">BL </span><span id="tf_66" class="t s4_66">instructions. This is not possible in IRQ mode, because a nested IRQ could corrupt </span>
<span id="tg_66" class="t s4_66">the </span><span id="th_66" class="t v0_66 s5_66">BL’s </span><span id="ti_66" class="t s4_66">return link at any time. Using the new instructions, the system can store the return state (R14 </span>
<span id="tj_66" class="t s4_66">link register and SPSR_irq) to the System/User or Supervisor mode stack, switch to System or </span>
<span id="tk_66" class="t s4_66">Supervisor mode and re-enable IRQs efficiently, without making any use of R13_irq or the IRQ stack. </span>
<span id="tl_66" class="t s4_66">• </span><span id="tm_66" class="t s4_66">FIQ mode is designed for efficient use by a single owner, using R8_fiq – R13_fiq as global variables. </span>
<span id="tn_66" class="t s4_66">In addition, unlike IRQs, FIQs are not disabled by other exceptions (apart from reset), making them </span>
<span id="to_66" class="t s4_66">the preferred type for real time interrupts, when other exceptions are being used routinely, such as </span>
<span id="tp_66" class="t s4_66">virtual memory or instruction emulation. IRQs may be disabled for unacceptably long periods of time </span>
<span id="tq_66" class="t s4_66">while these needs are being serviced. </span>
<span id="tr_66" class="t s4_66">However, if more than one real-time interrupt source is required, there is a conflict of interest. The </span>
<span id="ts_66" class="t s4_66">new mechanism allows multiple FIQ sources and minimizes the period with FIQs disabled, greatly </span>
<span id="tt_66" class="t s4_66">reducing the interrupt latency penalty. The FIQ mode registers can be allocated to the highest priority </span>
<span id="tu_66" class="t s4_66">FIQ as a single owner. </span>
<span id="tv_66" class="t s3_66">SRS – Store Return State </span>
<span id="tw_66" class="t s4_66">This instruction stores R14_&lt;current_mode&gt; and SPSR_&lt;current_mode&gt; to sequential addresses, using the </span>
<span id="tx_66" class="t s4_66">banked version of R13 for a specified mode to supply the base address (and to be written back to if base </span>
<span id="ty_66" class="t s4_66">register writeback is specified). This allows an exception handler to store its return state on a stack other </span>
<span id="tz_66" class="t s4_66">than the one automatically selected by its exception entry sequence. </span>
<span id="t10_66" class="t s4_66">The addressing mode used is a version of ARM addressing mode 4 (see </span><span id="t11_66" class="t s6_66">Addressing Mode 4 - Load and Store </span>
<span id="t12_66" class="t s6_66">Multiple </span><span id="t13_66" class="t s4_66">on page A5-41), modified so as to assume a {R14,SPSR} register list rather than using a list </span>
<span id="t14_66" class="t s4_66">specified by a bit mask in the instruction. This allows the </span><span id="t15_66" class="t v0_66 s5_66">SRS </span><span id="t16_66" class="t s4_66">instruction to access stacks in a manner </span>
<span id="t17_66" class="t s4_66">compatible with the normal use of </span><span id="t18_66" class="t v0_66 s5_66">STM </span><span id="t19_66" class="t s4_66">instructions for stack accesses. See </span><span id="t1a_66" class="t s6_66">SRS </span><span id="t1b_66" class="t s4_66">on page A4-174 for the </span>
<span id="t1c_66" class="t s4_66">instruction details. </span>
<span id="t1d_66" class="t s3_66">RFE – Return From Exception </span>
<span id="t1e_66" class="t s4_66">This instruction loads the PC and CPSR from sequential addresses. This is used to return from an exception </span>
<span id="t1f_66" class="t s4_66">which has had its return state saved using the </span><span id="t1g_66" class="t v0_66 s5_66">SRS </span><span id="t1h_66" class="t s4_66">instruction, and again uses a version of ARM addressing </span>
<span id="t1i_66" class="t s4_66">mode 4, modified this time to assume a {PC,CPSR} register list. See </span><span id="t1j_66" class="t s6_66">RFE </span><span id="t1k_66" class="t s4_66">on page A4-113 for the </span>
<span id="t1l_66" class="t s4_66">instruction details. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
