Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle pa -incremental --nodebug -L work -o toplevel.exe --prj C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/project_1/project_1.sim/sim_1/behav/toplevel.prj -top work.toplevel 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_parameters_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Write_VHDL.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Read_VHDL.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/PRAM.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/IORAM.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Control_VHDL.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CU.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ClockDivider.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CHARRAM.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CHARMAP.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/BLOCKRAM.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/vga.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/uart.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/MMU.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ipcore_dir/vga_clk.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/DDR2_Ram_Core.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/CPU.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/Clock_VHDL.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/clk133m_dcm.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ASCIIUNIT.vhd" into library work
Parsing VHDL file "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/toplevel.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" Line 108: <divunsigned> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" Line 118: <divsigned> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" Line 108. Instance divunsigned is unbound
WARNING:Simulator:648 - "C:/Users/riege/gpgit/RISC-Vhdl/RISC-Vhdl/ALU.vhd" Line 118. Instance divsigned is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture verhalten of entity Clock_VHDL [clock_vhdl_default]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture behavioral of entity clk133m_dcm [clk133m_dcm_default]
Compiling architecture obuf_v of entity OBUF [\OBUF("DONT_CARE",12,"DEFAULT","...]
Compiling architecture behavioral of entity CHARMAP [charmap_default]
Compiling architecture behavioral of entity ASCIIUNIT [asciiunit_default]
Compiling architecture behaviour of entity vga [vga_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture behavioral of entity vga_clk [vga_clk_default]
Compiling architecture cu_1 of entity CU [cu_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity ClockDivider [clockdivider_default]
Compiling architecture cpu_1 of entity CPU [cpu_default]
Compiling architecture uart_1 of entity uart [uart_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity BLOCKRAM [blockram_default]
Compiling architecture behavioral of entity PRAM [pram_default]
Compiling architecture behavioral of entity CHARRAM [charram_default]
Compiling architecture behavioral of entity IORAM [ioram_default]
Compiling architecture verhalten of entity DDR2_Write_VHDL [ddr2_write_vhdl_default]
Compiling architecture verhalten of entity DDR2_Read_VHDL [ddr2_read_vhdl_default]
Compiling architecture verhalten of entity DDR2_Control_VHDL [ddr2_control_vhdl_default]
Compiling architecture behavioral of entity MMU [mmu_default]
Compiling package ddr2_ram_core_parameters_0
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture arc of entity DDR2_Ram_Core_controller_0 [\DDR2_Ram_Core_controller_0(10,1...]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture arc of entity DDR2_Ram_Core_rd_gray_cntr [ddr2_ram_core_rd_gray_cntr_defau...]
Compiling architecture ram16x1d_v of entity RAM16X1D [\RAM16X1D("0000000000000000")\]
Compiling architecture arc of entity DDR2_Ram_Core_ram8d_0 [ddr2_ram_core_ram8d_0_default]
Compiling architecture arc of entity DDR2_Ram_Core_data_read_0 [ddr2_ram_core_data_read_0_defaul...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("1111001111000000")(0,15)\]
Compiling architecture arc_dqs_delay of entity DDR2_Ram_Core_dqs_delay [ddr2_ram_core_dqs_delay_default]
Compiling architecture fdce_v of entity FDCE [\FDCE('0')\]
Compiling architecture arc of entity DDR2_Ram_Core_fifo_0_wr_en_0 [ddr2_ram_core_fifo_0_wr_en_0_def...]
Compiling architecture arc of entity DDR2_Ram_Core_fifo_1_wr_en_0 [ddr2_ram_core_fifo_1_wr_en_0_def...]
Compiling architecture arc of entity DDR2_Ram_Core_wr_gray_cntr [ddr2_ram_core_wr_gray_cntr_defau...]
Compiling architecture arc of entity DDR2_Ram_Core_data_read_controller_0 [ddr2_ram_core_data_read_controll...]
Compiling architecture arc of entity DDR2_Ram_Core_data_write_0 [ddr2_ram_core_data_write_0_defau...]
Compiling architecture arc of entity DDR2_Ram_Core_data_path_0 [ddr2_ram_core_data_path_0_defaul...]
Compiling architecture arc of entity DDR2_Ram_Core_infrastructure [ddr2_ram_core_infrastructure_def...]
Compiling architecture fddrrse_v of entity FDDRRSE [\FDDRRSE('0')\]
Compiling architecture obufds_v of entity OBUFDS [\OBUFDS("DONT_CARE","DEFAULT","S...]
Compiling architecture arc of entity DDR2_Ram_Core_infrastructure_iobs_0 [ddr2_ram_core_infrastructure_iob...]
Compiling architecture ibuf_v of entity IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture arc of entity DDR2_Ram_Core_controller_iobs_0 [ddr2_ram_core_controller_iobs_0_...]
Compiling architecture arc of entity DDR2_Ram_Core_s3_dm_iob [ddr2_ram_core_s3_dm_iob_default]
Compiling architecture obuftds_v of entity OBUFTDS [\OBUFTDS("DONT_CARE","DEFAULT","...]
Compiling architecture ibufds_v of entity IBUFDS [\IBUFDS("DONT_CARE",false,"FALSE...]
Compiling architecture arc of entity DDR2_Ram_Core_s3_dqs_iob [ddr2_ram_core_s3_dqs_iob_default]
Compiling architecture obuft_v of entity OBUFT [\OBUFT("DONT_CARE",12,"DEFAULT",...]
Compiling architecture arc of entity DDR2_Ram_Core_s3_dq_iob [ddr2_ram_core_s3_dq_iob_default]
Compiling architecture arc of entity DDR2_Ram_Core_data_path_iobs_0 [ddr2_ram_core_data_path_iobs_0_d...]
Compiling architecture arc of entity DDR2_Ram_Core_iobs_0 [ddr2_ram_core_iobs_0_default]
Compiling architecture arc of entity DDR2_Ram_Core_top_0 [ddr2_ram_core_top_0_default]
Compiling architecture dcm_clock_divide_by_2_v of entity dcm_clock_divide_by_2 [dcm_clock_divide_by_2_default]
Compiling architecture dcm_maximum_period_check_v of entity dcm_maximum_period_check [\dcm_maximum_period_check("CLKIN...]
Compiling architecture dcm_maximum_period_check_v of entity dcm_maximum_period_check [\dcm_maximum_period_check("PSCLK...]
Compiling architecture dcm_clock_lost_v of entity dcm_clock_lost [dcm_clock_lost_default]
Compiling architecture dcm_v of entity DCM [\DCM(2.0,1,4,false,10.0,"NONE","...]
Compiling architecture arc of entity DDR2_Ram_Core_clk_dcm [ddr2_ram_core_clk_dcm_default]
Compiling architecture arc_cal_ctl of entity DDR2_Ram_Core_cal_ctl [ddr2_ram_core_cal_ctl_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture arc_tap_dly of entity DDR2_Ram_Core_tap_dly [ddr2_ram_core_tap_dly_default]
Compiling architecture arc of entity DDR2_Ram_Core_cal_top [ddr2_ram_core_cal_top_default]
Compiling architecture arc of entity DDR2_Ram_Core_infrastructure_top [ddr2_ram_core_infrastructure_top...]
Compiling architecture arc_mem_interface_top of entity DDR2_Ram_Core [ddr2_ram_core_default]
Compiling architecture behaviour of entity toplevel
Time Resolution for simulation is 1ps.
Waiting for 56 sub-compilation(s) to finish...
ERROR:Simulator:904 - Unable to remove previous simulation file isim/toplevel.exe.sim/toplevel.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Zugriff verweigert: "isim\toplevel.exe.sim\toplevel.exe"
ERROR:Simulator:861 - Failed to link the design
