#include "sage3basic.h"
#include "Assembler.h"
#include "AssemblerX86.h"
#include "AsmUnparser_compat.h"
#include "Diagnostics.h"
#include "Disassembler.h"
#include "DisassemblerPowerpc.h"
#include "DisassemblerArm.h"
#include "DisassemblerM68k.h"
#include "DisassemblerMips.h"
#include "DisassemblerX86.h"
#include "BinaryLoader.h"
#include "Partitioner.h"
#include "stringify.h"

#include <stdarg.h>

namespace rose {
namespace BinaryAnalysis {

using namespace Diagnostics;
using namespace StringUtility;

/* See header file for full documentation of all methods in this file. */


/* Mutex for class-wide operations (such as adjusting Disassembler::disassemblers) */
RTS_mutex_t Disassembler::class_mutex = RTS_MUTEX_INITIALIZER(RTS_LAYER_DISASSEMBLER_CLASS);

/* List of disassembler subclasses (protect with class_mutex) */
std::vector<Disassembler*> Disassembler::disassemblers;

/* Diagnostics */
Sawyer::Message::Facility Disassembler::mlog;
double Disassembler::progress_interval = -1.0;          // negative turns it off
double Disassembler::progress_time = 0.0;

void Disassembler::initDiagnostics() {
    static bool initialized = false;
    if (!initialized) {
        initialized = true;
        mlog = Sawyer::Message::Facility("rose::BinaryAnalysis::Disassembler", Diagnostics::destination);
        Diagnostics::mfacilities.insert(mlog);
    }
}
    
/* Hook for construction */
void Disassembler::ctor() {
    memset(&progress_time, 0, sizeof progress_time);
}

void
Disassembler::Exception::print(std::ostream &o) const
{
    if (insn) {
        o <<"disassembly failed at " <<addrToString(ip)
          <<" [" <<unparseInstruction(insn) <<"]"
          <<": " <<what();
    } else if (ip>0) {
        o <<"disassembly failed at " <<addrToString(ip);
        if (!bytes.empty()) {
            for (size_t i=0; i<bytes.size(); i++) {
                o <<(i>0?", ":"[")
                  <<std::hex <<std::setfill('0') <<std::setw(2)
                  <<"0x" <<bytes[i]
                  <<std::dec <<std::setfill(' ') <<std::setw(1);
            }
            o <<"] at bit " <<bit;
        }
    } else {
        o <<what();
    }
}

std::ostream &
operator<<(std::ostream &o, const Disassembler::Exception &e)
{
    e.print(o);
    return o;
}

unsigned
Disassembler::parse_switches(const std::string &s, unsigned flags)
{
    size_t at=0;
    while (at<s.size()) {
        enum { SET_BIT, CLEAR_BIT, SET_VALUE, NOT_SPECIFIED } howset = NOT_SPECIFIED;

        if (s[at]=='-') {
            howset = CLEAR_BIT;
            at++;
        } else if (s[at]=='+') {
            howset = SET_BIT;
            at++;
        } else if (s[at]=='=') {
            howset = SET_VALUE;
            at++;
        }
        if (at>=s.size())
            throw Exception("heuristic name must follow qualifier");
        
             
        size_t comma = s.find(",", at);
        std::string word = std::string(s, at, comma-at);
        if (word.size()==0)
            throw Exception("heuristic name must follow comma");
        
        unsigned bits = 0;
        if (word == "following") {
            bits = SEARCH_FOLLOWING;
        } else if (word == "immediate") {
            bits = SEARCH_IMMEDIATE;
        } else if (word == "words") {
            bits = SEARCH_WORDS;
        } else if (word == "allbytes") {
            bits = SEARCH_ALLBYTES;
        } else if (word == "unused") {
            bits = SEARCH_UNUSED;
        } else if (word == "nonexe") {
            bits = SEARCH_NONEXE;
        } else if (word == "deadend") {
            bits = SEARCH_DEADEND;
        } else if (word == "unknown") {
            bits = SEARCH_UNKNOWN;
        } else if (word == "funcsyms") {
            bits = SEARCH_FUNCSYMS;
        } else if (word == "default") {
            bits = SEARCH_DEFAULT;
            if (howset==NOT_SPECIFIED) howset = SET_VALUE;
        } else if (isdigit(word[0])) {
            bits = strtol(word.c_str(), NULL, 0);
        } else {
            throw Exception("unknown disassembler heuristic: " + word);
        }

        switch (howset) {
            case SET_VALUE:
                flags = 0;
            case NOT_SPECIFIED:
            case SET_BIT:
                flags |= bits;
                break;
            case CLEAR_BIT:
                flags &= ~bits;
                break;
        }

        at = comma==std::string::npos ? s.size() : comma+1;
    }
    return flags;
}

/* Initialize the class. Thread safe. */
void
Disassembler::initclass()
{
    RTS_INIT_RECURSIVE(class_mutex) {
        register_subclass(new DisassemblerArm());
        register_subclass(new DisassemblerPowerpc());
        register_subclass(new DisassemblerM68k(m68k_freescale_isab));
        register_subclass(new DisassemblerMips());
        register_subclass(new DisassemblerX86(2)); /*16-bit*/
        register_subclass(new DisassemblerX86(4)); /*32-bit*/
        register_subclass(new DisassemblerX86(8)); /*64-bit*/
    } RTS_INIT_END;
}

/* Class method to register a new disassembler subclass. Thread safe. */
void
Disassembler::register_subclass(Disassembler *factory)
{
    initclass();
    RTS_MUTEX(class_mutex) {
        ASSERT_not_null(factory);
        disassemblers.push_back(factory);
    } RTS_MUTEX_END;
}

/* Class method. Thread safe by virtue of lookup(SgAsmGenericHeader*). */
Disassembler *
Disassembler::lookup(SgAsmInterpretation *interp)
{
    Disassembler *retval=NULL;
    const SgAsmGenericHeaderPtrList &headers = interp->get_headers()->get_headers();
    for (size_t i=0; i<headers.size(); i++) {
        Disassembler *candidate = lookup(headers[i]);
        if (retval && retval!=candidate)
            throw Exception("interpretation has multiple disassemblers");
        retval = candidate;
    }
    return retval;
}

/* Class method. Thread safe. */
Disassembler *
Disassembler::lookup(SgAsmGenericHeader *header)
{
    initclass();
    Disassembler *retval = NULL;

    RTS_MUTEX(class_mutex) {
        for (size_t i=disassemblers.size(); i>0 && !retval; --i) {
            if (disassemblers[i-1]->can_disassemble(header))
                retval = disassemblers[i-1];
        }
    } RTS_MUTEX_END;
    
    if (retval)
        return retval;
    throw Exception("no disassembler for architecture");
}

// Class method
Disassembler *
Disassembler::lookup(const std::string &name)
{
    if (0==name.compare("list")) {
        std::cout <<"The following ISAs are supported:\n"
                  <<"  amd64\n"
                  <<"  arm\n"
                  <<"  coldfire\n"
                  <<"  i386\n"
                  <<"  m68040\n"
                  <<"  mips\n"
                  <<"  ppc\n";
        exit(0);
    } else if (0==name.compare("arm")) {
        return new DisassemblerArm();
    } else if (0==name.compare("ppc")) {
        return new DisassemblerPowerpc();
    } else if (0==name.compare("mips")) {
        return new DisassemblerMips();
    } else if (0==name.compare("i386")) {
        return new DisassemblerX86(4);
    } else if (0==name.compare("amd64")) {
        return new DisassemblerX86(8);
    } else if (0==name.compare("m68040")) {
        return new DisassemblerM68k(m68k_68040);
    } else if (0==name.compare("coldfire")) {
        return new DisassemblerM68k(m68k_freescale_emacb);
    } else {
        throw std::runtime_error("invalid ISA name \""+name+"\"; use --isa=list");
    }
}

/* High-level function for disassembling a whole interpretation. */
void
Disassembler::disassemble(SgAsmInterpretation *interp, AddressSet *successors, BadMap *bad)
{
    InstructionMap insns = disassembleInterp(interp, successors, bad);
    Partitioner *p = p_partitioner ? p_partitioner : new Partitioner;
    SgAsmBlock *top = p->partition(interp, insns, interp->get_map());
    interp->set_global_block(top);
    top->set_parent(interp);
    if (!p_partitioner)
        delete p;
}

/* Class method for backward compatability with the old Disassembler name space.
 * Not thread safe because Partitioner::Partitioner is not. */
void
Disassembler::disassembleInterpretation(SgAsmInterpretation *interp)
{
    /* Create a new disassembler so we can modify its behavior locally. */
    Disassembler *disassembler = Disassembler::lookup(interp);
    ASSERT_not_null(disassembler);
    disassembler = disassembler->clone();
    ASSERT_not_null(disassembler);

    /* Search methods specified with "-rose:disassembler_search" are stored in the SgFile object. Use them rather than the
     * defaults built into the Disassembler class. */
    SgNode *file = SageInterface::getEnclosingNode<SgFile>(interp);
    ASSERT_not_null(file);
    disassembler->set_search(isSgFile(file)->get_disassemblerSearchHeuristics());

    /* Partitioning methods are specified with "-rose:partitioner_search" and are stored in SgFile also. Use them rather than
     * the default partitioner. */
    Partitioner *partitioner = new Partitioner;
    partitioner->set_search(isSgFile(file)->get_partitionerSearchHeuristics());

    /* Partitioner configuration file specified with "-rose:partitioner_config" is stored in SgFile. Use it rather than
     * the default configuration file. */
    partitioner->load_config(isSgFile(file)->get_partitionerConfigurationFileName());

    disassembler->set_partitioner(partitioner);
    disassembler->disassemble(interp, NULL, NULL);

    delete disassembler;
    delete partitioner;
}

/* Accessor */
void
Disassembler::set_wordsize(size_t n)
{
    ASSERT_require(n>0);
    ASSERT_require(n<=sizeof(rose_addr_t));
    p_wordsize = n;
}

/* Accessor */
void
Disassembler::set_alignment(size_t n)
{
#ifndef NDEBUG
    int nbits=0;
    for (size_t i=0; i<8*sizeof(n); i++)
        nbits += (((size_t)1<<i) & n) ? 1 : 0;
    ASSERT_require(1==nbits);
#endif
    p_alignment = n;
}

/* Set progress reporting values. */
void
Disassembler::set_progress_reporting(double min_interval)
{
    RTS_MUTEX(class_mutex) {
        progress_interval = min_interval;
    } RTS_MUTEX_END;
}

/* Update progress, keeping track of the number of instructions disassembled. */
void
Disassembler::update_progress(SgAsmInstruction *insn)
{
    RTS_MUTEX(class_mutex) {
        if (insn) {
            ++p_ndisassembled;
            if (progress_interval>=0 && mlog[INFO]) {
                double curtime = Sawyer::Message::now();
                if (curtime - progress_time >= progress_interval) {
                    if (p_ndisassembled > 1) { // skip first message per disassembler object, but count the time
                        mlog[INFO] <<"at va " <<addrToString(insn->get_address())
                                   <<", disassembled " <<plural(p_ndisassembled, "instructions") <<"\n";
                    }
                    progress_time = curtime;
                }
            }
        }
    } RTS_MUTEX_END;
}

/* Disassemble one instruction. */
SgAsmInstruction *
Disassembler::disassembleOne(const unsigned char *buf, rose_addr_t buf_va, size_t buf_size, rose_addr_t start_va,
                             AddressSet *successors)
{
    MemoryMap map;
    map.insert(AddressInterval::baseSize(buf_va, buf_size),
               MemoryMap::Segment::staticInstance(buf, buf_size, MemoryMap::READABLE|MemoryMap::EXECUTABLE,
                                                  "disassembleOne temp"));
    return disassembleOne(&map, start_va, successors);
}

/* Disassemble one basic block. */
Disassembler::InstructionMap
Disassembler::disassembleBlock(const MemoryMap *map, rose_addr_t start_va, AddressSet *successors, InstructionMap *cache)
{
    Stream trace(mlog[TRACE]);
    InstructionMap insns;
    SgAsmInstruction *insn;
    rose_addr_t va=0, next_va=start_va;

    trace <<"disassembling basic block at " <<addrToString(start_va) <<"\n";

    do { /*tail recursion*/

        /* Disassemble each instruction of what we naively consider to be a basic block (semantic analysis may prove
         * otherwise). This loop exits locally if we reach an address that cannot be disassembled (and we're not calling
         * make_unknown_instruction()) or we reach an instruction that naively terminates a basic block.  In the former case,
         * INSN will be the last instruction, VA is its virtual address, and NEXT_VA is the address of the following
         * instruction; otherwise INSN is null, VA is the address where disassembly failed, and NEXT_VA is meaningless. */
        while (1) {
            va = next_va;
            insn = cache ? cache->get_value_or(va, NULL) : NULL;

            try {
                if (!insn) {
                    insn = disassembleOne(map, va, NULL);
                    if (cache)
                        cache->insert(std::make_pair(va, insn));
                }
            } catch(const Exception &e) {
                if ((p_search & SEARCH_UNKNOWN) && e.bytes.size()>0) {
                    insn = make_unknown_instruction(e);
                    if (cache)
                        cache->insert(std::make_pair(va, insn));
                } else {
                    if (cache)
                        cache->insert(std::make_pair(va, (SgAsmInstruction*)0));
                    if (insns.size()==0 || !(p_search & SEARCH_DEADEND)) {
                        trace <<"  disassembly failed at " <<addrToString(e.ip)
                              <<" in block " <<addrToString(start_va) <<": " <<e.what()<<"\n";
                        if (!cache) {
                            for (InstructionMap::iterator ii=insns.begin(); ii!=insns.end(); ++ii)
                                SageInterface::deleteAST(ii->second);
                        }
                        throw;
                    }
                    /* Terminate tail recursion. Make sure we don't try to disassemble here again within this call, even if
                     * semantic analysis can prove that the next instruction address is the only possible successor. */
                    insn = NULL;
                    break;
                }
            }
            ASSERT_not_null(insn);
            next_va = va + insn->get_size();
            insns.insert(std::make_pair(va, insn));

            /* Is this the end of a basic block? This is naive logic that bases the decision only on the single instruction.
             * A more thorough analysis can be performed below in the get_block_successors() call. */          
            if (insn->terminatesBasicBlock()) {
                trace <<"  block " <<addrToString(start_va) <<" naively terminated at " <<addrToString(va)
                      <<" by " <<unparseMnemonic(insn) <<"\n";
                break;
            }
        }

        /* Try to figure out the successor addresses.  If we can prove that the only successor is the address following the
         * last instruction then we can continue disassembling as if this were a single basic block. */
        bool complete=false;
        AddressSet suc = get_block_successors(insns, &complete);
        if (insn && complete && suc.size()==1 && *(suc.begin())==next_va) {
            trace <<"  semantic analysis proves block " <<addrToString(start_va) <<" continues after " <<addrToString(va) <<"\n";
        } else {
            insn = NULL; /*terminate recursion*/
        }

        /* Save block successors in return value before we exit scope */
        if (!insn && successors) {
            successors->insert(suc.begin(), suc.end());
            if (trace) {
                trace <<"  block " <<addrToString(start_va) <<" successors:";
                for (AddressSet::iterator si=suc.begin(); si!=suc.end(); si++)
                    trace <<" " <<addrToString(*si);
                trace <<"\n";
            }
        }
    } while (insn);
    return insns;
}

/* Disassemble one basic block. */
Disassembler::InstructionMap
Disassembler::disassembleBlock(const unsigned char *buf, rose_addr_t buf_va, size_t buf_size, rose_addr_t start_va,
                               AddressSet *successors, InstructionMap *cache)
{
    MemoryMap map;
    map.insert(AddressInterval::baseSize(buf_va, buf_size),
               MemoryMap::Segment::staticInstance(buf, buf_size, MemoryMap::READABLE|MemoryMap::EXECUTABLE,
                                                  "disassemblBlock temp"));
    return disassembleBlock(&map, start_va, successors, cache);
}

/* Disassemble reachable instructions from a buffer */
Disassembler::InstructionMap
Disassembler::disassembleBuffer(const MemoryMap *map, size_t start_va, AddressSet *successors, BadMap *bad)
{
    AddressSet worklist;
    worklist.insert(start_va);
    return disassembleBuffer(map, worklist, successors, bad);
}

/* Disassemble reachable instructions from a buffer */
Disassembler::InstructionMap
Disassembler::disassembleBuffer(const MemoryMap *map, AddressSet worklist, AddressSet *successors, BadMap *bad)
{
    InstructionMap insns;

    // Helps speed up disassembleBlock() when SEARCH_DEADEND si disabled.  The destructor deletes all the instruction ASTs,
    // so call InstructionCache.clear() first if you want to keep them.  Doing it this way (rather than deleting them in
    // an exception handler) allows for better debugging--gdb will show you where the exception occurred rather than where we
    // re-throw it.
    struct InstructionCache: InstructionMap {
        ~InstructionCache() {
            for (iterator ii=begin(); ii!=end(); ++ii)
                SageInterface::deleteAST(ii->second);
        }
    } icache;

    rose_addr_t next_search = 0;

    /* Per-buffer search methods */
    if (p_search & SEARCH_WORDS)
        search_words(&worklist, map, icache);

    /* Look for more addresses */
    if (worklist.size()==0 && (p_search & (SEARCH_ALLBYTES|SEARCH_UNUSED))) {
        bool avoid_overlap = (p_search & SEARCH_UNUSED) ? true : false;
        search_next_address(&worklist, next_search, map, insns, icache, avoid_overlap);
        if (worklist.size()>0)
            next_search = *(--worklist.end())+1;
    }

    while (worklist.size()>0) {
        /* Get next address to disassemble */
        AddressSet::iterator i = worklist.begin();
        rose_addr_t va = *i;
        worklist.erase(i);

        if (insns.find(va)!=insns.end() || (bad && bad->find(va)!=bad->end())) {
            /* Skip this if we've already tried to disassemble it. */
        } else if (!map->at(va).exists()) {
            /* Any address that's outside the range we're allowed to work on will be added to the successors. */
            if (successors)
                successors->insert(va);
        } else {
            /* Disassemble a basic block and add successors to the work list. If a disassembly error occurs then
             * disassembleBlock() will throw an exception that we'll add to the bad list. We must be careful when adding the
             * basic block's instructions to the return value: although we check above to prevent disassembling the same
             * basic block more than once, it's still possible that two basic blocks could overlap (e.g., block A could start
             * at the second instruction of block B, or on a viariable-size instruction architecture, block A could start
             * between instructions of block B and then become synchronized with B). */
            InstructionMap bb;
            try {
                bb = disassembleBlock(map, va, &worklist, &icache);
                insns.insert(bb.begin(), bb.end()); /*not inserted if already existing*/
                ASSERT_require(icache.exists(va));
            } catch(const Exception &e) {
                if (bad)
                    bad->insert(std::make_pair(va, e));
            }

            /* Per-basicblock search methods */
            if (p_search & SEARCH_FOLLOWING)
                search_following(&worklist, bb, va, map, icache);
            if (p_search & SEARCH_IMMEDIATE)
                search_immediate(&worklist, bb, map, icache);
        }

        /* Look for more addresses */
        if (worklist.size()==0 && (p_search & (SEARCH_ALLBYTES|SEARCH_UNUSED))) {
            bool avoid_overlap = (p_search & SEARCH_UNUSED) ? true : false;
            search_next_address(&worklist, next_search, map, insns, icache, avoid_overlap);
            if (worklist.size()>0)
                next_search = *(--worklist.end())+1;
        }
    }

    icache.clear();                                     // don't let the destructor delete the instructions
    return insns;
}

/* Add basic block following address to work list. */
void
Disassembler::search_following(AddressSet *worklist, const InstructionMap &bb, rose_addr_t bb_va, const MemoryMap *map,
                               const InstructionMap &tried)
{
    rose_addr_t following_va = 0;
    if (bb.empty()) {
        following_va = bb_va+1;
    } else {
        InstructionMap::const_iterator bbi = bb.end();
        --bbi;
        SgAsmInstruction *last_insn = bbi->second;
        following_va = last_insn->get_address() + last_insn->get_size();
    }

    if (map->at(following_va).exists() && !tried.exists(following_va)) {
        if (mlog[TRACE] && worklist->find(following_va)==worklist->end())
            mlog[TRACE] <<"at " <<addrToString(bb_va) <<": SEARCH_FOLLOWING added " <<addrToString(following_va) <<"\n";
        worklist->insert(following_va);
    }
}

/* Add values of immediate operands to work list */
void
Disassembler::search_immediate(AddressSet *worklist, const InstructionMap &bb,  const MemoryMap *map, const InstructionMap &tried)
{
    for (InstructionMap::const_iterator bbi=bb.begin(); bbi!=bb.end(); bbi++) {
        const std::vector<SgAsmExpression*> &operands = bbi->second->get_operandList()->get_operands();
        for (size_t i=0; i<operands.size(); i++) {
            uint64_t constant=0;
            if (SgAsmIntegerValueExpression *ival = isSgAsmIntegerValueExpression(operands[i])) {
                size_t nbits = ival->get_significantBits();
                if (nbits!=16 && nbits!=32 && nbits!=64)
                    continue; /* Not an appropriately-sized constant */
                constant = ival->get_value();
            }
            if (map->at(constant).exists() && !tried.exists(constant)) {
                if (mlog[TRACE] && worklist->find(constant)==worklist->end())
                    mlog[TRACE] <<"at " <<addrToString(bbi->first) <<": SEARCH_IMMEDIATE added " <<addrToString(constant) <<"\n";
                worklist->insert(constant);
            }
        }
    }
}

/* Add word-aligned values to work list */
void
Disassembler::search_words(AddressSet *worklist, const MemoryMap *map, const InstructionMap &tried)
{
    if (map->isEmpty())
        return;

    rose_addr_t va = ALIGN_UP(map->hull().least(), get_alignment());
    rose_addr_t constant = 0;                           // value read from memory
    ASSERT_require(get_wordsize() <= sizeof constant);
    uint8_t buf[sizeof constant];
    while (AddressInterval accessed = map->atOrAfter(va).limit(sizeof buf).read(buf)) {
        if (accessed.size()==sizeof buf) {
            constant = 0;
            for (size_t i=0; i<sizeof buf; i++) {
                switch (get_sex()) {
                    case ByteOrder::ORDER_LSB:
                        constant |= buf[i] << (8*i);
                        break;
                    case ByteOrder::ORDER_MSB:
                        constant |= buf[i] << (8*(get_wordsize()-(i+1)));
                        break;
                    default:
                        ASSERT_not_implemented("byte order " + stringifyByteOrderEndianness(get_sex()));
                }
            }
            if (map->at(constant).exists() && !tried.exists(constant)) {
                if (mlog[TRACE] && worklist->find(constant)==worklist->end())
                    mlog[TRACE] <<"at " <<addrToString(va) <<": SEARCH_WORD added " <<addrToString(constant) <<"\n";
                worklist->insert(constant);
            }
            va += accessed.least() + get_alignment();
        }
    }
}

/* Find next unused address. */
void
Disassembler::search_next_address(AddressSet *worklist, rose_addr_t start_va, const MemoryMap *map,
                                  const InstructionMap &insns, const InstructionMap &tried, bool avoid_overlap)
{
    /* Assume a maximum instruction size so that while we search backward (by virtual address) through previously
     * disassembled instructions we don't have to go all the way to the beginning of the instruction map to prove that an
     * instruction doesn't overlap with a specified address. */
    rose_addr_t next_va = start_va;

    while (1) {

        /* Advance to the next valid mapped address if necessary by scanning for the first map element that has a higher
         * virtual address and is executable. */
        MemoryMap::ConstNodeIterator si = map->atOrAfter(next_va).require(MemoryMap::EXECUTABLE).findNode();
        if (si == map->nodes().end())
            return;                                     // no subsequent valid mapped address
        const AddressInterval &range = si->key();
        const MemoryMap::Segment &segment = si->value();
        ASSERT_require(range.greatest()>=next_va);
        ASSERT_require((segment.accessibility() & MemoryMap::EXECUTABLE) != 0);
        next_va = std::max(next_va, range.least());

        /* If we tried to disassemble at this address and failed, then try the next address. */
        if (tried.exists(next_va)) {
            next_va++;
            continue; /*tail recursion*/
        }

        if (avoid_overlap) {
            /* Are there any instructions that overlap with this address? */
            SgAsmInstruction *overlap = find_instruction_containing(insns, next_va);
            if (overlap) {
                next_va = overlap->get_address() + overlap->get_size() + 1;
                continue; /*tail recursion*/
            }
        } else if (insns.find(next_va)!=insns.end()) {
            /* There is an instruction starting at this address */
            next_va++;
            continue; /*tail recursion*/
        }

        mlog[TRACE] <<"at " <<addrToString(start_va)
                    <<": SEARCH_" <<(avoid_overlap?"UNUSED":"ALLBYTES")
                    <<" added " <<addrToString(next_va) <<"\n";

        worklist->insert(next_va);
        return;
    }
}

void
Disassembler::search_function_symbols(AddressSet *worklist, const MemoryMap *map, SgAsmGenericHeader *header)
{
    struct T: public AstSimpleProcessing {
        Disassembler *d;
        AddressSet *worklist;
        const MemoryMap *map;
        T(Disassembler *d, AddressSet *worklist, const MemoryMap *map): d(d), worklist(worklist), map(map) {}
        void visit(SgNode *node) {
            SgAsmGenericSymbol *symbol = isSgAsmGenericSymbol(node);
            if (symbol && symbol->get_type()==SgAsmGenericSymbol::SYM_FUNC) {
                SgAsmGenericSection *section = symbol->get_bound();
                if (section && (section->is_mapped() || section->get_contains_code())) {
                    rose_addr_t va = section->get_mapped_actual_va();
                    if (map->at(va).exists()) {
                        d->mlog[TRACE] <<"SEARCH_FUNCSYMS added " <<addrToString(va)
                                       <<" for \"" <<symbol->get_name()->get_string(true) <<"\"\n";
                        worklist->insert(va);
                    }
                }
            }
        }
    } t(this, worklist, map);
    t.traverse(header, preorder);
}

SgAsmInstruction *
Disassembler::find_instruction_containing(const InstructionMap &insns, rose_addr_t va)
{
    const size_t max_insns_size = 16;
    InstructionMap::const_iterator ii=insns.upper_bound(va);
    if (ii==insns.begin())
        return NULL;
    while (1) {
        --ii;
        ASSERT_require(ii->first <= va);
        if (ii->first + max_insns_size < va)
            return NULL;
        if (ii->first + ii->second->get_size() > va)
            return ii->second;
        if (ii==insns.begin())
            return NULL;
    }
}
    
/* Disassemble reachable instructions from a buffer */
Disassembler::InstructionMap
Disassembler::disassembleBuffer(const unsigned char *buf, rose_addr_t buf_va, size_t buf_size, rose_addr_t start_va,
                                AddressSet *successors, BadMap *bad)
{
    MemoryMap map;
    map.insert(AddressInterval::baseSize(buf_va, buf_size),
               MemoryMap::Segment::staticInstance(buf, buf_size, MemoryMap::READABLE | MemoryMap::EXECUTABLE,
                                                  "disassembleBuffer temp"));
    return disassembleBuffer(&map, start_va, successors, bad);
}

/* Disassemble instructions in a single section. */
Disassembler::InstructionMap
Disassembler::disassembleSection(SgAsmGenericSection *section, rose_addr_t section_va, rose_addr_t start_offset,
                                 AddressSet *successors, BadMap *bad)
{
    SgAsmGenericFile *file = section->get_file();
    ASSERT_not_null(file);
    const uint8_t *file_buf = &(file->get_data()[0]);

    MemoryMap map;
    map.insert(AddressInterval::baseSize(section_va, section->get_size()),
               MemoryMap::Segment::staticInstance(file_buf, section->get_size(), MemoryMap::READABLE | MemoryMap::EXECUTABLE,
                                                  section->get_name()->get_string()));
    return disassembleBuffer(&map, section_va+start_offset, successors, bad);
}

/* Disassemble instructions for an interpretation (set of headers) */
Disassembler::InstructionMap
Disassembler::disassembleInterp(SgAsmInterpretation *interp, AddressSet *successors, BadMap *bad)
{
    Stream trace(mlog[DEBUG]);
    const SgAsmGenericHeaderPtrList &headers = interp->get_headers()->get_headers();
    AddressSet worklist;

    /* Use the register dictionary attached to the interpretation, if any. */
    if (interp->get_registers())
        set_registers(interp->get_registers());

    /* Use the memory map attached to the interpretation, or build a new one and attach it. */
    MemoryMap *map = interp->get_map();
    if (!map) {
        trace <<"no memory map; remapping all sections\n";
        BinaryLoader *loader = BinaryLoader::lookup(interp);
        ASSERT_not_null(loader);
        loader = loader->clone();
        ASSERT_not_null(loader);
        loader->set_perform_dynamic_linking(false);
        loader->set_perform_remap(true);
        loader->set_perform_relocations(false);
        loader->load(interp);
        map = interp->get_map();
    }
    ASSERT_not_null(map);
    if (trace) {
        trace <<"MemoryMap for disassembly:\n";
        map->dump(trace, "    ");
    }

    /* Seed disassembly with entry points and function symbols from each header. */
    for (size_t i=0; i<headers.size(); i++) {
        SgRVAList entry_rvalist = headers[i]->get_entry_rvas();
        for (size_t j=0; j<entry_rvalist.size(); j++) {
            rose_addr_t entry_va = entry_rvalist[j].get_rva() + headers[i]->get_base_va();
            worklist.insert(entry_va);
            trace <<"at " <<addrToString(entry_va) <<": entry point\n";
        }
        if (p_search & SEARCH_FUNCSYMS)
            search_function_symbols(&worklist, map, headers[i]);
    }

    /* Do not require execute permission if the user wants to disassemble everything. */
    /* FIXME: Not thread safe! [RPM 2011-01-27] */
    unsigned orig_protections = get_protection();
    if (p_search & SEARCH_NONEXE)
        set_protection(orig_protections & ~MemoryMap::EXECUTABLE);

    /* Disassemble all that we've mapped, according to aggressiveness settings. */
    InstructionMap retval;
    try {
        retval = disassembleBuffer(map, worklist, successors, bad);
    } catch (...) {
        set_protection(orig_protections);
        throw;
    }

#if 0
    /* Mark the parts of the file corresponding to the instructions as having been referenced, since this is part of parsing.
     *
     * NOTE: I turned this off because it's slow if there's a lot of instructions (e.g., about 20s/million instructions on my
     *       machine). If the user really needs to know this information they can probably calculate it using an ExtentMap and
     *       traversing the instructions in the final AST.  Another problem is that since the disassembler runs before the
     *       partitioner, and the partitioner might throw away unused instructions, calculating the references here in the
     *       disassembler is not accurate.  [RPM 2010-04-30]
     *
     * NOTE: Since mark_referenced_instructions() is not thread safe, its inclusion here would cause this method to be not
     *       thread safe also. [RPM 2011-01-27] */
    mark_referenced_instructions(interp, map, retval);
#endif

    return retval;
}
        
/* Re-read instruction bytes from file if necessary in order to mark them as referenced. */
void
Disassembler::mark_referenced_instructions(SgAsmInterpretation *interp, const MemoryMap *map, const InstructionMap &insns)
{
    unsigned char buf[32];
    SgAsmGenericFile *file = NULL;
    const SgAsmGenericFilePtrList &files = interp->get_files();
    bool was_tracking = false; // only valid when file!=NULL  (value here is to shut of used-before-defined warnings from GCC)
    MemoryMap::ConstNodeIterator si = map->nodes().end();

    /* Re-read each instruction so the file has a chance to track the reference. */
    try {
        for (InstructionMap::const_iterator ii=insns.begin(); ii!=insns.end(); ++ii) {
            SgAsmInstruction *insn = ii->second;
            ASSERT_require(insn->get_size()<=sizeof buf);
            rose_addr_t va = insn->get_address();
            size_t nbytes = insn->get_size();

            while (nbytes>0) {
                /* Find the memory map segment and the file that goes with that segment (if any) */
                if (si==map->nodes().end() || !si->key().isContaining(va)) {
                    if (file) {
                        file->set_tracking_references(was_tracking);
                        file = NULL;
                    }
                    si = map->at(va).findNode();
                    if (si==map->nodes().end()) {
                        /* This byte of the instruction is not mapped. Perhaps the next one is. */
                        ++va;
                        --nbytes;
                        continue;
                    }

                    /* Find the file that goes with this segment. */
                    for (size_t i=0; i<files.size(); i++) {
                        if (&(files[i]->get_data()[0]) == si->value().buffer()->data()) {
                            file = files[i];
                            was_tracking = file->get_tracking_references();
                            file->set_tracking_references(true);
                            break;
                        }
                    }
                }

                /* Read the file for its reference tracking side effect. */
                size_t sgmt_offset = va - si->key().least();
                size_t n = std::min(nbytes, (size_t)si->key().size()-sgmt_offset);
                if (file) {
                    size_t file_offset = si->value().offset() + sgmt_offset;
                    file->read_content(file_offset, buf, n, false);
                }
                nbytes -= n;
                va += n;
            }
        }
        if (file)
            file->set_tracking_references(was_tracking);
    } catch(...) {
        if (file)
            file->set_tracking_references(was_tracking);
        throw;
    }
}

/* Add last instruction's successors to returned successors. */
Disassembler::AddressSet
Disassembler::get_block_successors(const InstructionMap& insns, bool *complete)
{
    std::vector<SgAsmInstruction*> block;
    for (InstructionMap::const_iterator ii=insns.begin(); ii!=insns.end(); ++ii)
        block.push_back(ii->second);
    Disassembler::AddressSet successors = block.front()->getSuccessors(block, complete);

    /* For the purposes of disassembly, assume that a CALL instruction eventually executes a RET that causes execution to
     * resume at the address following the CALL. This is true 99% of the time.  Higher software layers (e.g., Partitioner) may
     * make other assumptions, which is why this code is not in SgAsmX86Instruction::getSuccessors(). [RPM 2010-05-09] */
    rose_addr_t target, return_va;
    SgAsmInstruction *last_insn = block.back();
    if (last_insn->isFunctionCallSlow(block, &target, &return_va))
        successors.insert(return_va);

    return successors;
}

} // namespace
} // namespace
