# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/uarttxbuf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:47 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 20:04:47 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/regrce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:47 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 20:04:47 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/printable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:47 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 20:04:48 on Jun 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/lfsr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:48 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 20:04:48 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/latticehx1k.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:48 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 20:04:48 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/Lab4_140L.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:48 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 20:04:48 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/fake_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:48 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 20:04:48 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/fake_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:48 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:04:48 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/fake_buart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:48 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 20:04:48 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:48 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 20:04:48 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:48 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 20:04:48 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab4 {C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:48 on Jun 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab4" C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 20:04:48 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:59 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v 
# -- Compiling module asciiHex2Bin
# 
# Top level modules:
# 	asciiHex2Bin
# End time: 20:06:59 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:59 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v 
# -- Compiling module bin2AsciiHex
# 
# Top level modules:
# 	bin2AsciiHex
# End time: 20:06:59 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:59 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 20:06:59 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:59 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v 
# -- Compiling module decodeKeysL4
# 
# Top level modules:
# 	decodeKeysL4
# End time: 20:06:59 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:59 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 20:06:59 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:59 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 20:06:59 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:59 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:06:59 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:59 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 20:06:59 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:59 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 20:06:59 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:00 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	latticehx1k
# End time: 20:07:00 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:00 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 20:07:00 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:00 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/printable.v 
# -- Compiling module printable
# 
# Top level modules:
# 	printable
# End time: 20:07:00 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:00 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 20:07:00 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:00 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 20:07:00 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:00 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 20:07:00 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:00 on Jun 02,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab4/uarttxbuf.v 
# -- Compiling module uartTxBuf
# -- Compiling module emitcrlf_fsm
# -- Compiling module tx_fsm
# 
# Top level modules:
# 	uartTxBuf
# End time: 20:07:00 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# vsim work.top_sft 
# Start time: 20:07:09 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/latticehx1k/uut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Arman  Hostname: ARMAN-PC  ProcessID: 6300
#           Attempting to use alternate WLF file "./wlft2iqif6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2iqif6
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/scdp/*
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/scctrl/*
run -all
# L00000000
# Eabcd!
# 005416263646
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:05 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 20:13:05 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:13:10 on Jun 02,2019, Elapsed time: 0:06:01
# Errors: 0, Warnings: 2
# vsim work.top_sft 
# Start time: 20:13:10 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
run -all
# L00000000
# Eabcd!
# 005416263646
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/scctrl/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Arman  Hostname: ARMAN-PC  ProcessID: 6300
#           Attempting to use alternate WLF file "./wlft2w81zx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2w81zx
restart
# Closing VCD file "lab4.vcd"
run -all
# L00000000
# Eabcd!
# 005416263646
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:01 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 20:34:01 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:34:05 on Jun 02,2019, Elapsed time: 0:20:55
# Errors: 0, Warnings: 2
# vsim work.top_sft 
# Start time: 20:34:05 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
run -all
# L00000000
# Eabcd!
# 005416263646
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:57 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# ** Error: (vlog-13036) C:/Users/Arman/Desktop/Lab4/Lab4_140L.v(346): near "++": Operator only allowed in SystemVerilog.
# End time: 20:37:57 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:10 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 20:41:10 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:41:13 on Jun 02,2019, Elapsed time: 0:07:08
# Errors: 1, Warnings: 0
# vsim work.top_sft 
# Start time: 20:41:13 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
run -all
# L00000000
# Eabcd!
# 5416263646
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/scdp/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Arman  Hostname: ARMAN-PC  ProcessID: 6300
#           Attempting to use alternate WLF file "./wlftrdjir6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrdjir6
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/scctrl/*
restart
# Closing VCD file "lab4.vcd"
run -all
# L00000000
# Eabcd!
# 5416263646
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:44 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 20:49:44 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:49:47 on Jun 02,2019, Elapsed time: 0:08:34
# Errors: 5, Warnings: 3
# vsim work.top_sft 
# Start time: 20:49:47 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
run -all
# L00000000
# Eabcd!
# 4561626364
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:25 on Jun 02,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab4/Lab4_140L.v 
# -- Compiling module Lab4_140L
# -- Compiling module scdp
# -- Compiling module scctrl
# 
# Top level modules:
# 	Lab4_140L
# End time: 20:50:25 on Jun 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:50:28 on Jun 02,2019, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 20:50:28 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
run -all
# L00000000
# Eabcd!
# 4561626364
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
vsim work.top_sft
# End time: 20:50:45 on Jun 02,2019, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 20:50:45 on Jun 02,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.uartTxBuf
# Loading work.fifo
# Loading work.tx_fsm
# Loading work.emitcrlf_fsm
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab4_140L
# Loading work.scdp
# Loading work.asciiHex2Bin
# Loading work.regrce
# Loading work.printable
# Loading work.bin2AsciiHex
# Loading work.lfsr
# Loading work.decodeKeysL4
# Loading work.scctrl
# Loading work.tb_sft
add wave -position insertpoint  \
sim:/top_sft/latticehx1k/Lab_UT/scdp/L4_tx_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Arman  Hostname: ARMAN-PC  ProcessID: 6300
#           Attempting to use alternate WLF file "./wlftcsas3s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcsas3s
add wave -position insertpoint  \
sim:/top_sft/latticehx1k/Lab_UT/scdp/bu_rx_data
add wave -position insertpoint  \
sim:/top_sft/latticehx1k/Lab_UT/scdp/bu_rx_data_rdy
add wave -position insertpoint  \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/state \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/EmsBitsSl \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/inE \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/count \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/delay1 \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/delay2 \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/delay3 \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/delay4
add wave -position insertpoint  \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/L4_tx_data_rdy \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/bu_rx_data \
sim:/top_sft/latticehx1k/Lab_UT/scctrl/bu_rx_data_rdy
run -all
# L00000000
# Eabcd!
# 4561626364
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/top_sft/latticehx1k/Lab_UT/sccEncrypt
restart
# Closing VCD file "lab4.vcd"
run -all
# L00000000
# Eabcd!
# 4561626364
# L12345678
# Df0c0276cb0
# end of test
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab4/tb_sft.v(245)
#    Time: 25240 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab4/tb_sft.v line 245
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 21:04:20 on Jun 02,2019, Elapsed time: 0:13:35
# Errors: 3, Warnings: 4
