$date
	Wed Mar 21 02:03:59 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! d $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module ha $end
$var wire 1 ! carry $end
$var wire 1 # num1 $end
$var wire 1 $ num2 $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
1$
#20
0$
1#
#30
0"
1!
1$
#40
