Source Block: hdl/library/common/ad_tdd_control.v@179:189@HdlIdDef

  reg             tdd_sync_d1 = 1'b0;
  reg             tdd_sync_d2 = 1'b0;
  reg             tdd_sync_d3 = 1'b0;

  reg             tdd_sync_pulse = 1'b00;

  // internal signals

  wire   [23:0]   tdd_vco_rx_on_1_s;
  wire   [23:0]   tdd_vco_rx_off_1_s;

Diff Content:
- 184   reg             tdd_sync_pulse = 1'b00;
+ 184   reg             tdd_sync_pulse = 1'b0;
+ 184   reg             tdd_sync_en = 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_tdd_control.v@177:187
  reg             tdd_enable_d = 1'h0;
  reg             tdd_last_burst = 1'b0;

  reg             tdd_sync_d1 = 1'b0;
  reg             tdd_sync_d2 = 1'b0;
  reg             tdd_sync_d3 = 1'b0;

  reg             tdd_sync_pulse = 1'b00;

  // internal signals


Clone Blocks 2:
hdl/library/common/ad_tdd_control.v@176:186

  reg             tdd_enable_d = 1'h0;
  reg             tdd_last_burst = 1'b0;

  reg             tdd_sync_d1 = 1'b0;
  reg             tdd_sync_d2 = 1'b0;
  reg             tdd_sync_d3 = 1'b0;

  reg             tdd_sync_pulse = 1'b00;

  // internal signals

