# aclk {FREQ_HZ 50000000 CLK_DOMAIN simple_sgdma_test_processing_system7_0_0_FCLK_CLK0 PHASE 0.000}
# Clock Domain: simple_sgdma_test_processing_system7_0_0_FCLK_CLK0
create_clock -name aclk -period 20.000 [get_ports aclk]
# Generated clocks
