

================================================================
== Vitis HLS Report for 'dma_master_test_Pipeline_5'
================================================================
* Date:           Thu Apr 27 23:04:44 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dma-master-test
* Solution:       dma-master-test (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         3|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     64|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     25|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      53|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      53|    152|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_53_32_1_1_U119  |mux_53_32_1_1  |        0|   0|  0|  25|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  25|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_23_fu_186_p2         |         +|   0|  0|  13|           4|           1|
    |empty_25_fu_201_p2         |         +|   0|  0|  11|           3|           2|
    |next_mul87_fu_207_p2       |         +|   0|  0|  15|           8|           5|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |empty_24_fu_195_p2         |      icmp|   0|  0|   9|           4|           3|
    |exitcond3_fu_180_p2        |      icmp|   0|  0|   9|           4|           5|
    |empty_26_fu_230_p3         |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  64|          26|          22|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_phi_mul86_load   |   9|          2|    8|         16|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |loop_index_fu_76                  |   9|          2|    4|          8|
    |phi_mul86_fu_72                   |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   27|         54|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_26_reg_320                  |   3|   0|    3|          0|
    |exitcond3_reg_291                 |   1|   0|    1|          0|
    |loop_index_fu_76                  |   4|   0|    4|          0|
    |phi_mul86_fu_72                   |   8|   0|    8|          0|
    |tmp_reg_330                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  53|   0|   53|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_5|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                        gmem|       pointer|
|sext_ln31            |   in|   62|     ap_none|                   sext_ln31|        scalar|
|buff_address0        |  out|    7|   ap_memory|                        buff|         array|
|buff_ce0             |  out|    1|   ap_memory|                        buff|         array|
|buff_q0              |   in|   32|   ap_memory|                        buff|         array|
|buff_1_address0      |  out|    7|   ap_memory|                      buff_1|         array|
|buff_1_ce0           |  out|    1|   ap_memory|                      buff_1|         array|
|buff_1_q0            |   in|   32|   ap_memory|                      buff_1|         array|
|buff_2_address0      |  out|    7|   ap_memory|                      buff_2|         array|
|buff_2_ce0           |  out|    1|   ap_memory|                      buff_2|         array|
|buff_2_q0            |   in|   32|   ap_memory|                      buff_2|         array|
|buff_3_address0      |  out|    7|   ap_memory|                      buff_3|         array|
|buff_3_ce0           |  out|    1|   ap_memory|                      buff_3|         array|
|buff_3_q0            |   in|   32|   ap_memory|                      buff_3|         array|
|buff_4_address0      |  out|    7|   ap_memory|                      buff_4|         array|
|buff_4_ce0           |  out|    1|   ap_memory|                      buff_4|         array|
|buff_4_q0            |   in|   32|   ap_memory|                      buff_4|         array|
+---------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul86 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln31_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31"   --->   Operation 8 'read' 'sext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln31_cast = sext i62 %sext_ln31_read"   --->   Operation 9 'sext' 'sext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 514, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul86"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_load = load i4 %loop_index"   --->   Operation 14 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i4 %loop_index_load"   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "%exitcond3 = icmp_eq  i4 %loop_index_load, i4 8"   --->   Operation 16 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%empty_23 = add i4 %loop_index_load, i4 1"   --->   Operation 17 'add' 'empty_23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul86_load = load i8 %phi_mul86"   --->   Operation 19 'load' 'phi_mul86_load' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%empty_24 = icmp_ult  i4 %loop_index_load, i4 5"   --->   Operation 20 'icmp' 'empty_24' <Predicate = (!exitcond3)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.65ns)   --->   "%empty_25 = add i3 %empty, i3 3"   --->   Operation 21 'add' 'empty_25' <Predicate = (!exitcond3)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%next_mul87 = add i8 %phi_mul86_load, i8 26"   --->   Operation 22 'add' 'next_mul87' <Predicate = (!exitcond3)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %phi_mul86_load, i32 7"   --->   Operation 23 'bitselect' 'tmp_32' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_cast53 = zext i1 %tmp_32"   --->   Operation 24 'zext' 'p_cast53' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %p_cast53"   --->   Operation 25 'getelementptr' 'buff_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buff_1_addr = getelementptr i32 %buff_1, i64 0, i64 %p_cast53"   --->   Operation 26 'getelementptr' 'buff_1_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buff_2_addr = getelementptr i32 %buff_2, i64 0, i64 %p_cast53"   --->   Operation 27 'getelementptr' 'buff_2_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buff_3_addr = getelementptr i32 %buff_3, i64 0, i64 %p_cast53"   --->   Operation 28 'getelementptr' 'buff_3_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buff_4_addr = getelementptr i32 %buff_4, i64 0, i64 %p_cast53"   --->   Operation 29 'getelementptr' 'buff_4_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.98ns)   --->   "%empty_26 = select i1 %empty_24, i3 %empty, i3 %empty_25"   --->   Operation 30 'select' 'empty_26' <Predicate = (!exitcond3)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%buff_load = load i7 %buff_addr"   --->   Operation 31 'load' 'buff_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%buff_1_load = load i7 %buff_1_addr"   --->   Operation 32 'load' 'buff_1_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%buff_2_load = load i7 %buff_2_addr"   --->   Operation 33 'load' 'buff_2_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%buff_3_load = load i7 %buff_3_addr"   --->   Operation 34 'load' 'buff_3_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%buff_4_load = load i7 %buff_4_addr"   --->   Operation 35 'load' 'buff_4_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty_23, i4 %loop_index"   --->   Operation 36 'store' 'store_ln0' <Predicate = (!exitcond3)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %next_mul87, i8 %phi_mul86"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond3)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31_cast" [dma-master-test.cpp:31]   --->   Operation 39 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%buff_load = load i7 %buff_addr"   --->   Operation 42 'load' 'buff_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%buff_1_load = load i7 %buff_1_addr"   --->   Operation 43 'load' 'buff_1_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%buff_2_load = load i7 %buff_2_addr"   --->   Operation 44 'load' 'buff_2_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%buff_3_load = load i7 %buff_3_addr"   --->   Operation 45 'load' 'buff_3_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%buff_4_load = load i7 %buff_4_addr"   --->   Operation 46 'load' 'buff_4_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_2 : Operation 47 [1/1] (1.94ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %buff_load, i32 %buff_1_load, i32 %buff_2_load, i32 %buff_3_load, i32 %buff_4_load, i3 %empty_26"   --->   Operation 47 'mux' 'tmp' <Predicate = (!exitcond3)> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_27 = bitcast i32 %tmp"   --->   Operation 48 'bitcast' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %empty_27, i4 15" [dma-master-test.cpp:31]   --->   Operation 49 'write' 'write_ln31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul86             (alloca           ) [ 0100]
loop_index            (alloca           ) [ 0100]
sext_ln31_read        (read             ) [ 0000]
sext_ln31_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
loop_index_load       (load             ) [ 0000]
empty                 (trunc            ) [ 0000]
exitcond3             (icmp             ) [ 0110]
empty_23              (add              ) [ 0000]
br_ln0                (br               ) [ 0000]
phi_mul86_load        (load             ) [ 0000]
empty_24              (icmp             ) [ 0000]
empty_25              (add              ) [ 0000]
next_mul87            (add              ) [ 0000]
tmp_32                (bitselect        ) [ 0000]
p_cast53              (zext             ) [ 0000]
buff_addr             (getelementptr    ) [ 0110]
buff_1_addr           (getelementptr    ) [ 0110]
buff_2_addr           (getelementptr    ) [ 0110]
buff_3_addr           (getelementptr    ) [ 0110]
buff_4_addr           (getelementptr    ) [ 0110]
empty_26              (select           ) [ 0110]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
gmem_addr             (getelementptr    ) [ 0101]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
buff_load             (load             ) [ 0000]
buff_1_load           (load             ) [ 0000]
buff_2_load           (load             ) [ 0000]
buff_3_load           (load             ) [ 0000]
buff_4_load           (load             ) [ 0000]
tmp                   (mux              ) [ 0101]
empty_27              (bitcast          ) [ 0000]
write_ln31            (write            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5f32.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="phi_mul86_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul86/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="loop_index_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln31_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="62" slack="0"/>
<pin id="82" dir="0" index="1" bw="62" slack="0"/>
<pin id="83" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln31_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buff_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="buff_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_1_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buff_2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_2_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="buff_3_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_3_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buff_4_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_4_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_1_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_2_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_3_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_4_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sext_ln31_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="62" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_cast/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="loop_index_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exitcond3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="empty_23_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="phi_mul86_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul86_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="empty_24_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_25_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="next_mul87_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul87/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_32_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_cast53_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast53/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="empty_26_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="gmem_addr_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="1"/>
<pin id="251" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="32" slack="0"/>
<pin id="258" dir="0" index="4" bw="32" slack="0"/>
<pin id="259" dir="0" index="5" bw="32" slack="0"/>
<pin id="260" dir="0" index="6" bw="3" slack="1"/>
<pin id="261" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="empty_27_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_27/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="phi_mul86_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul86 "/>
</bind>
</comp>

<comp id="279" class="1005" name="loop_index_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="286" class="1005" name="sext_ln31_cast_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_cast "/>
</bind>
</comp>

<comp id="291" class="1005" name="exitcond3_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="295" class="1005" name="buff_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="1"/>
<pin id="297" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="buff_1_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="1"/>
<pin id="302" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buff_1_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="buff_2_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="1"/>
<pin id="307" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buff_2_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="buff_3_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="1"/>
<pin id="312" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buff_3_addr "/>
</bind>
</comp>

<comp id="315" class="1005" name="buff_4_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="1"/>
<pin id="317" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buff_4_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="empty_26_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="1"/>
<pin id="322" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="325" class="1005" name="gmem_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="68" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="70" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="54" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="94" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="101" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="108" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="115" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="122" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="80" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="173" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="173" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="199"><net_src comp="173" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="176" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="192" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="192" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="235"><net_src comp="195" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="176" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="201" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="186" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="207" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="129" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="135" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="141" pin="3"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="147" pin="3"/><net_sink comp="253" pin=4"/></net>

<net id="267"><net_src comp="153" pin="3"/><net_sink comp="253" pin=5"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="275"><net_src comp="72" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="282"><net_src comp="76" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="289"><net_src comp="159" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="294"><net_src comp="180" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="94" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="303"><net_src comp="101" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="308"><net_src comp="108" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="313"><net_src comp="115" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="318"><net_src comp="122" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="323"><net_src comp="230" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="253" pin=6"/></net>

<net id="328"><net_src comp="248" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="333"><net_src comp="253" pin="7"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="268" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
 - Input state : 
	Port: dma_master_test_Pipeline_5 : gmem | {}
	Port: dma_master_test_Pipeline_5 : sext_ln31 | {1 }
	Port: dma_master_test_Pipeline_5 : buff | {1 2 }
	Port: dma_master_test_Pipeline_5 : buff_1 | {1 2 }
	Port: dma_master_test_Pipeline_5 : buff_2 | {1 2 }
	Port: dma_master_test_Pipeline_5 : buff_3 | {1 2 }
	Port: dma_master_test_Pipeline_5 : buff_4 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index_load : 1
		empty : 2
		exitcond3 : 2
		empty_23 : 2
		br_ln0 : 3
		phi_mul86_load : 1
		empty_24 : 2
		empty_25 : 3
		next_mul87 : 2
		tmp_32 : 2
		p_cast53 : 3
		buff_addr : 4
		buff_1_addr : 4
		buff_2_addr : 4
		buff_3_addr : 4
		buff_4_addr : 4
		empty_26 : 4
		buff_load : 5
		buff_1_load : 5
		buff_2_load : 5
		buff_3_load : 5
		buff_4_load : 5
		store_ln0 : 3
		store_ln0 : 3
	State 2
		tmp : 1
	State 3
		write_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      empty_23_fu_186      |    0    |    13   |
|    add   |      empty_25_fu_201      |    0    |    11   |
|          |     next_mul87_fu_207     |    0    |    15   |
|----------|---------------------------|---------|---------|
|    mux   |         tmp_fu_253        |    0    |    25   |
|----------|---------------------------|---------|---------|
|   icmp   |      exitcond3_fu_180     |    0    |    9    |
|          |      empty_24_fu_195      |    0    |    9    |
|----------|---------------------------|---------|---------|
|  select  |      empty_26_fu_230      |    0    |    3    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln31_read_read_fu_80 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln31_write_fu_86  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln31_cast_fu_159   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        empty_fu_176       |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|       tmp_32_fu_213       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      p_cast53_fu_221      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    85   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  buff_1_addr_reg_300 |    7   |
|  buff_2_addr_reg_305 |    7   |
|  buff_3_addr_reg_310 |    7   |
|  buff_4_addr_reg_315 |    7   |
|   buff_addr_reg_295  |    7   |
|   empty_26_reg_320   |    3   |
|   exitcond3_reg_291  |    1   |
|   gmem_addr_reg_325  |   32   |
|  loop_index_reg_279  |    4   |
|   phi_mul86_reg_272  |    8   |
|sext_ln31_cast_reg_286|   64   |
|      tmp_reg_330     |   32   |
+----------------------+--------+
|         Total        |   179  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_135 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_141 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   70   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   85   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   179  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   179  |   130  |
+-----------+--------+--------+--------+
