11:51:57 AM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 11:52:01 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 11:52:01 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Jun 12 11:52:01 2024

###########################################################]
@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv changed - recompiling
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv changed - recompiling
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv changed - recompiling
@E: CG1241 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":24:21:24:25|Unable to resolve reference to variable WIDTH.
# Wed Jun 12 11:52:01 2024

###########################################################]
@E::Errors while synthesizing top module top.
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 11:52:01 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "icecube_DFT_syn.prj" -log "icecube_DFT_Implmnt/icecube_DFT.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of icecube_DFT_Implmnt/icecube_DFT.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: KHOINKIDINKCK

# Wed Jun 12 11:52:44 2024

#Implementation: icecube_DFT_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Jun 12 11:52:44 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Jun 12 11:52:44 2024

###########################################################]
@N:: Running Verilog Compiler in System Verilog mode
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\coeftabl.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin_e.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v" (library work)
@I::"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top_test.sv" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\multiplier.sv":1:7:1:16|Synthesizing module multiplier in library work.

	WIDTH=32'b00000000000000000000000000010000
   Generated name = multiplier_16s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":1:7:1:19|Synthesizing module DFT_singleBin in library work.

	WIDTH=32'b00000000000000000000000000010000
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	MULTIPLY1=32'b00000000000000000000000000000001
	MULTIPLY2=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
   Generated name = DFT_singleBin_16s_1024s_10s_6s_0s_1s_2s_3s

@W: CG532 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":50:1:50:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL265 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Removing unused bit 31 of index[31:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv":1:7:1:9|Synthesizing module DFT in library work.

	WIDTH=32'b00000000000000000000000000010000
	BIN_NUM=32'b00000000000000000000000000000001
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READY=32'b00000000000000000000000000000000
	WAIT=32'b00000000000000000000000000000001
	CHECK=32'b00000000000000000000000000000010
	DONE=32'b00000000000000000000000000000011
	RESET=32'b00000000000000000000000000000100
   Generated name = DFT_16s_1s_1024s_10s_6s_0s_1s_2s_3s_4s

@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":58:7:58:19|Synthesizing module SPI_Slave_top in library work.

	wgnd=1'b0
	wvcc=1'b1
	DATA_SIZE=32'b00000000000000000000000000001000
   Generated name = SPI_Slave_top_0_1_8s

@N: CG794 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":114:4:114:15|Using module spi_slave from library work
@W: CG360 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave_top.v":105:18:105:23|Removing wire miso_i, as there is no assignment to it.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":1:7:1:13|Synthesizing module DFT_SPI in library work.

	SPI_WIDTH=32'b00000000000000000000000000001000
	DFT_WIDTH=32'b00000000000000000000000000010000
	BIN_NUM=32'b00000000000000000000000000000001
	N_MAX=32'b00000000000000000000010000000000
	LOG_N_MAX=32'b00000000000000000000000000001010
	FRAC_BITS=32'b00000000000000000000000000000110
	READ=32'b00000000000000000000000000000000
	RESET=32'b00000000000000000000000000000001
	WAIT=32'b00000000000000000000000000000010
   Generated name = DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s

@W: CS263 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":125:14:125:17|Port-width mismatch for port i_data. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":128:14:128:21|Port-width mismatch for port o_data. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":29:31:29:34|Object data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":31:6:31:7|Object wr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":44:13:44:21|Removing wire DFT_state, as there is no assignment to it.
@N: CG364 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":1:7:1:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":55:5:55:7|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":55:5:55:7|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":55:5:55:7|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":55:5:55:7|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\top.sv":55:5:55:7|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":61:2:61:7|Removing register 'lsb_first' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":61:2:61:7|Removing register 'rd' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":61:2:61:7|Removing register 'k_0_' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":61:2:61:7|Register bit cpha is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":61:2:61:7|Register bit cpol is always 1.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":61:2:61:7|Register bit csn is always 1.
@N: CL201 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":61:2:61:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00
   01
@W: CL279 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":61:2:61:7|Pruning register bits 15 to 8 of x[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL153 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":29:31:29:34|*Unassigned bits of data[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_SPI.sv":31:6:31:7|*Unassigned bits of wr are referenced and tied to 0 -- simulation mismatch possible.
@N: CL201 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT.sv":73:4:73:9|Trying to extract state machine for register state.
@N: CL189 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Register bit state[2] is always 0.
@W: CL260 :"C:\Users\richa\Documents\FPGA-closed-loop\DFT\DFT_singleBin.sv":55:4:55:9|Pruning register bit 2 of state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 83MB)


Process completed successfully.
# Wed Jun 12 11:52:47 2024

###########################################################]
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Top entity is set to spi_slave.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!
@N: Setting default value for generic data_size to 8;
@N: CD630 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":48:7:48:15|Synthesizing work.spi_slave.rtl_arch.
Post processing for work.spi_slave.rtl_arch
@W: CL246 :"C:\Users\richa\Documents\FPGA-closed-loop\SPI\ICE_implmt\spi_slave.vhd":55:8:55:13|Input port bits 15 to 8 of i_data(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Wed Jun 12 11:52:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 11:52:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 11:52:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 12 11:52:49 2024

###########################################################]
Pre-mapping Report

# Wed Jun 12 11:52:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt 
Printing clock  summary report in "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":229:8:229:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":419:8:419:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":497:8:497:9|Removing sequential instance tx_error_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":307:8:307:9|Removing sequential instance rx_error_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock                            Clock                   Clock
Clock                         Frequency     Period        Type                             Group                   Load 
------------------------------------------------------------------------------------------------------------------------
top|i_ref_clk                 100.0 MHz     10.000        inferred                         Inferred_clkgroup_0     0    
top|i_sclk                    100.0 MHz     10.000        inferred                         Inferred_clkgroup_1     37   
top|sys_clk_derived_clock     30.0 MHz      33.333        derived (from top|i_ref_clk)     Inferred_clkgroup_0     207  
========================================================================================================================

@W: MT529 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":206:8:206:9|Found inferred clock top|i_sclk which controls 37 sequential elements including DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_spi.sv":61:2:61:7|There are no possible illegal states for state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 12 11:52:49 2024

###########################################################]
Map & Optimize Report

# Wed Jun 12 11:52:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":364:8:364:9|Removing sequential instance miso_01_i (in view: work.work_spi_slave_rtl_arch_8_1_DATA_SIZE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":419:8:419:9|Removing sequential instance UUT.spi_slave_u1.tx_data_count_pos_sclk_i[5:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":398:8:398:9|Removing sequential instance UUT.spi_slave_u1.tx_data_count_neg_sclk_i[5:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":456:8:456:9|Removing sequential instance UUT.spi_slave_u1.tx_done_reg2_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":456:8:456:9|Removing sequential instance UUT.spi_slave_u1.tx_done_reg1_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":478:1:478:2|Removing sequential instance UUT.spi_slave_u1.tx_ready_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":398:8:398:9|Removing sequential instance UUT.spi_slave_u1.tx_done_neg_sclk_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\spi\ice_implmt\spi_slave.vhd":456:8:456:9|Removing sequential instance UUT.spi_slave_u1.tx_done_reg3_i (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Encoding state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_spi.sv":61:2:61:7|There are no possible illegal states for state machine state[1:0] (in view: work.DFT_SPI_8s_16s_1s_1024s_10s_6s_0s_1s_2s(verilog)); safe FSM implementation is not required.
@N: MF180 :"c:\users\richa\documents\fpga-closed-loop\dft\multiplier.sv":13:18:13:27|Generating type smult multiplier 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[13] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[9] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[7] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[8] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[11] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[12] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[14] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing instance DFT.DFT.DFT_singleBin.a[15] because it is equivalent to instance DFT.DFT.DFT_singleBin.a[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Removing instance o_X[0][0][15] because it is equivalent to instance o_X[0][0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Removing instance o_X[0][0][14] because it is equivalent to instance o_X[0][0][13]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|ROM instance DFT.DFT.DFT_singleBin.b_3[15:0] (in view: work.top(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":76:20:76:40|Found ROM .delname. (in view: work.top(verilog)) with 1 words by 16 bits.
@W: MF854 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|ROM instance DFT.DFT.DFT_singleBin.b_2[15:0] (in view: work.top(verilog)) too small; decomposing to logic.
@N: MO106 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":71:20:71:36|Found ROM .delname. (in view: work.top(verilog)) with 1 words by 16 bits.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.DFT.DFT_singleBin.b[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.DFT.DFT_singleBin.o_X_0_[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.DFT.DFT_singleBin.o_X_0_[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.DFT.DFT_singleBin.o_X_1_[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Removing sequential instance DFT.DFT.DFT_singleBin.o_X_1_[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft.sv":73:4:73:9|Removing sequential instance DFT.DFT.o_X\[0\]\[0\][1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\richa\documents\fpga-closed-loop\dft\dft.sv":73:4:73:9|Removing sequential instance DFT.DFT.o_X\[0\]\[1\][1] (in view: work.top(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.13ns		 197 /       172
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[0\][10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[0\][8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[0\][7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[0\][6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[0\][5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[0\][4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[0\][3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[0\][2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[0\][1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[0\][0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[1\][10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[1\][8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[1\][7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[1\][6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[1\][5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[1\][4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[1\][3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[1\][2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[1\][1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":63:1:63:6|Boundary register o_X\[0\]\[1\][0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_1_[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_singlebin.sv":55:4:55:9|Boundary register DFT.DFT.DFT_singleBin.o_X_0_[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net sys_clk.
@N: FX1016 :"c:\users\richa\documents\fpga-closed-loop\dft\top.sv":20:39:20:44|SB_GB_IO inserted on the port i_sclk.
@N: FX1017 :"c:\users\richa\documents\fpga-closed-loop\dft\dft_spi.sv":61:2:61:7|SB_GB inserted on the net DFT.SPI_rst.
@N: FX1017 :"c:\users\richa\documents\fpga-closed-loop\dft\dft.sv":73:4:73:9|SB_GB inserted on the net DFT.DFT.singleBin_reset.
@N: FX1017 :|SB_GB inserted on the net N_22_i.
@N: FX1017 :|SB_GB inserted on the net i_rst_c_i.
@N: FX1017 :|SB_GB inserted on the net o_done_c_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 149 clock pin(s) of sequential element(s)
0 instances converted, 149 sequential instances remain driven by gated/generated clocks

============================================= Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                                 
--------------------------------------------------------------------------------------------------------------------------
@K:CKID0002       i_sclk_ibuf_gb_io     SB_GB_IO               23         DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[5]
==========================================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_CORE          149        DFT.SPI_rst         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 142MB)

Writing Analyst data base C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\synwork\icecube_DFT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\icecube_DFT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)

@W: MT420 |Found inferred clock top|i_ref_clk with period 10.00ns. Please declare a user-defined clock on object "p:i_ref_clk"
@W: MT420 |Found inferred clock top|i_sclk with period 10.00ns. Please declare a user-defined clock on object "p:i_sclk"
@N: MT615 |Found clock top|sys_clk_derived_clock with period 33.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 12 11:52:51 2024
#


Top view:               top
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.453

                              Requested     Estimated     Requested     Estimated                 Clock                            Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack       Type                             Group              
------------------------------------------------------------------------------------------------------------------------------------------------------
top|i_ref_clk                 100.0 MHz     NA            10.000        NA            DCM/PLL     inferred                         Inferred_clkgroup_0
top|i_sclk                    100.0 MHz     104.7 MHz     10.000        9.547         0.453       inferred                         Inferred_clkgroup_1
top|sys_clk_derived_clock     30.0 MHz      59.9 MHz      33.333        16.693        12.336      derived (from top|i_ref_clk)     Inferred_clkgroup_0
======================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------
top|i_sclk                 top|i_sclk                 |  10.000      0.453   |  10.000      2.294   |  No paths    -       |  No paths    -    
top|i_sclk                 top|sys_clk_derived_clock  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -    
top|sys_clk_derived_clock  top|sys_clk_derived_clock  |  33.333      29.133  |  33.333      16.640  |  16.537      12.337  |  No paths    -    
===============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|i_sclk
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                            Arrival          
Instance                                             Reference      Type         Pin     Net                             Time        Slack
                                                     Clock                                                                                
------------------------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[0]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       0.453
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[1]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       0.502
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[2]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       0.502
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[4]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[4]     0.540       0.530
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[1]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       2.294
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[0]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       2.301
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[2]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       2.301
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3]     top|i_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[3]     0.540       2.308
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[3]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[3]     0.540       2.350
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[4]     top|i_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[4]     0.540       2.371
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                                                Required          
Instance                                             Reference      Type         Pin     Net                                 Time         Slack
                                                     Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     9.895        0.453
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[4]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     9.895        0.474
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[5]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     9.895        0.537
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[4]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     9.895        2.294
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[1]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_2[1]       9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[2]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_2[2]       9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[3]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_neg_sclk_i[5]     top|i_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     9.895        2.357
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[2]     top|i_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       9.895        3.980
DFT.UUT.spi_slave_u1.rx_done_neg_sclk_i              top|i_sclk     SB_DFFNR     D       rx_done_neg_sclk_i_0                9.895        3.980
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.895

    - Propagation time:                      9.442
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.453

    Number of logic level(s):                4
    Starting point:                          DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[0] / Q
    Ending point:                            DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3] / D
    The start point is clocked by            top|i_sclk [rising] on pin C
    The end   point is clocked by            top|i_sclk [rising] on pin C

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[0]              SB_DFFR     Q        Out     0.540     0.540       -         
rx_data_count_pos_sclk_i[0]                                   Net         -        -       1.599     -           3         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNIJRGE[1]      SB_LUT4     I0       In      -         2.139       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNIJRGE[1]      SB_LUT4     O        Out     0.449     2.588       -         
un23_i_ssn_1                                                  Net         -        -       1.371     -           3         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNI5VIB1[5]     SB_LUT4     I0       In      -         3.959       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNI5VIB1[5]     SB_LUT4     O        Out     0.449     4.408       -         
un23_i_ssn                                                    Net         -        -       1.371     -           2         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNIM9SB2[2]     SB_LUT4     I0       In      -         5.779       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNIM9SB2[2]     SB_LUT4     O        Out     0.386     6.164       -         
un1_rx_data_count_pos_sclk_i_c3                               Net         -        -       1.371     -           3         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNO[3]          SB_LUT4     I1       In      -         7.535       -         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i_RNO[3]          SB_LUT4     O        Out     0.400     7.935       -         
rx_data_count_pos_sclk_i_RNO[3]                               Net         -        -       1.507     -           1         
DFT.UUT.spi_slave_u1.rx_data_count_pos_sclk_i[3]              SB_DFFR     D        In      -         9.442       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 9.547 is 2.328(24.4%) logic and 7.219(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|sys_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                           Arrival           
Instance                                 Reference                     Type         Pin     Net             Time        Slack 
                                         Clock                                                                                
------------------------------------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_ready_i          top|sys_clk_derived_clock     SB_DFFR      Q       rx_ready        0.540       12.336
DFT.UUT.spi_slave_u1.rxdata_reg_i[0]     top|sys_clk_derived_clock     SB_DFFER     Q       spi_data[0]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[1]     top|sys_clk_derived_clock     SB_DFFER     Q       spi_data[1]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[2]     top|sys_clk_derived_clock     SB_DFFER     Q       spi_data[2]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[3]     top|sys_clk_derived_clock     SB_DFFER     Q       spi_data[3]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[4]     top|sys_clk_derived_clock     SB_DFFER     Q       spi_data[4]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[5]     top|sys_clk_derived_clock     SB_DFFER     Q       spi_data[5]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[6]     top|sys_clk_derived_clock     SB_DFFER     Q       spi_data[6]     0.540       13.323
DFT.UUT.spi_slave_u1.rxdata_reg_i[7]     top|sys_clk_derived_clock     SB_DFFER     Q       spi_data[7]     0.540       13.323
DFT.DFT.DFT_singleBin.a[0]               top|sys_clk_derived_clock     SB_DFFNE     Q       a[0]            0.540       16.640
==============================================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                             Required           
Instance         Reference                     Type         Pin     Net               Time         Slack 
                 Clock                                                                                   
---------------------------------------------------------------------------------------------------------
DFT.SPI_rst      top|sys_clk_derived_clock     SB_DFFN      D       SPI_rst_0         16.431       12.336
DFT.state[0]     top|sys_clk_derived_clock     SB_DFFN      D       state_nsss[0]     16.431       12.336
DFT.x[0]         top|sys_clk_derived_clock     SB_DFFNE     E       state_nsss[0]     16.537       12.442
DFT.x[1]         top|sys_clk_derived_clock     SB_DFFNE     E       state_nsss[0]     16.537       12.442
DFT.x[2]         top|sys_clk_derived_clock     SB_DFFNE     E       state_nsss[0]     16.537       12.442
DFT.x[3]         top|sys_clk_derived_clock     SB_DFFNE     E       state_nsss[0]     16.537       12.442
DFT.x[4]         top|sys_clk_derived_clock     SB_DFFNE     E       state_nsss[0]     16.537       12.442
DFT.x[5]         top|sys_clk_derived_clock     SB_DFFNE     E       state_nsss[0]     16.537       12.442
DFT.x[6]         top|sys_clk_derived_clock     SB_DFFNE     E       state_nsss[0]     16.537       12.442
DFT.x[7]         top|sys_clk_derived_clock     SB_DFFNE     E       state_nsss[0]     16.537       12.442
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.537
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.431

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.337

    Number of logic level(s):                1
    Starting point:                          DFT.UUT.spi_slave_u1.rx_ready_i / Q
    Ending point:                            DFT.SPI_rst / D
    The start point is clocked by            top|sys_clk_derived_clock [rising] on pin C
    The end   point is clocked by            top|sys_clk_derived_clock [falling] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
DFT.UUT.spi_slave_u1.rx_ready_i     SB_DFFR     Q        Out     0.540     0.540       -         
rx_ready                            Net         -        -       1.599     -           4         
DFT.SPI_rst_RNO                     SB_LUT4     I0       In      -         2.139       -         
DFT.SPI_rst_RNO                     SB_LUT4     O        Out     0.449     2.588       -         
SPI_rst_0                           Net         -        -       1.507     -           1         
DFT.SPI_rst                         SB_DFFN     D        In      -         4.095       -         
=================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             6 uses
SB_CARRY        148 uses
SB_DFFER        17 uses
SB_DFFN         10 uses
SB_DFFNE        17 uses
SB_DFFNESR      50 uses
SB_DFFNR        7 uses
SB_DFFNS        1 use
SB_DFFNSR       59 uses
SB_DFFNSS       1 use
SB_DFFR         10 uses
SB_GB           6 uses
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         249 uses

I/O ports: 71
I/O primitives: 71
SB_GB_IO       1 use
SB_IO          70 uses

I/O Register bits:                  0
Register bits not including I/Os:   172 (2%)
Total load per clock:
   top|i_ref_clk: 1
   top|i_sclk: 1
   top|sys_clk_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 249 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 249 = 249 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 142MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Jun 12 11:52:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation icecube_DFT_Implmnt its sbt path: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	249
    Number of DFFs      	:	172
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	148
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	70
    Number of GBIOs     	:	1
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	59
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	20
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	46
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	131
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'i_sclk_ibuf_gb_io' is assigned to a non-GB pin 'G11'. Replacing it with SB_IO 'i_sclk_ibuf_gb_io' and SB_GB 'i_sclk_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "i_sclk_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	381
    Number of DFFs      	:	172
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	156

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	117
        LUT, DFF and CARRY	:	55
    Combinational LogicCells
        Only LUT         	:	126
        CARRY Only       	:	18
        LUT with CARRY   	:	83
    LogicCells                  :	399/7680
    PLBs                        :	60/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	71/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.9 (sec)

Final Design Statistics
    Number of LUTs      	:	381
    Number of DFFs      	:	172
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	156
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	71
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	399/7680
    PLBs                        :	113/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	71/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: pll/PLLOUTCORE | Frequency: 72.16 MHz | Target: 30.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 30.00 MHz
Clock: top|i_ref_clk | Frequency: N/A | Target: 100.00 MHz
Clock: top|i_sclk | Frequency: 179.50 MHz | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1967
used logic cells: 399
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1967
used logic cells: 399
Translating sdc file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router --sdf_file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 552 
I1212: Iteration  1 :   121 unrouted : 2 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_sclk_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_ref_clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf " "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist" "-pCB132" "-yC:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.edf...
Parsing constraint file: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
sdc_reader OK C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/icecube_DFT.scf
Stored edif netlist at C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	249
    Number of DFFs      	:	172
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	148
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	70
    Number of GBIOs     	:	1
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	59
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	20
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	46
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	131
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'i_sclk_ibuf_gb_io' is assigned to a non-GB pin 'G11'. Replacing it with SB_IO 'i_sclk_ibuf_gb_io' and SB_GB 'i_sclk_ibuf_gb_io_gb'
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "i_sclk_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	381
    Number of DFFs      	:	172
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	156

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	117
        LUT, DFF and CARRY	:	55
    Combinational LogicCells
        Only LUT         	:	126
        CARRY Only       	:	18
        LUT with CARRY   	:	83
    LogicCells                  :	399/7680
    PLBs                        :	60/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	71/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.5 (sec)

Final Design Statistics
    Number of LUTs      	:	381
    Number of DFFs      	:	172
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	156
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	71
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	399/7680
    PLBs                        :	113/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	71/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: pll/PLLOUTCORE | Frequency: 72.16 MHz | Target: 30.00 MHz
Clock: pll/PLLOUTGLOBAL | Frequency: N/A | Target: 30.00 MHz
Clock: top|i_ref_clk | Frequency: N/A | Target: 100.00 MHz
Clock: top|i_sclk | Frequency: 179.50 MHz | Target: 100.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1967
used logic cells: 399
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1967
used logic cells: 399
Translating sdc file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\router --sdf_file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 552 
I1212: Iteration  1 :   121 unrouted : 3 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\richa\Documents\FPGA-closed-loop\DFT\icecube_DFT\icecube_DFT_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_sclk_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_ref_clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/Users/richa/Documents/FPGA-closed-loop/DFT/icecube_DFT/icecube_DFT_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
12:18:56 PM
