Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Dec 11 01:09:56 2019
| Host             : skl running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file zed_wrapper_power_routed.rpt -pb zed_wrapper_power_summary_routed.pb -rpx zed_wrapper_power_routed.rpx
| Design           : zed_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.891        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.743        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.2         |
| Junction Temperature (C) | 46.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.039 |        6 |       --- |             --- |
| Slice Logic              |     0.014 |    27690 |       --- |             --- |
|   LUT as Logic           |     0.013 |     8531 |     53200 |           16.04 |
|   Register               |     0.001 |    14735 |    106400 |           13.85 |
|   CARRY4                 |    <0.001 |      336 |     13300 |            2.53 |
|   LUT as Distributed RAM |    <0.001 |      190 |     17400 |            1.09 |
|   LUT as Shift Register  |    <0.001 |      291 |     17400 |            1.67 |
|   F7/F8 Muxes            |    <0.001 |      103 |     53200 |            0.19 |
|   Others                 |     0.000 |     1329 |       --- |             --- |
| Signals                  |     0.023 |    21775 |       --- |             --- |
| Block RAM                |     0.007 |       11 |       140 |            7.86 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |     0.012 |       23 |       220 |           10.45 |
| PS7                      |     1.542 |        1 |       --- |             --- |
| Static Power             |     0.148 |          |           |                 |
| Total                    |     1.891 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.112 |       0.095 |      0.017 |
| Vccaux    |       1.800 |     0.075 |       0.059 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.763 |       0.731 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+-----------------------------------------------+-----------------+
| Clock                    | Domain                                        | Constraint (ns) |
+--------------------------+-----------------------------------------------+-----------------+
| clk_fpga_0               | zed_i/ps7/inst/FCLK_CLK0                      |            10.0 |
| clk_fpga_0               | zed_i/ps7/inst/FCLK_CLK_unbuffered[0]         |            10.0 |
| clk_out1_zed_clk_wiz_0_0 | zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0 |            10.0 |
| clkfbout_zed_clk_wiz_0_0 | zed_i/clk_wiz_0/inst/clkfbout_zed_clk_wiz_0_0 |            10.0 |
+--------------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| zed_wrapper              |     1.743 |
|   zed_i                  |     1.743 |
|     axi_ic_ps7_M_AXI_GP0 |     0.006 |
|       s00_couplers       |     0.004 |
|     axi_ic_ps7_S_AXI_HP0 |     0.003 |
|       s00_couplers       |     0.003 |
|     axi_ic_ps7_S_AXI_HP1 |     0.003 |
|       s00_couplers       |     0.003 |
|     axi_ic_ps7_S_AXI_HP2 |     0.004 |
|       s00_couplers       |     0.004 |
|     clk_wiz_0            |     0.107 |
|       inst               |     0.107 |
|     dm_0                 |     0.005 |
|       U0                 |     0.005 |
|     dm_1                 |     0.005 |
|       U0                 |     0.005 |
|     dm_2                 |     0.007 |
|       U0                 |     0.007 |
|     myFuncAccel_1        |     0.048 |
|       inst               |     0.048 |
|     myFuncAccel_1_if     |     0.011 |
|       inst               |     0.011 |
|     ps7                  |     1.543 |
|       inst               |     1.543 |
+--------------------------+-----------+


