Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\intelFPGA_lite\projects_DE1-SoC\uartsw\nios_hps_system.qsys --synthesis=VHDL --output-directory=E:\intelFPGA_lite\projects_DE1-SoC\uartsw\nios_hps_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading uartsw/nios_hps_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding nios_7seg_gpio_5 [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_7seg_gpio_5
Progress: Adding nios_buttons_gpio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_buttons_gpio_2
Progress: Adding nios_i2cclk_gpio_4out [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_i2cclk_gpio_4out
Progress: Adding nios_i2cdat_gpio_4inout [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_i2cdat_gpio_4inout
Progress: Adding nios_i2crw_gpio_4out [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_i2crw_gpio_4out
Progress: Adding nios_leds_gpio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_leds_gpio_0
Progress: Adding nios_switches_gpio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_switches_gpio_1
Progress: Adding nios_uartrx_gpio_3in [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_uartrx_gpio_3in
Progress: Adding nios_uarttx_gpio3out [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_uarttx_gpio3out
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: nios_hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: nios_hps_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: nios_hps_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: nios_hps_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_hps_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios_hps_system.nios_buttons_gpio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_hps_system.nios_i2cdat_gpio_4inout: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_hps_system.nios_switches_gpio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_hps_system.nios_uartrx_gpio_3in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_hps_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: nios_hps_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: nios_hps_system.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_hps_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_hps_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_hps_system: Generating nios_hps_system "nios_hps_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "nios_hps_system" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_hps_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_hps_system_jtag_uart_0 --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0002_jtag_uart_0_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0002_jtag_uart_0_gen//nios_hps_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_hps_system_jtag_uart_0'
Info: jtag_uart_0: "nios_hps_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_hps_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_hps_system_nios2_qsys_0 --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=E:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0003_nios2_qsys_0_gen//nios_hps_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2020.11.01 22:10:44 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2020.11.01 22:10:44 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2020.11.01 22:10:45 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2020.11.01 22:10:45 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2020.11.01 22:10:45 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2020.11.01 22:10:45 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2020.11.01 22:10:47 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2020.11.01 22:10:47 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2020.11.01 22:10:49 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_hps_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_hps_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: nios_7seg_gpio_5: Starting RTL generation for module 'nios_hps_system_nios_7seg_gpio_5'
Info: nios_7seg_gpio_5:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hps_system_nios_7seg_gpio_5 --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0004_nios_7seg_gpio_5_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0004_nios_7seg_gpio_5_gen//nios_hps_system_nios_7seg_gpio_5_component_configuration.pl  --do_build_sim=0  ]
Info: nios_7seg_gpio_5: Done RTL generation for module 'nios_hps_system_nios_7seg_gpio_5'
Info: nios_7seg_gpio_5: "nios_hps_system" instantiated altera_avalon_pio "nios_7seg_gpio_5"
Info: nios_buttons_gpio_2: Starting RTL generation for module 'nios_hps_system_nios_buttons_gpio_2'
Info: nios_buttons_gpio_2:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hps_system_nios_buttons_gpio_2 --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0005_nios_buttons_gpio_2_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0005_nios_buttons_gpio_2_gen//nios_hps_system_nios_buttons_gpio_2_component_configuration.pl  --do_build_sim=0  ]
Info: nios_buttons_gpio_2: Done RTL generation for module 'nios_hps_system_nios_buttons_gpio_2'
Info: nios_buttons_gpio_2: "nios_hps_system" instantiated altera_avalon_pio "nios_buttons_gpio_2"
Info: nios_i2cclk_gpio_4out: Starting RTL generation for module 'nios_hps_system_nios_i2cclk_gpio_4out'
Info: nios_i2cclk_gpio_4out:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hps_system_nios_i2cclk_gpio_4out --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0006_nios_i2cclk_gpio_4out_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0006_nios_i2cclk_gpio_4out_gen//nios_hps_system_nios_i2cclk_gpio_4out_component_configuration.pl  --do_build_sim=0  ]
Info: nios_i2cclk_gpio_4out: Done RTL generation for module 'nios_hps_system_nios_i2cclk_gpio_4out'
Info: nios_i2cclk_gpio_4out: "nios_hps_system" instantiated altera_avalon_pio "nios_i2cclk_gpio_4out"
Info: nios_i2cdat_gpio_4inout: Starting RTL generation for module 'nios_hps_system_nios_i2cdat_gpio_4inout'
Info: nios_i2cdat_gpio_4inout:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hps_system_nios_i2cdat_gpio_4inout --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0007_nios_i2cdat_gpio_4inout_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0007_nios_i2cdat_gpio_4inout_gen//nios_hps_system_nios_i2cdat_gpio_4inout_component_configuration.pl  --do_build_sim=0  ]
Info: nios_i2cdat_gpio_4inout: Done RTL generation for module 'nios_hps_system_nios_i2cdat_gpio_4inout'
Info: nios_i2cdat_gpio_4inout: "nios_hps_system" instantiated altera_avalon_pio "nios_i2cdat_gpio_4inout"
Info: nios_leds_gpio_0: Starting RTL generation for module 'nios_hps_system_nios_leds_gpio_0'
Info: nios_leds_gpio_0:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hps_system_nios_leds_gpio_0 --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0008_nios_leds_gpio_0_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0008_nios_leds_gpio_0_gen//nios_hps_system_nios_leds_gpio_0_component_configuration.pl  --do_build_sim=0  ]
Info: nios_leds_gpio_0: Done RTL generation for module 'nios_hps_system_nios_leds_gpio_0'
Info: nios_leds_gpio_0: "nios_hps_system" instantiated altera_avalon_pio "nios_leds_gpio_0"
Info: nios_switches_gpio_1: Starting RTL generation for module 'nios_hps_system_nios_switches_gpio_1'
Info: nios_switches_gpio_1:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hps_system_nios_switches_gpio_1 --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0009_nios_switches_gpio_1_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0009_nios_switches_gpio_1_gen//nios_hps_system_nios_switches_gpio_1_component_configuration.pl  --do_build_sim=0  ]
Info: nios_switches_gpio_1: Done RTL generation for module 'nios_hps_system_nios_switches_gpio_1'
Info: nios_switches_gpio_1: "nios_hps_system" instantiated altera_avalon_pio "nios_switches_gpio_1"
Info: nios_uartrx_gpio_3in: Starting RTL generation for module 'nios_hps_system_nios_uartrx_gpio_3in'
Info: nios_uartrx_gpio_3in:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hps_system_nios_uartrx_gpio_3in --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0010_nios_uartrx_gpio_3in_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0010_nios_uartrx_gpio_3in_gen//nios_hps_system_nios_uartrx_gpio_3in_component_configuration.pl  --do_build_sim=0  ]
Info: nios_uartrx_gpio_3in: Done RTL generation for module 'nios_hps_system_nios_uartrx_gpio_3in'
Info: nios_uartrx_gpio_3in: "nios_hps_system" instantiated altera_avalon_pio "nios_uartrx_gpio_3in"
Info: pll_0: "nios_hps_system" instantiated altera_pll "pll_0"
Info: sdram_controller_0: Starting RTL generation for module 'nios_hps_system_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_hps_system_sdram_controller_0 --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0012_sdram_controller_0_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0012_sdram_controller_0_gen//nios_hps_system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'nios_hps_system_sdram_controller_0'
Info: sdram_controller_0: "nios_hps_system" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: sysid_qsys_0: "nios_hps_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'nios_hps_system_timer_0'
Info: timer_0:   Generation command is [exec E:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I E:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_hps_system_timer_0 --dir=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0014_timer_0_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/alcor/AppData/Local/Temp/alt8567_5833455542285215494.dir/0014_timer_0_gen//nios_hps_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_hps_system_timer_0'
Info: timer_0: "nios_hps_system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_hps_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_hps_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "nios_hps_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "nios_hps_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: nios_hps_system: Done "nios_hps_system" with 46 modules, 117 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
