
* 60% Loads & Stores, 30% cache & 10% other categories  - cache bias stanza
* below is break up of above categories
* 12% of Fixed pt, VSX ,VMX ,BFP ,DFP load/stores each
* 30% cache instructions
* 10% of Fixed pt instructions except cache and load/stores
rule_id						sct_cb_r1	
num_oper					10
num_threads					0
seed						[0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0]
stream_depth				2000
test_method					1
threads_sync				1
sync_distance				50
unaligned_loads_stores_%	[0,0,0,0,0,0,0,0]
INS_BIAS_MASK               [(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x500000000000080,30)(0x500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x500000000000080,30)(0x500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x500000000000080,30)(0x500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x500000000000080,30)(0x500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x500000000000080,30)(0x500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x500000000000080,30)(0x500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x500000000000080,30)(0x500000000000F3E,10):(0x0500000000003041,12)(0x010000180000f003,12)(0x020000000000003f,12)(0x0300000018000000,12)(0x0400000000000007,12)(0x500000000000080,30)(0x500000000000F3E,10)]

