// Seed: 3005035768
program module_0 #(
    parameter id_1 = 32'd67,
    parameter id_2 = 32'd46
) ();
  logic _id_1;
  ;
  logic _id_2;
  ;
  wire [id_1 : id_2] id_3[id_2  |  -1 'b0 : -1];
  wire id_4;
  wor id_5, id_6;
  if (1) assign id_5 = {-1};
  else uwire id_7, id_8;
  assign id_8 = -1;
  logic id_9;
  ;
  assign id_6 = id_3;
endprogram
module module_1 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_1 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  logic [7:0][-1 'b0] id_3;
  ;
  assign id_2 = id_3;
  wire id_4;
  parameter id_5 = 1;
  wire  id_6;
  logic id_7;
  ;
  wire id_8 = id_6;
  always id_2[-1] <= id_4;
  wire id_9;
  assign id_7 = id_3;
endmodule
