Analysis & Synthesis report for pcie_top_v2
Sun Apr 19 14:20:09 2015
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pcie_top|arinc_708:arinc_708_inst_b|st_rx_reg
 11. State Machine - |pcie_top|arinc_708:arinc_708_inst_b|st_tx_reg
 12. State Machine - |pcie_top|arinc_708:arinc_708_inst_a|st_rx_reg
 13. State Machine - |pcie_top|arinc_708:arinc_708_inst_a|st_tx_reg
 14. State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|st_tx_reg
 15. State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|st_tx_reg
 16. State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|st_tx_reg
 17. State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|st_tx_reg
 18. State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|st_tx_reg
 19. State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|st_tx_reg
 20. State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|st_tx_reg
 21. State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|st_tx_reg
 22. State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|st_tx_reg
 23. State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|st_tx_reg
 24. State Machine - |pcie_top|arinc_825:arinc_825_inst_b|st_tx_reg
 25. State Machine - |pcie_top|arinc_825:arinc_825_inst_a|st_tx_reg
 26. State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|st_TLP_tx_reg
 27. State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state
 28. State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state
 29. State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle
 30. State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate
 31. State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|serdes_rst_state
 32. Registers Protected by Synthesis
 33. Registers Removed During Synthesis
 34. Removed Registers Triggering Further Register Optimizations
 35. General Register Statistics
 36. Inverted Register Statistics
 37. Multiplexer Restructuring Statistics (Restructuring Performed)
 38. Source assignments for pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram
 39. Source assignments for pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|altsyncram_l2e1:FIFOram
 40. Source assignments for pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes
 41. Source assignments for pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated
 42. Source assignments for pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component
 43. Source assignments for pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio
 44. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated
 45. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_m97:rdptr_g1p
 46. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p
 47. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram
 48. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_8d9:rdfull_reg
 49. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp
 50. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp
 51. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
 52. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13
 53. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
 54. Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe13
 55. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated
 56. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_va7:rdptr_g1p
 57. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_qoc:wrptr_g1p
 58. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram
 59. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_d98:rs_dgwp
 60. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe10
 61. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_8d9:wrfull_reg
 62. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_oe9:ws_brp
 63. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_qe9:ws_bwp
 64. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
 65. Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe12
 66. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated
 67. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_m97:rdptr_g1p
 68. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p
 69. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram
 70. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_8d9:rdfull_reg
 71. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp
 72. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp
 73. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
 74. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13
 75. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
 76. Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe13
 77. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated
 78. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_va7:rdptr_g1p
 79. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_qoc:wrptr_g1p
 80. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram
 81. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_d98:rs_dgwp
 82. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe10
 83. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_8d9:wrfull_reg
 84. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_oe9:ws_brp
 85. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_qe9:ws_bwp
 86. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
 87. Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe12
 88. Source assignments for arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram
 89. Source assignments for arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram
 90. Source assignments for arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram
 91. Source assignments for arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram
 92. Source assignments for arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram
 93. Source assignments for arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram
 94. Source assignments for arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram
 95. Source assignments for arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram
 96. Source assignments for arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram
 97. Source assignments for arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram
 98. Source assignments for arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
 99. Source assignments for arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
100. Source assignments for arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
101. Source assignments for arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
102. Source assignments for arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
103. Source assignments for arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
104. Source assignments for arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
105. Source assignments for arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
106. Source assignments for arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
107. Source assignments for arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
108. Source assignments for arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
109. Source assignments for arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
110. Source assignments for arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
111. Source assignments for arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
112. Source assignments for arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
113. Source assignments for arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
114. Source assignments for arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram
115. Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated
116. Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_m97:rdptr_g1p
117. Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_jnc:wrptr_g1p
118. Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|altsyncram_8c31:fifo_ram
119. Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_qe9:rs_brp
120. Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_gd9:rs_bwp
121. Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp
122. Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe3
123. Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
124. Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe13
125. Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated
126. Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_va7:rdptr_g1p
127. Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_qoc:wrptr_g1p
128. Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|altsyncram_4c31:fifo_ram
129. Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_d98:rs_dgwp
130. Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe10
131. Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_oe9:ws_brp
132. Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_qe9:ws_bwp
133. Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
134. Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe3
135. Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated
136. Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_m97:rdptr_g1p
137. Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_jnc:wrptr_g1p
138. Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|altsyncram_8c31:fifo_ram
139. Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_qe9:rs_brp
140. Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_gd9:rs_bwp
141. Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp
142. Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe3
143. Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
144. Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe13
145. Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated
146. Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_va7:rdptr_g1p
147. Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_qoc:wrptr_g1p
148. Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|altsyncram_4c31:fifo_ram
149. Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_d98:rs_dgwp
150. Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe10
151. Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_oe9:ws_brp
152. Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_qe9:ws_bwp
153. Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
154. Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe3
155. Parameter Settings for User Entity Instance: Top-level Entity: |pcie_top
156. Parameter Settings for User Entity Instance: lpm_ff:soft_reset
157. Parameter Settings for User Entity Instance: lpm_counter:alive_led_cnt
158. Parameter Settings for User Entity Instance: lpm_counter:reconfig_alive_led_cnt
159. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component
160. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component
161. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes
162. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component
163. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0
164. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst
165. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram
166. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component
167. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
168. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0
169. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1
170. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb
171. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr
172. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr
173. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr
174. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter
175. Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode
176. Parameter Settings for User Entity Instance: lpm_ff:read_addr_ff
177. Parameter Settings for User Entity Instance: lpm_ff:INT_CTRL
178. Parameter Settings for User Entity Instance: lpm_ff:INT_CTRL_ff
179. Parameter Settings for User Entity Instance: lpm_ff:rd_int_event_l_ff
180. Parameter Settings for User Entity Instance: lpm_ff:rd_int_event_h_ff
181. Parameter Settings for User Entity Instance: lpm_ff:version_ff
182. Parameter Settings for User Entity Instance: lpm_ff:wr_test_ff[1]
183. Parameter Settings for User Entity Instance: lpm_ff:wr_test_ff[0]
184. Parameter Settings for User Entity Instance: lpm_ff:rd_test_ff
185. Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_a
186. Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
187. Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
188. Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_b
189. Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
190. Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
191. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_0
192. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_0|LPM_XOR:parity_xor
193. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo
194. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_1
195. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_1|LPM_XOR:parity_xor
196. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo
197. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_2
198. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_2|LPM_XOR:parity_xor
199. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo
200. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_3
201. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_3|LPM_XOR:parity_xor
202. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo
203. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_4
204. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_4|LPM_XOR:parity_xor
205. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo
206. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_5
207. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_5|LPM_XOR:parity_xor
208. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo
209. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_6
210. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_6|LPM_XOR:parity_xor
211. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo
212. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_7
213. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_7|LPM_XOR:parity_xor
214. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo
215. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_8
216. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_8|LPM_XOR:parity_xor
217. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo
218. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_9
219. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_9|LPM_XOR:parity_xor
220. Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo
221. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_0
222. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_0|LPM_XOR:parity_xor
223. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo
224. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_1
225. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_1|LPM_XOR:parity_xor
226. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo
227. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_2
228. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_2|LPM_XOR:parity_xor
229. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo
230. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_3
231. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_3|LPM_XOR:parity_xor
232. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo
233. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_4
234. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_4|LPM_XOR:parity_xor
235. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo
236. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_5
237. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_5|LPM_XOR:parity_xor
238. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo
239. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_6
240. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_6|LPM_XOR:parity_xor
241. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo
242. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_7
243. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_7|LPM_XOR:parity_xor
244. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo
245. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_8
246. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_8|LPM_XOR:parity_xor
247. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo
248. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_9
249. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_9|LPM_XOR:parity_xor
250. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo
251. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_10
252. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_10|LPM_XOR:parity_xor
253. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo
254. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_11
255. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_11|LPM_XOR:parity_xor
256. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo
257. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_12
258. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_12|LPM_XOR:parity_xor
259. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo
260. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_13
261. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_13|LPM_XOR:parity_xor
262. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo
263. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_14
264. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_14|LPM_XOR:parity_xor
265. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo
266. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_15
267. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_15|LPM_XOR:parity_xor
268. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo
269. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_16
270. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_16|LPM_XOR:parity_xor
271. Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo
272. Parameter Settings for User Entity Instance: lpm_ff:EXT_MUX_LB_CTRL
273. Parameter Settings for User Entity Instance: lpm_ff:EXT_MUX_LB_CTRL_ff
274. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[15]
275. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[14]
276. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[13]
277. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[12]
278. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[11]
279. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[10]
280. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[9]
281. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[8]
282. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[7]
283. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[6]
284. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[5]
285. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[4]
286. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[3]
287. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[2]
288. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[1]
289. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[0]
290. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[15]
291. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[14]
292. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[13]
293. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[12]
294. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[11]
295. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[10]
296. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[9]
297. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[8]
298. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[7]
299. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[6]
300. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[5]
301. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[4]
302. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[3]
303. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[2]
304. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[1]
305. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[0]
306. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[15]
307. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[14]
308. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[13]
309. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[12]
310. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[11]
311. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[10]
312. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[9]
313. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[8]
314. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[7]
315. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[6]
316. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[5]
317. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[4]
318. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[3]
319. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[2]
320. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[1]
321. Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[0]
322. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[15]
323. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[14]
324. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[13]
325. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[12]
326. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[11]
327. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[10]
328. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[9]
329. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[8]
330. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[7]
331. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[6]
332. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[5]
333. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[4]
334. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[3]
335. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[2]
336. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[1]
337. Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[0]
338. Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_a
339. Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component
340. Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component
341. Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_b
342. Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component
343. Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component
344. Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_ff[1]
345. Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_ff[0]
346. Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_SRC_ff[1]
347. Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_SRC_ff[0]
348. Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_data_ff[1]
349. Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_data_ff[0]
350. scfifo Parameter Settings by Entity Instance
351. altpll Parameter Settings by Entity Instance
352. altsyncram Parameter Settings by Entity Instance
353. Port Connectivity Checks: "arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component"
354. Port Connectivity Checks: "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component"
355. Port Connectivity Checks: "arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst"
356. Port Connectivity Checks: "arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst"
357. Port Connectivity Checks: "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst"
358. Port Connectivity Checks: "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst"
359. Port Connectivity Checks: "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component"
360. Port Connectivity Checks: "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component"
361. Elapsed Time Per Partition
362. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 19 14:20:07 2015          ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                      ; pcie_top_v2                                    ;
; Top-level Entity Name              ; pcie_top                                       ;
; Family                             ; Cyclone IV GX                                  ;
; Total logic elements               ; 28,096                                         ;
;     Total combinational functions  ; 22,228                                         ;
;     Dedicated logic registers      ; 16,018                                         ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 105                                            ;
; Total virtual pins                 ; 11                                             ;
; Total memory bits                  ; 371,456                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total GXB Receiver Channel PCS     ; 1                                              ;
; Total GXB Receiver Channel PMA     ; 1                                              ;
; Total GXB Transmitter Channel PCS  ; 1                                              ;
; Total GXB Transmitter Channel PMA  ; 1                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX110CF23I7    ;                    ;
; Top-level entity name                                                      ; pcie_top           ; pcie_top_v2        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+-------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                  ;
+-------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+
; INCLUDE/ARINC_708/wx_fifo.vhd             ; yes             ; User Wizard-Generated File             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd                                ;
; INCLUDE/ARINC_708/rx_fifo.vhd             ; yes             ; User Wizard-Generated File             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd                                ;
; INCLUDE/ARINC_708/arinc_708.vhd           ; yes             ; User VHDL File                         ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd                              ;
; INCLUDE/ARINC_825/rd_fifo.vhd             ; yes             ; User Wizard-Generated File             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd                                ;
; INCLUDE/ARINC_825/wr_fifo.vhd             ; yes             ; User Wizard-Generated File             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd                                ;
; INCLUDE/INDATA_CHANGER/indata_changer.vhd ; yes             ; User VHDL File                         ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/INDATA_CHANGER/indata_changer.vhd                    ;
; INCLUDE/ARINC_825/arinc_825.vhd           ; yes             ; User VHDL File                         ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd                              ;
; INCLUDE/ARINC_429_RX/arinc_429_rx.vhd     ; yes             ; User VHDL File                         ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd                        ;
; INCLUDE/ARINC_429_TX/arinc_429_tx.vhd     ; yes             ; User VHDL File                         ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd                        ;
; PCIE_CORE/pcie_core_serdes.vhd            ; yes             ; User Wizard-Generated File             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd                               ;
; PCIE_WRAPPER/req_fifo.vhd                 ; yes             ; User Wizard-Generated File             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd                                    ;
; PCIE_WRAPPER/prefetch_fifo.vhd            ; yes             ; User Wizard-Generated File             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd                               ;
; PCIE_WRAPPER/pcie_wrapper.vhd             ; yes             ; User VHDL File                         ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd                                ;
; PCIE_CORE/reconfig.vhd                    ; yes             ; User Wizard-Generated File             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd                                       ;
; PCIE_CORE/pcie_core_core.vhd              ; yes             ; User VHDL File                         ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_core.vhd                                 ;
; PCIE_CORE/pcie_core.vhd                   ; yes             ; User Wizard-Generated File             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.vhd                                      ;
; pcie_top.tdf                              ; yes             ; User AHDL File                         ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf                                                 ;
; global_def.inc                            ; yes             ; User Unspecified File                  ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/global_def.inc                                               ;
; lpm_ff.inc                                ; yes             ; Auto-Found AHDL File                   ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_ff.inc                                     ;
; lpm_counter.inc                           ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;
; altsyncram.inc                            ; yes             ; Auto-Found AHDL File                   ; c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.inc                                 ;
; lpm_mux.inc                               ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;
; lpm_constant.inc                          ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_constant.inc                               ;
; lpm_ff.tdf                                ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_ff.tdf                                     ;
; lpm_counter.tdf                           ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_counter.tdf                                ;
; db/cntr_blg.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_blg.tdf                                              ;
; db/cntr_clg.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_clg.tdf                                              ;
; scfifo.tdf                                ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf                                     ;
; db/scfifo_th41.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf                                           ;
; db/a_dpfifo_4o41.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf                                         ;
; db/altsyncram_v8e1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf                                       ;
; db/cmpr_f09.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_f09.tdf                                              ;
; db/cntr_srb.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_srb.tdf                                              ;
; db/cntr_9s7.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_9s7.tdf                                              ;
; db/cntr_trb.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_trb.tdf                                              ;
; db/scfifo_e671.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_e671.tdf                                           ;
; db/a_dpfifo_e341.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_e341.tdf                                         ;
; db/altsyncram_l2e1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_l2e1.tdf                                       ;
; db/cmpr_c09.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_c09.tdf                                              ;
; db/cntr_prb.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_prb.tdf                                              ;
; db/cntr_6s7.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_6s7.tdf                                              ;
; db/cntr_qrb.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_qrb.tdf                                              ;
; altpll.tdf                                ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altpll.tdf                                     ;
; db/altpll_nn81.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altpll_nn81.tdf                                           ;
; altpcie_rs_serdes.v                       ; yes             ; Auto-Found Verilog HDL File            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v   ;
; altpcie_hip_pipen1b.v                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v ;
; pciexp_dcram.v                            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v        ;
; altsyncram.tdf                            ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;
; db/altsyncram_jlh1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_jlh1.tdf                                       ;
; db/decode_g0b.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/decode_g0b.tdf                                            ;
; db/decode_9ca.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/decode_9ca.tdf                                            ;
; db/mux_4ub.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/mux_4ub.tdf                                               ;
; alt_cal_c3gxb.v                           ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/alt_cal_c3gxb.v                                ;
; lpm_compare.tdf                           ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_compare.tdf                                ;
; db/cmpr_cgi.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_cgi.tdf                                              ;
; db/cmpr_oji.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_oji.tdf                                              ;
; db/cmpr_26i.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_26i.tdf                                              ;
; db/cntr_9co.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_9co.tdf                                              ;
; lpm_decode.tdf                            ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_decode.tdf                                 ;
; db/decode_jrg.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/decode_jrg.tdf                                            ;
; dcfifo_mixed_widths.tdf                   ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                        ;
; db/dcfifo_0kn1.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf                                           ;
; db/a_gray2bin_okb.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_gray2bin_okb.tdf                                        ;
; db/a_graycounter_m97.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_m97.tdf                                     ;
; db/a_graycounter_jnc.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_jnc.tdf                                     ;
; db/altsyncram_8c31.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_8c31.tdf                                       ;
; db/dffpipe_8d9.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_8d9.tdf                                           ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_qe9.tdf                                           ;
; db/dffpipe_gd9.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_gd9.tdf                                           ;
; db/alt_synch_pipe_mc8.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_mc8.tdf                                    ;
; db/dffpipe_hd9.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_hd9.tdf                                           ;
; db/cmpr_5a6.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_5a6.tdf                                              ;
; db/cmpr_4a6.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_4a6.tdf                                              ;
; db/cmpr_jb6.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_jb6.tdf                                              ;
; db/cntr_18e.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_18e.tdf                                              ;
; db/mux_d68.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/mux_d68.tdf                                               ;
; db/dcfifo_jrp1.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf                                           ;
; db/a_gray2bin_0mb.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_gray2bin_0mb.tdf                                        ;
; db/a_graycounter_va7.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_va7.tdf                                     ;
; db/a_graycounter_qoc.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_qoc.tdf                                     ;
; db/altsyncram_4c31.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_4c31.tdf                                       ;
; db/alt_synch_pipe_d98.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_d98.tdf                                    ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_oe9.tdf                                           ;
; db/alt_synch_pipe_ud8.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_ud8.tdf                                    ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_pe9.tdf                                           ;
; db/cntr_08e.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_08e.tdf                                              ;
; lpm_xor.tdf                               ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_xor.tdf                                    ;
; db/scfifo_4n81.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_4n81.tdf                                           ;
; db/a_dpfifo_ne81.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_ne81.tdf                                         ;
; db/altsyncram_u1g1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_u1g1.tdf                                       ;
; db/scfifo_l481.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_l481.tdf                                           ;
; db/a_dpfifo_8s71.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_8s71.tdf                                         ;
; lpm_mux.tdf                               ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_mux.tdf                                    ;
; db/mux_ecf.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/mux_ecf.tdf                                               ;
; db/dcfifo_lqk1.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_lqk1.tdf                                           ;
; db/alt_synch_pipe_nc8.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_nc8.tdf                                    ;
; db/dffpipe_id9.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_id9.tdf                                           ;
; db/dcfifo_tmn1.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_tmn1.tdf                                           ;
; db/alt_synch_pipe_vd8.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_vd8.tdf                                    ;
; db/dffpipe_re9.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_re9.tdf                                           ;
+-------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                     ;
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Resource             ; Usage                                                                                                                                    ;
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual pins         ; 11                                                                                                                                       ;
; I/O pins             ; 105                                                                                                                                      ;
; Total memory bits    ; 371456                                                                                                                                   ;
; Total PLLs           ; 1                                                                                                                                        ;
;     -- PLLs          ; 1                                                                                                                                        ;
;                      ;                                                                                                                                          ;
; Maximum fan-out node ; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout ;
; Maximum fan-out      ; 16891                                                                                                                                    ;
; Total fan-out        ; 163425                                                                                                                                   ;
; Average fan-out      ; 4.13                                                                                                                                     ;
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pcie_top                                                                               ; 22228 (1318)      ; 16018 (24)   ; 371456      ; 0            ; 0       ; 0         ; 0         ; 105  ; 11           ; |pcie_top                                                                                                                                                                                                                         ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_0|                                                   ; 463 (394)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0                                                                                                                                                                                        ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 69 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo                                                                                                                                                               ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 69 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 69 (43)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_10|                                                  ; 462 (394)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10                                                                                                                                                                                       ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 68 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo                                                                                                                                                              ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 68 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                   ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 68 (42)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                              ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                      ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                       ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                          ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                              ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_11|                                                  ; 462 (397)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11                                                                                                                                                                                       ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 65 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo                                                                                                                                                              ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 65 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                   ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 65 (39)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                              ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                      ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                       ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                          ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                              ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_12|                                                  ; 461 (395)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12                                                                                                                                                                                       ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo                                                                                                                                                              ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                   ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 66 (40)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                              ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                      ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                       ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                          ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                              ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_13|                                                  ; 463 (398)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13                                                                                                                                                                                       ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 65 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo                                                                                                                                                              ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 65 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                   ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 65 (39)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                              ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                      ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                       ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                          ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                              ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_14|                                                  ; 465 (395)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14                                                                                                                                                                                       ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 70 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo                                                                                                                                                              ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 70 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                   ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 70 (44)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                              ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                      ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                       ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                          ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                              ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_15|                                                  ; 466 (400)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15                                                                                                                                                                                       ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo                                                                                                                                                              ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                   ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 66 (40)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                              ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                      ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                       ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                          ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                              ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_16|                                                  ; 461 (395)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16                                                                                                                                                                                       ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo                                                                                                                                                              ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                   ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 66 (40)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                              ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                      ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                       ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                          ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                              ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_1|                                                   ; 460 (395)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1                                                                                                                                                                                        ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 65 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo                                                                                                                                                               ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 65 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 65 (39)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_2|                                                   ; 463 (394)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2                                                                                                                                                                                        ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 69 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo                                                                                                                                                               ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 69 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 69 (43)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_3|                                                   ; 462 (395)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3                                                                                                                                                                                        ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo                                                                                                                                                               ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_4|                                                   ; 459 (393)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4                                                                                                                                                                                        ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo                                                                                                                                                               ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 66 (40)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_5|                                                   ; 462 (396)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5                                                                                                                                                                                        ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo                                                                                                                                                               ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 66 (40)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_6|                                                   ; 459 (393)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6                                                                                                                                                                                        ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo                                                                                                                                                               ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 66 (40)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_7|                                                   ; 461 (395)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7                                                                                                                                                                                        ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo                                                                                                                                                               ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 66 (40)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_8|                                                   ; 461 (395)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8                                                                                                                                                                                        ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo                                                                                                                                                               ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 66 (40)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_rx:arinc_429_rx_inst_9|                                                   ; 461 (393)         ; 214 (175)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9                                                                                                                                                                                        ;              ;
;       |scfifo:ARINC_429_rd_fifo|                                                        ; 68 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo                                                                                                                                                               ;              ;
;          |scfifo_l481:auto_generated|                                                   ; 68 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_8s71:dpfifo|                                                      ; 68 (42)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_tx:arinc_429_tx_inst_0|                                                   ; 298 (221)         ; 211 (172)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0                                                                                                                                                                                        ;              ;
;       |lpm_xor:parity_xor|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|lpm_xor:parity_xor                                                                                                                                                                     ;              ;
;       |scfifo:ARINC_429_wr_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo                                                                                                                                                               ;              ;
;          |scfifo_4n81:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_ne81:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_tx:arinc_429_tx_inst_1|                                                   ; 295 (218)         ; 211 (172)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1                                                                                                                                                                                        ;              ;
;       |lpm_xor:parity_xor|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|lpm_xor:parity_xor                                                                                                                                                                     ;              ;
;       |scfifo:ARINC_429_wr_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo                                                                                                                                                               ;              ;
;          |scfifo_4n81:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_ne81:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_tx:arinc_429_tx_inst_2|                                                   ; 296 (219)         ; 211 (172)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2                                                                                                                                                                                        ;              ;
;       |lpm_xor:parity_xor|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|lpm_xor:parity_xor                                                                                                                                                                     ;              ;
;       |scfifo:ARINC_429_wr_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo                                                                                                                                                               ;              ;
;          |scfifo_4n81:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_ne81:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_tx:arinc_429_tx_inst_3|                                                   ; 296 (219)         ; 211 (172)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3                                                                                                                                                                                        ;              ;
;       |lpm_xor:parity_xor|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|lpm_xor:parity_xor                                                                                                                                                                     ;              ;
;       |scfifo:ARINC_429_wr_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo                                                                                                                                                               ;              ;
;          |scfifo_4n81:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_ne81:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_tx:arinc_429_tx_inst_4|                                                   ; 295 (218)         ; 211 (172)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4                                                                                                                                                                                        ;              ;
;       |lpm_xor:parity_xor|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|lpm_xor:parity_xor                                                                                                                                                                     ;              ;
;       |scfifo:ARINC_429_wr_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo                                                                                                                                                               ;              ;
;          |scfifo_4n81:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_ne81:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_tx:arinc_429_tx_inst_5|                                                   ; 296 (219)         ; 211 (172)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5                                                                                                                                                                                        ;              ;
;       |lpm_xor:parity_xor|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|lpm_xor:parity_xor                                                                                                                                                                     ;              ;
;       |scfifo:ARINC_429_wr_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo                                                                                                                                                               ;              ;
;          |scfifo_4n81:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_ne81:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_tx:arinc_429_tx_inst_6|                                                   ; 296 (219)         ; 211 (172)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6                                                                                                                                                                                        ;              ;
;       |lpm_xor:parity_xor|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|lpm_xor:parity_xor                                                                                                                                                                     ;              ;
;       |scfifo:ARINC_429_wr_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo                                                                                                                                                               ;              ;
;          |scfifo_4n81:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_ne81:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_tx:arinc_429_tx_inst_7|                                                   ; 301 (224)         ; 211 (172)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7                                                                                                                                                                                        ;              ;
;       |lpm_xor:parity_xor|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|lpm_xor:parity_xor                                                                                                                                                                     ;              ;
;       |scfifo:ARINC_429_wr_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo                                                                                                                                                               ;              ;
;          |scfifo_4n81:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_ne81:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_tx:arinc_429_tx_inst_8|                                                   ; 298 (221)         ; 211 (172)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8                                                                                                                                                                                        ;              ;
;       |lpm_xor:parity_xor|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|lpm_xor:parity_xor                                                                                                                                                                     ;              ;
;       |scfifo:ARINC_429_wr_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo                                                                                                                                                               ;              ;
;          |scfifo_4n81:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_ne81:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_429_tx:arinc_429_tx_inst_9|                                                   ; 305 (228)         ; 211 (172)    ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9                                                                                                                                                                                        ;              ;
;       |lpm_xor:parity_xor|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|lpm_xor:parity_xor                                                                                                                                                                     ;              ;
;       |scfifo:ARINC_429_wr_fifo|                                                        ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo                                                                                                                                                               ;              ;
;          |scfifo_4n81:auto_generated|                                                   ; 67 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated                                                                                                                                    ;              ;
;             |a_dpfifo_ne81:dpfifo|                                                      ; 67 (41)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo                                                                                                               ;              ;
;                |altsyncram_u1g1:FIFOram|                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram                                                                                       ;              ;
;                |cntr_9s7:usedw_counter|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_9s7:usedw_counter                                                                                        ;              ;
;                |cntr_srb:rd_ptr_msb|                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_srb:rd_ptr_msb                                                                                           ;              ;
;                |cntr_trb:wr_ptr|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cntr_trb:wr_ptr                                                                                               ;              ;
;    |arinc_708:arinc_708_inst_a|                                                         ; 3925 (3720)       ; 4154 (3967)  ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a                                                                                                                                                                                              ;              ;
;       |rx_fifo:read_fifo_component|                                                     ; 105 (0)           ; 96 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component                                                                                                                                                                  ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                            ; 105 (0)           ; 96 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                ;              ;
;             |dcfifo_tmn1:auto_generated|                                                ; 105 (16)          ; 96 (36)      ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated                                                                                     ;              ;
;                |a_gray2bin_0mb:wrptr_g_gray2bin|                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_gray2bin_0mb:wrptr_g_gray2bin                                                     ;              ;
;                |a_gray2bin_0mb:ws_dgrp_gray2bin|                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_gray2bin_0mb:ws_dgrp_gray2bin                                                     ;              ;
;                |a_graycounter_qoc:wrptr_g1p|                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_qoc:wrptr_g1p                                                         ;              ;
;                |a_graycounter_va7:rdptr_g1p|                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_va7:rdptr_g1p                                                         ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                             ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                          ;              ;
;                   |dffpipe_re9:dffpipe3|                                                ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe3                                     ;              ;
;                |altsyncram_4c31:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|altsyncram_4c31:fifo_ram                                                            ;              ;
;                |cntr_08e:cntr_b|                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|cntr_08e:cntr_b                                                                     ;              ;
;                |dffpipe_oe9:ws_brp|                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_oe9:ws_brp                                                                  ;              ;
;                |dffpipe_qe9:ws_bwp|                                                     ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_qe9:ws_bwp                                                                  ;              ;
;                |mux_d68:rdemp_eq_comp_lsb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|mux_d68:rdemp_eq_comp_lsb_mux                                                       ;              ;
;                |mux_d68:rdemp_eq_comp_msb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|mux_d68:rdemp_eq_comp_msb_mux                                                       ;              ;
;                |mux_d68:wrfull_eq_comp_lsb_mux|                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|mux_d68:wrfull_eq_comp_lsb_mux                                                      ;              ;
;                |mux_d68:wrfull_eq_comp_msb_mux|                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|mux_d68:wrfull_eq_comp_msb_mux                                                      ;              ;
;       |wx_fifo:write_fifo_component|                                                    ; 100 (0)           ; 91 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component                                                                                                                                                                 ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                            ; 100 (0)           ; 91 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                               ;              ;
;             |dcfifo_lqk1:auto_generated|                                                ; 100 (20)          ; 91 (34)      ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated                                                                                    ;              ;
;                |a_gray2bin_okb:rdptr_g_gray2bin|                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_gray2bin_okb:rdptr_g_gray2bin                                                    ;              ;
;                |a_gray2bin_okb:rs_dgwp_gray2bin|                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_gray2bin_okb:rs_dgwp_gray2bin                                                    ;              ;
;                |a_graycounter_jnc:wrptr_g1p|                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_jnc:wrptr_g1p                                                        ;              ;
;                |a_graycounter_m97:rdptr_g1p|                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_m97:rdptr_g1p                                                        ;              ;
;                |alt_synch_pipe_nc8:rs_dgwp|                                             ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                                                         ;              ;
;                   |dffpipe_id9:dffpipe3|                                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe3                                    ;              ;
;                |altsyncram_8c31:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|altsyncram_8c31:fifo_ram                                                           ;              ;
;                |cmpr_5a6:rdempty_eq_comp1_lsb|                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|cmpr_5a6:rdempty_eq_comp1_lsb                                                      ;              ;
;                |cntr_18e:cntr_b|                                                        ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|cntr_18e:cntr_b                                                                    ;              ;
;                |dffpipe_gd9:rs_bwp|                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_gd9:rs_bwp                                                                 ;              ;
;                |dffpipe_qe9:rs_brp|                                                     ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_qe9:rs_brp                                                                 ;              ;
;                |mux_d68:rdemp_eq_comp_lsb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|mux_d68:rdemp_eq_comp_lsb_mux                                                      ;              ;
;                |mux_d68:rdemp_eq_comp_msb_mux|                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|mux_d68:rdemp_eq_comp_msb_mux                                                      ;              ;
;                |mux_d68:wrfull_eq_comp_lsb_mux|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|mux_d68:wrfull_eq_comp_lsb_mux                                                     ;              ;
;                |mux_d68:wrfull_eq_comp_msb_mux|                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|mux_d68:wrfull_eq_comp_msb_mux                                                     ;              ;
;    |arinc_708:arinc_708_inst_b|                                                         ; 3962 (3757)       ; 4154 (3967)  ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b                                                                                                                                                                                              ;              ;
;       |rx_fifo:read_fifo_component|                                                     ; 105 (0)           ; 96 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component                                                                                                                                                                  ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                            ; 105 (0)           ; 96 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                ;              ;
;             |dcfifo_tmn1:auto_generated|                                                ; 105 (16)          ; 96 (36)      ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated                                                                                     ;              ;
;                |a_gray2bin_0mb:wrptr_g_gray2bin|                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_gray2bin_0mb:wrptr_g_gray2bin                                                     ;              ;
;                |a_gray2bin_0mb:ws_dgrp_gray2bin|                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_gray2bin_0mb:ws_dgrp_gray2bin                                                     ;              ;
;                |a_graycounter_qoc:wrptr_g1p|                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_qoc:wrptr_g1p                                                         ;              ;
;                |a_graycounter_va7:rdptr_g1p|                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_va7:rdptr_g1p                                                         ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                             ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                          ;              ;
;                   |dffpipe_re9:dffpipe3|                                                ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe3                                     ;              ;
;                |altsyncram_4c31:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|altsyncram_4c31:fifo_ram                                                            ;              ;
;                |cntr_08e:cntr_b|                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|cntr_08e:cntr_b                                                                     ;              ;
;                |dffpipe_oe9:ws_brp|                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_oe9:ws_brp                                                                  ;              ;
;                |dffpipe_qe9:ws_bwp|                                                     ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_qe9:ws_bwp                                                                  ;              ;
;                |mux_d68:rdemp_eq_comp_lsb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|mux_d68:rdemp_eq_comp_lsb_mux                                                       ;              ;
;                |mux_d68:rdemp_eq_comp_msb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|mux_d68:rdemp_eq_comp_msb_mux                                                       ;              ;
;                |mux_d68:wrfull_eq_comp_lsb_mux|                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|mux_d68:wrfull_eq_comp_lsb_mux                                                      ;              ;
;                |mux_d68:wrfull_eq_comp_msb_mux|                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|mux_d68:wrfull_eq_comp_msb_mux                                                      ;              ;
;       |wx_fifo:write_fifo_component|                                                    ; 100 (0)           ; 91 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component                                                                                                                                                                 ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                            ; 100 (0)           ; 91 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                               ;              ;
;             |dcfifo_lqk1:auto_generated|                                                ; 100 (20)          ; 91 (34)      ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated                                                                                    ;              ;
;                |a_gray2bin_okb:rdptr_g_gray2bin|                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_gray2bin_okb:rdptr_g_gray2bin                                                    ;              ;
;                |a_gray2bin_okb:rs_dgwp_gray2bin|                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_gray2bin_okb:rs_dgwp_gray2bin                                                    ;              ;
;                |a_graycounter_jnc:wrptr_g1p|                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_jnc:wrptr_g1p                                                        ;              ;
;                |a_graycounter_m97:rdptr_g1p|                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_m97:rdptr_g1p                                                        ;              ;
;                |alt_synch_pipe_nc8:rs_dgwp|                                             ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                                                         ;              ;
;                   |dffpipe_id9:dffpipe3|                                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe3                                    ;              ;
;                |altsyncram_8c31:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|altsyncram_8c31:fifo_ram                                                           ;              ;
;                |cmpr_5a6:rdempty_eq_comp1_lsb|                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|cmpr_5a6:rdempty_eq_comp1_lsb                                                      ;              ;
;                |cntr_18e:cntr_b|                                                        ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|cntr_18e:cntr_b                                                                    ;              ;
;                |dffpipe_gd9:rs_bwp|                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_gd9:rs_bwp                                                                 ;              ;
;                |dffpipe_qe9:rs_brp|                                                     ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_qe9:rs_brp                                                                 ;              ;
;                |mux_d68:rdemp_eq_comp_lsb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|mux_d68:rdemp_eq_comp_lsb_mux                                                      ;              ;
;                |mux_d68:rdemp_eq_comp_msb_mux|                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|mux_d68:rdemp_eq_comp_msb_mux                                                      ;              ;
;                |mux_d68:wrfull_eq_comp_lsb_mux|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|mux_d68:wrfull_eq_comp_lsb_mux                                                     ;              ;
;                |mux_d68:wrfull_eq_comp_msb_mux|                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|mux_d68:wrfull_eq_comp_msb_mux                                                     ;              ;
;    |arinc_825:arinc_825_inst_a|                                                         ; 565 (253)         ; 335 (113)    ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a                                                                                                                                                                                              ;              ;
;       |indata_changer:indata_changer_inst|                                              ; 105 (105)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|indata_changer:indata_changer_inst                                                                                                                                                           ;              ;
;       |rd_fifo:rd_fifo_inst|                                                            ; 103 (0)           ; 97 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst                                                                                                                                                                         ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                            ; 103 (0)           ; 97 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                       ;              ;
;             |dcfifo_jrp1:auto_generated|                                                ; 103 (16)          ; 97 (36)      ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated                                                                                            ;              ;
;                |a_gray2bin_0mb:wrptr_g_gray2bin|                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_gray2bin_0mb:wrptr_g_gray2bin                                                            ;              ;
;                |a_gray2bin_0mb:ws_dgrp_gray2bin|                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_gray2bin_0mb:ws_dgrp_gray2bin                                                            ;              ;
;                |a_graycounter_qoc:wrptr_g1p|                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_qoc:wrptr_g1p                                                                ;              ;
;                |a_graycounter_va7:rdptr_g1p|                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_va7:rdptr_g1p                                                                ;              ;
;                |alt_synch_pipe_ud8:ws_dgrp|                                             ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp                                                                 ;              ;
;                   |dffpipe_pe9:dffpipe12|                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe12                                           ;              ;
;                |altsyncram_4c31:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram                                                                   ;              ;
;                |cntr_08e:cntr_b|                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|cntr_08e:cntr_b                                                                            ;              ;
;                |dffpipe_8d9:wrfull_reg|                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_8d9:wrfull_reg                                                                     ;              ;
;                |dffpipe_oe9:ws_brp|                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_oe9:ws_brp                                                                         ;              ;
;                |dffpipe_qe9:ws_bwp|                                                     ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_qe9:ws_bwp                                                                         ;              ;
;                |mux_d68:rdemp_eq_comp_lsb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|mux_d68:rdemp_eq_comp_lsb_mux                                                              ;              ;
;                |mux_d68:rdemp_eq_comp_msb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|mux_d68:rdemp_eq_comp_msb_mux                                                              ;              ;
;                |mux_d68:wrfull_eq_comp_lsb_mux|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|mux_d68:wrfull_eq_comp_lsb_mux                                                             ;              ;
;                |mux_d68:wrfull_eq_comp_msb_mux|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|mux_d68:wrfull_eq_comp_msb_mux                                                             ;              ;
;       |wr_fifo:wr_fifo_inst|                                                            ; 104 (0)           ; 92 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst                                                                                                                                                                         ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                            ; 104 (0)           ; 92 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                       ;              ;
;             |dcfifo_0kn1:auto_generated|                                                ; 104 (18)          ; 92 (34)      ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated                                                                                            ;              ;
;                |a_gray2bin_okb:rdptr_g_gray2bin|                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_gray2bin_okb:rdptr_g_gray2bin                                                            ;              ;
;                |a_gray2bin_okb:rs_dgwp_gray2bin|                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_gray2bin_okb:rs_dgwp_gray2bin                                                            ;              ;
;                |a_graycounter_jnc:wrptr_g1p|                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p                                                                ;              ;
;                |a_graycounter_m97:rdptr_g1p|                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_m97:rdptr_g1p                                                                ;              ;
;                |alt_synch_pipe_mc8:rs_dgwp|                                             ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp                                                                 ;              ;
;                   |dffpipe_hd9:dffpipe13|                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13                                           ;              ;
;                |altsyncram_8c31:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram                                                                   ;              ;
;                |cmpr_4a6:wrfull_eq_comp1_msb|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|cmpr_4a6:wrfull_eq_comp1_msb                                                               ;              ;
;                |cmpr_jb6:rdfull_eq_comp|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|cmpr_jb6:rdfull_eq_comp                                                                    ;              ;
;                |cntr_18e:cntr_b|                                                        ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|cntr_18e:cntr_b                                                                            ;              ;
;                |dffpipe_8d9:rdfull_reg|                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_8d9:rdfull_reg                                                                     ;              ;
;                |dffpipe_gd9:rs_bwp|                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp                                                                         ;              ;
;                |dffpipe_qe9:rs_brp|                                                     ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp                                                                         ;              ;
;                |mux_d68:rdemp_eq_comp_lsb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|mux_d68:rdemp_eq_comp_lsb_mux                                                              ;              ;
;                |mux_d68:rdemp_eq_comp_msb_mux|                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|mux_d68:rdemp_eq_comp_msb_mux                                                              ;              ;
;                |mux_d68:wrfull_eq_comp_lsb_mux|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|mux_d68:wrfull_eq_comp_lsb_mux                                                             ;              ;
;                |mux_d68:wrfull_eq_comp_msb_mux|                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|mux_d68:wrfull_eq_comp_msb_mux                                                             ;              ;
;    |arinc_825:arinc_825_inst_b|                                                         ; 566 (254)         ; 335 (113)    ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b                                                                                                                                                                                              ;              ;
;       |indata_changer:indata_changer_inst|                                              ; 105 (105)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|indata_changer:indata_changer_inst                                                                                                                                                           ;              ;
;       |rd_fifo:rd_fifo_inst|                                                            ; 103 (0)           ; 97 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst                                                                                                                                                                         ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                            ; 103 (0)           ; 97 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                       ;              ;
;             |dcfifo_jrp1:auto_generated|                                                ; 103 (16)          ; 97 (36)      ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated                                                                                            ;              ;
;                |a_gray2bin_0mb:wrptr_g_gray2bin|                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_gray2bin_0mb:wrptr_g_gray2bin                                                            ;              ;
;                |a_gray2bin_0mb:ws_dgrp_gray2bin|                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_gray2bin_0mb:ws_dgrp_gray2bin                                                            ;              ;
;                |a_graycounter_qoc:wrptr_g1p|                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_qoc:wrptr_g1p                                                                ;              ;
;                |a_graycounter_va7:rdptr_g1p|                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_va7:rdptr_g1p                                                                ;              ;
;                |alt_synch_pipe_ud8:ws_dgrp|                                             ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp                                                                 ;              ;
;                   |dffpipe_pe9:dffpipe12|                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe12                                           ;              ;
;                |altsyncram_4c31:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram                                                                   ;              ;
;                |cntr_08e:cntr_b|                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|cntr_08e:cntr_b                                                                            ;              ;
;                |dffpipe_8d9:wrfull_reg|                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_8d9:wrfull_reg                                                                     ;              ;
;                |dffpipe_oe9:ws_brp|                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_oe9:ws_brp                                                                         ;              ;
;                |dffpipe_qe9:ws_bwp|                                                     ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_qe9:ws_bwp                                                                         ;              ;
;                |mux_d68:rdemp_eq_comp_lsb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|mux_d68:rdemp_eq_comp_lsb_mux                                                              ;              ;
;                |mux_d68:rdemp_eq_comp_msb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|mux_d68:rdemp_eq_comp_msb_mux                                                              ;              ;
;                |mux_d68:wrfull_eq_comp_lsb_mux|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|mux_d68:wrfull_eq_comp_lsb_mux                                                             ;              ;
;                |mux_d68:wrfull_eq_comp_msb_mux|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|mux_d68:wrfull_eq_comp_msb_mux                                                             ;              ;
;       |wr_fifo:wr_fifo_inst|                                                            ; 104 (0)           ; 92 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst                                                                                                                                                                         ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                            ; 104 (0)           ; 92 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                       ;              ;
;             |dcfifo_0kn1:auto_generated|                                                ; 104 (18)          ; 92 (34)      ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated                                                                                            ;              ;
;                |a_gray2bin_okb:rdptr_g_gray2bin|                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_gray2bin_okb:rdptr_g_gray2bin                                                            ;              ;
;                |a_gray2bin_okb:rs_dgwp_gray2bin|                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_gray2bin_okb:rs_dgwp_gray2bin                                                            ;              ;
;                |a_graycounter_jnc:wrptr_g1p|                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p                                                                ;              ;
;                |a_graycounter_m97:rdptr_g1p|                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_m97:rdptr_g1p                                                                ;              ;
;                |alt_synch_pipe_mc8:rs_dgwp|                                             ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp                                                                 ;              ;
;                   |dffpipe_hd9:dffpipe13|                                               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13                                           ;              ;
;                |altsyncram_8c31:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram                                                                   ;              ;
;                |cmpr_4a6:wrfull_eq_comp1_msb|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|cmpr_4a6:wrfull_eq_comp1_msb                                                               ;              ;
;                |cmpr_jb6:rdfull_eq_comp|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|cmpr_jb6:rdfull_eq_comp                                                                    ;              ;
;                |cntr_18e:cntr_b|                                                        ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|cntr_18e:cntr_b                                                                            ;              ;
;                |dffpipe_8d9:rdfull_reg|                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_8d9:rdfull_reg                                                                     ;              ;
;                |dffpipe_gd9:rs_bwp|                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp                                                                         ;              ;
;                |dffpipe_qe9:rs_brp|                                                     ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp                                                                         ;              ;
;                |mux_d68:rdemp_eq_comp_lsb_mux|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|mux_d68:rdemp_eq_comp_lsb_mux                                                              ;              ;
;                |mux_d68:rdemp_eq_comp_msb_mux|                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|mux_d68:rdemp_eq_comp_msb_mux                                                              ;              ;
;                |mux_d68:wrfull_eq_comp_lsb_mux|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|mux_d68:wrfull_eq_comp_lsb_mux                                                             ;              ;
;                |mux_d68:wrfull_eq_comp_msb_mux|                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|mux_d68:wrfull_eq_comp_msb_mux                                                             ;              ;
;    |lpm_counter:alive_led_cnt|                                                          ; 26 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_counter:alive_led_cnt                                                                                                                                                                                               ;              ;
;       |cntr_blg:auto_generated|                                                         ; 26 (26)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_counter:alive_led_cnt|cntr_blg:auto_generated                                                                                                                                                                       ;              ;
;    |lpm_counter:reconfig_alive_led_cnt|                                                 ; 27 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_counter:reconfig_alive_led_cnt                                                                                                                                                                                      ;              ;
;       |cntr_clg:auto_generated|                                                         ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_counter:reconfig_alive_led_cnt|cntr_clg:auto_generated                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[0]|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[0]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[10]|                                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[10]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[11]|                                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[11]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[12]|                                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[12]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[13]|                                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[13]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[14]|                                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[14]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[15]|                                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[15]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[1]|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[1]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[2]|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[2]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[3]|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[3]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[4]|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[4]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[5]|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[5]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[6]|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[6]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[7]|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[7]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[8]|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[8]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_SRC_ff[9]|                                                         ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_SRC_ff[9]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A429_LOOP_data_ff[0]|                                                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[0]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_data_ff[10]|                                                       ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[10]                                                                                                                                                                                            ;              ;
;    |lpm_ff:A429_LOOP_data_ff[11]|                                                       ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[11]                                                                                                                                                                                            ;              ;
;    |lpm_ff:A429_LOOP_data_ff[12]|                                                       ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[12]                                                                                                                                                                                            ;              ;
;    |lpm_ff:A429_LOOP_data_ff[13]|                                                       ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[13]                                                                                                                                                                                            ;              ;
;    |lpm_ff:A429_LOOP_data_ff[14]|                                                       ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[14]                                                                                                                                                                                            ;              ;
;    |lpm_ff:A429_LOOP_data_ff[15]|                                                       ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[15]                                                                                                                                                                                            ;              ;
;    |lpm_ff:A429_LOOP_data_ff[1]|                                                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[1]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_data_ff[2]|                                                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[2]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_data_ff[3]|                                                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[3]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_data_ff[4]|                                                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[4]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_data_ff[5]|                                                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[5]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_data_ff[6]|                                                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[6]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_data_ff[7]|                                                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[7]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_data_ff[8]|                                                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[8]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_data_ff[9]|                                                        ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_data_ff[9]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A429_LOOP_ff[0]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[0]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A429_LOOP_ff[10]|                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[10]                                                                                                                                                                                                 ;              ;
;    |lpm_ff:A429_LOOP_ff[11]|                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[11]                                                                                                                                                                                                 ;              ;
;    |lpm_ff:A429_LOOP_ff[12]|                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[12]                                                                                                                                                                                                 ;              ;
;    |lpm_ff:A429_LOOP_ff[13]|                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[13]                                                                                                                                                                                                 ;              ;
;    |lpm_ff:A429_LOOP_ff[14]|                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[14]                                                                                                                                                                                                 ;              ;
;    |lpm_ff:A429_LOOP_ff[15]|                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[15]                                                                                                                                                                                                 ;              ;
;    |lpm_ff:A429_LOOP_ff[1]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[1]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A429_LOOP_ff[2]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[2]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A429_LOOP_ff[3]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[3]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A429_LOOP_ff[4]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[4]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A429_LOOP_ff[5]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[5]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A429_LOOP_ff[6]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[6]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A429_LOOP_ff[7]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[7]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A429_LOOP_ff[8]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[8]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A429_LOOP_ff[9]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A429_LOOP_ff[9]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A708_LOOP_SRC_ff[0]|                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A708_LOOP_SRC_ff[0]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A708_LOOP_SRC_ff[1]|                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A708_LOOP_SRC_ff[1]                                                                                                                                                                                              ;              ;
;    |lpm_ff:A708_LOOP_data_ff[0]|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A708_LOOP_data_ff[0]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A708_LOOP_data_ff[1]|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A708_LOOP_data_ff[1]                                                                                                                                                                                             ;              ;
;    |lpm_ff:A708_LOOP_ff[0]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A708_LOOP_ff[0]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:A708_LOOP_ff[1]|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:A708_LOOP_ff[1]                                                                                                                                                                                                  ;              ;
;    |lpm_ff:EXT_MUX_LB_CTRL_ff|                                                          ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:EXT_MUX_LB_CTRL_ff                                                                                                                                                                                               ;              ;
;    |lpm_ff:EXT_MUX_LB_CTRL|                                                             ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:EXT_MUX_LB_CTRL                                                                                                                                                                                                  ;              ;
;    |lpm_ff:INT_CTRL_ff|                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:INT_CTRL_ff                                                                                                                                                                                                      ;              ;
;    |lpm_ff:INT_CTRL|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:INT_CTRL                                                                                                                                                                                                         ;              ;
;    |lpm_ff:rd_int_event_h_ff|                                                           ; 0 (0)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:rd_int_event_h_ff                                                                                                                                                                                                ;              ;
;    |lpm_ff:rd_int_event_l_ff|                                                           ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:rd_int_event_l_ff                                                                                                                                                                                                ;              ;
;    |lpm_ff:rd_test_ff|                                                                  ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:rd_test_ff                                                                                                                                                                                                       ;              ;
;    |lpm_ff:soft_reset|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:soft_reset                                                                                                                                                                                                       ;              ;
;    |lpm_ff:version_ff|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:version_ff                                                                                                                                                                                                       ;              ;
;    |lpm_ff:wr_test_ff[0]|                                                               ; 4 (4)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:wr_test_ff[0]                                                                                                                                                                                                    ;              ;
;    |lpm_ff:wr_test_ff[1]|                                                               ; 4 (4)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_ff:wr_test_ff[1]                                                                                                                                                                                                    ;              ;
;    |lpm_mux:tx_to_rx_mux[0]|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[0]                                                                                                                                                                                                 ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[0]|mux_ecf:auto_generated                                                                                                                                                                          ;              ;
;    |lpm_mux:tx_to_rx_mux[10]|                                                           ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[10]                                                                                                                                                                                                ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[10]|mux_ecf:auto_generated                                                                                                                                                                         ;              ;
;    |lpm_mux:tx_to_rx_mux[11]|                                                           ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[11]                                                                                                                                                                                                ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[11]|mux_ecf:auto_generated                                                                                                                                                                         ;              ;
;    |lpm_mux:tx_to_rx_mux[12]|                                                           ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[12]                                                                                                                                                                                                ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[12]|mux_ecf:auto_generated                                                                                                                                                                         ;              ;
;    |lpm_mux:tx_to_rx_mux[13]|                                                           ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[13]                                                                                                                                                                                                ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[13]|mux_ecf:auto_generated                                                                                                                                                                         ;              ;
;    |lpm_mux:tx_to_rx_mux[14]|                                                           ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[14]                                                                                                                                                                                                ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[14]|mux_ecf:auto_generated                                                                                                                                                                         ;              ;
;    |lpm_mux:tx_to_rx_mux[15]|                                                           ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[15]                                                                                                                                                                                                ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[15]|mux_ecf:auto_generated                                                                                                                                                                         ;              ;
;    |lpm_mux:tx_to_rx_mux[1]|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[1]                                                                                                                                                                                                 ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[1]|mux_ecf:auto_generated                                                                                                                                                                          ;              ;
;    |lpm_mux:tx_to_rx_mux[2]|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[2]                                                                                                                                                                                                 ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[2]|mux_ecf:auto_generated                                                                                                                                                                          ;              ;
;    |lpm_mux:tx_to_rx_mux[3]|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[3]                                                                                                                                                                                                 ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[3]|mux_ecf:auto_generated                                                                                                                                                                          ;              ;
;    |lpm_mux:tx_to_rx_mux[4]|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[4]                                                                                                                                                                                                 ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[4]|mux_ecf:auto_generated                                                                                                                                                                          ;              ;
;    |lpm_mux:tx_to_rx_mux[5]|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[5]                                                                                                                                                                                                 ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[5]|mux_ecf:auto_generated                                                                                                                                                                          ;              ;
;    |lpm_mux:tx_to_rx_mux[6]|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[6]                                                                                                                                                                                                 ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[6]|mux_ecf:auto_generated                                                                                                                                                                          ;              ;
;    |lpm_mux:tx_to_rx_mux[7]|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[7]                                                                                                                                                                                                 ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[7]|mux_ecf:auto_generated                                                                                                                                                                          ;              ;
;    |lpm_mux:tx_to_rx_mux[8]|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[8]                                                                                                                                                                                                 ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[8]|mux_ecf:auto_generated                                                                                                                                                                          ;              ;
;    |lpm_mux:tx_to_rx_mux[9]|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[9]                                                                                                                                                                                                 ;              ;
;       |mux_ecf:auto_generated|                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|lpm_mux:tx_to_rx_mux[9]|mux_ecf:auto_generated                                                                                                                                                                          ;              ;
;    |pcie_wrapper:pcie_wrapper_inc|                                                      ; 844 (418)         ; 746 (431)    ; 19200       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc                                                                                                                                                                                           ;              ;
;       |pcie_core:pcie_core_component|                                                   ; 79 (0)            ; 57 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component                                                                                                                                                             ;              ;
;          |altpcie_rs_serdes:rs_serdes|                                                  ; 76 (76)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes                                                                                                                                 ;              ;
;          |pcie_core_core:wrapper|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper                                                                                                                                      ;              ;
;             |altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                         ;              ;
;          |pcie_core_serdes:serdes|                                                      ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes                                                                                                                                     ;              ;
;             |pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component| ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component                                                           ;              ;
;                |altpll:pll0|                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0                                               ;              ;
;                   |altpll_nn81:auto_generated|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated                    ;              ;
;       |prefetch_fifo:prefetch_fifo_component|                                           ; 47 (0)            ; 27 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component                                                                                                                                                     ;              ;
;          |scfifo:scfifo_component|                                                      ; 47 (0)            ; 27 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component                                                                                                                             ;              ;
;             |scfifo_e671:auto_generated|                                                ; 47 (3)            ; 27 (1)       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated                                                                                                  ;              ;
;                |a_dpfifo_e341:dpfifo|                                                   ; 44 (27)           ; 26 (12)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo                                                                             ;              ;
;                   |altsyncram_l2e1:FIFOram|                                             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|altsyncram_l2e1:FIFOram                                                     ;              ;
;                   |cntr_6s7:usedw_counter|                                              ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|cntr_6s7:usedw_counter                                                      ;              ;
;                   |cntr_prb:rd_ptr_msb|                                                 ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|cntr_prb:rd_ptr_msb                                                         ;              ;
;                   |cntr_qrb:wr_ptr|                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|cntr_qrb:wr_ptr                                                             ;              ;
;       |reconfig:reconfig_component|                                                     ; 259 (0)           ; 196 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component                                                                                                                                                               ;              ;
;          |reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|  ; 259 (2)           ; 196 (12)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component                                                                                   ;              ;
;             |alt_cal_c3gxb:calibration_c3gxb|                                           ; 118 (118)         ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb                                                   ;              ;
;             |reconfig_alt_dprio_v5k:dprio|                                              ; 139 (131)         ; 108 (102)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio                                                      ;              ;
;                |lpm_compare:pre_amble_cmpr|                                             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr                           ;              ;
;                   |cmpr_cgi:auto_generated|                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_cgi:auto_generated   ;              ;
;                |lpm_compare:state_mc_cmpr|                                              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr                            ;              ;
;                   |cmpr_26i:auto_generated|                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr|cmpr_26i:auto_generated    ;              ;
;                |lpm_counter:state_mc_counter|                                           ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter                         ;              ;
;                   |cntr_9co:auto_generated|                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated ;              ;
;       |req_fifo:req_fifo_component|                                                     ; 41 (0)            ; 35 (0)       ; 17152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component                                                                                                                                                               ;              ;
;          |scfifo:scfifo_component|                                                      ; 41 (0)            ; 35 (0)       ; 17152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component                                                                                                                                       ;              ;
;             |scfifo_th41:auto_generated|                                                ; 41 (0)            ; 35 (0)       ; 17152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated                                                                                                            ;              ;
;                |a_dpfifo_4o41:dpfifo|                                                   ; 41 (18)           ; 35 (12)      ; 17152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo                                                                                       ;              ;
;                   |altsyncram_v8e1:FIFOram|                                             ; 0 (0)             ; 0 (0)        ; 17152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram                                                               ;              ;
;                   |cntr_9s7:usedw_counter|                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|cntr_9s7:usedw_counter                                                                ;              ;
;                   |cntr_srb:rd_ptr_msb|                                                 ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|cntr_srb:rd_ptr_msb                                                                   ;              ;
;                   |cntr_trb:wr_ptr|                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|cntr_trb:wr_ptr                                                                       ;              ;
+-----------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|altsyncram_4c31:fifo_ram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 512          ; 32           ; 16384 ; None ;
; arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|altsyncram_8c31:fifo_ram|ALTSYNCRAM       ; M9K  ; Simple Dual Port ; 256          ; 64           ; 2048         ; 8            ; 16384 ; None ;
; arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|altsyncram_4c31:fifo_ram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 512          ; 32           ; 16384 ; None ;
; arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|altsyncram_8c31:fifo_ram|ALTSYNCRAM       ; M9K  ; Simple Dual Port ; 256          ; 64           ; 2048         ; 8            ; 16384 ; None ;
; arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram|ALTSYNCRAM               ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 512          ; 32           ; 16384 ; None ;
; arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram|ALTSYNCRAM               ; M9K  ; Simple Dual Port ; 256          ; 64           ; 2048         ; 8            ; 16384 ; None ;
; arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram|ALTSYNCRAM               ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 512          ; 32           ; 16384 ; None ;
; arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram|ALTSYNCRAM               ; M9K  ; Simple Dual Port ; 256          ; 64           ; 2048         ; 8            ; 16384 ; None ;
; pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|altsyncram_l2e1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048  ; None ;
; pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 256          ; 103          ; 256          ; 103          ; 26368 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                           ; IP Include File                                                                               ;
+--------+----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Altera ; FIFO                             ; 10.1    ; N/A          ; N/A          ; |pcie_top|arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component                                                                          ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd                                ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A          ; |pcie_top|arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component                                                                         ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd                                ;
; Altera ; FIFO                             ; 10.1    ; N/A          ; N/A          ; |pcie_top|arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component                                                                          ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd                                ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A          ; |pcie_top|arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component                                                                         ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd                                ;
; Altera ; FIFO                             ; 10.1    ; N/A          ; N/A          ; |pcie_top|arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst                                                                                 ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd                                ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A          ; |pcie_top|arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst                                                                                 ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd                                ;
; Altera ; FIFO                             ; 10.1    ; N/A          ; N/A          ; |pcie_top|arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst                                                                                 ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd                                ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A          ; |pcie_top|arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst                                                                                 ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd                                ;
; Altera ; PCI Express Compiler             ; 10.1    ; N/A          ; N/A          ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component                                                                     ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.vhd                                      ;
; Altera ; PCI Express Compiler             ; 10.1    ; N/A          ; N/A          ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper                                              ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_core.vhd                                 ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; Dec 2010     ; Licensed     ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v ;
; Altera ; ALTGX                            ; N/A     ; N/A          ; N/A          ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes                                             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd                               ;
; Altera ; FIFO                             ; 10.1    ; N/A          ; N/A          ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component                                                             ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd                               ;
; Altera ; ALTGX_RECONFIG                   ; 10.1    ; N/A          ; N/A          ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component                                                                       ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd                                       ;
; Altera ; FIFO                             ; N/A     ; N/A          ; N/A          ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component                                                                       ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd                                    ;
+--------+----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_708:arinc_708_inst_b|st_rx_reg                                                                                                               ;
+-----------------------------+-------------------------+-------------------------+-----------------------------+--------------------+------------------------+----------------+
; Name                        ; st_rx_reg.st_post_synch ; st_rx_reg.st_data_valid ; st_rx_reg.st_pre_data_valid ; st_rx_reg.st_synch ; st_rx_reg.st_pre_synch ; st_rx_reg.idle ;
+-----------------------------+-------------------------+-------------------------+-----------------------------+--------------------+------------------------+----------------+
; st_rx_reg.idle              ; 0                       ; 0                       ; 0                           ; 0                  ; 0                      ; 0              ;
; st_rx_reg.st_pre_synch      ; 0                       ; 0                       ; 0                           ; 0                  ; 1                      ; 1              ;
; st_rx_reg.st_synch          ; 0                       ; 0                       ; 0                           ; 1                  ; 0                      ; 1              ;
; st_rx_reg.st_pre_data_valid ; 0                       ; 0                       ; 1                           ; 0                  ; 0                      ; 1              ;
; st_rx_reg.st_data_valid     ; 0                       ; 1                       ; 0                           ; 0                  ; 0                      ; 1              ;
; st_rx_reg.st_post_synch     ; 1                       ; 0                       ; 0                           ; 0                  ; 0                      ; 1              ;
+-----------------------------+-------------------------+-------------------------+-----------------------------+--------------------+------------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_708:arinc_708_inst_b|st_tx_reg                                                                                                                  ;
+---------------------------+--------------------------+--------------------------+---------------------------+------------------------+-------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.st_sync_stop ; st_tx_reg.st_sync_start ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+------------------------+-------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0                      ; 0                       ; 0              ;
; st_tx_reg.st_sync_start   ; 0                        ; 0                        ; 0                         ; 0                      ; 1                       ; 1              ;
; st_tx_reg.st_sync_stop    ; 0                        ; 0                        ; 0                         ; 1                      ; 0                       ; 1              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 0                      ; 0                       ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 0                      ; 0                       ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 0                      ; 0                       ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+------------------------+-------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_708:arinc_708_inst_a|st_rx_reg                                                                                                               ;
+-----------------------------+-------------------------+-------------------------+-----------------------------+--------------------+------------------------+----------------+
; Name                        ; st_rx_reg.st_post_synch ; st_rx_reg.st_data_valid ; st_rx_reg.st_pre_data_valid ; st_rx_reg.st_synch ; st_rx_reg.st_pre_synch ; st_rx_reg.idle ;
+-----------------------------+-------------------------+-------------------------+-----------------------------+--------------------+------------------------+----------------+
; st_rx_reg.idle              ; 0                       ; 0                       ; 0                           ; 0                  ; 0                      ; 0              ;
; st_rx_reg.st_pre_synch      ; 0                       ; 0                       ; 0                           ; 0                  ; 1                      ; 1              ;
; st_rx_reg.st_synch          ; 0                       ; 0                       ; 0                           ; 1                  ; 0                      ; 1              ;
; st_rx_reg.st_pre_data_valid ; 0                       ; 0                       ; 1                           ; 0                  ; 0                      ; 1              ;
; st_rx_reg.st_data_valid     ; 0                       ; 1                       ; 0                           ; 0                  ; 0                      ; 1              ;
; st_rx_reg.st_post_synch     ; 1                       ; 0                       ; 0                           ; 0                  ; 0                      ; 1              ;
+-----------------------------+-------------------------+-------------------------+-----------------------------+--------------------+------------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_708:arinc_708_inst_a|st_tx_reg                                                                                                                  ;
+---------------------------+--------------------------+--------------------------+---------------------------+------------------------+-------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.st_sync_stop ; st_tx_reg.st_sync_start ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+------------------------+-------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0                      ; 0                       ; 0              ;
; st_tx_reg.st_sync_start   ; 0                        ; 0                        ; 0                         ; 0                      ; 1                       ; 1              ;
; st_tx_reg.st_sync_stop    ; 0                        ; 0                        ; 0                         ; 1                      ; 0                       ; 1              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 0                      ; 0                       ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 0                      ; 0                       ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 0                      ; 0                       ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+------------------------+-------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|st_tx_reg                                                         ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|st_tx_reg                                                         ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|st_tx_reg                                                         ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|st_tx_reg                                                         ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|st_tx_reg                                                         ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|st_tx_reg                                                         ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|st_tx_reg                                                         ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|st_tx_reg                                                         ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|st_tx_reg                                                         ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|st_tx_reg                                                         ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_825:arinc_825_inst_b|st_tx_reg                                                                                        ;
+---------------------------+---------------------------+-------------------------+--------------------------+-------------------------+----------------+
; Name                      ; st_tx_reg.st_unused_fetch ; st_tx_reg.st_byte_trans ; st_tx_reg.st_check_trans ; st_tx_reg.st_count_read ; st_tx_reg.idle ;
+---------------------------+---------------------------+-------------------------+--------------------------+-------------------------+----------------+
; st_tx_reg.idle            ; 0                         ; 0                       ; 0                        ; 0                       ; 0              ;
; st_tx_reg.st_count_read   ; 0                         ; 0                       ; 0                        ; 1                       ; 1              ;
; st_tx_reg.st_check_trans  ; 0                         ; 0                       ; 1                        ; 0                       ; 1              ;
; st_tx_reg.st_byte_trans   ; 0                         ; 1                       ; 0                        ; 0                       ; 1              ;
; st_tx_reg.st_unused_fetch ; 1                         ; 0                       ; 0                        ; 0                       ; 1              ;
+---------------------------+---------------------------+-------------------------+--------------------------+-------------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|arinc_825:arinc_825_inst_a|st_tx_reg                                                                                        ;
+---------------------------+---------------------------+-------------------------+--------------------------+-------------------------+----------------+
; Name                      ; st_tx_reg.st_unused_fetch ; st_tx_reg.st_byte_trans ; st_tx_reg.st_check_trans ; st_tx_reg.st_count_read ; st_tx_reg.idle ;
+---------------------------+---------------------------+-------------------------+--------------------------+-------------------------+----------------+
; st_tx_reg.idle            ; 0                         ; 0                       ; 0                        ; 0                       ; 0              ;
; st_tx_reg.st_count_read   ; 0                         ; 0                       ; 0                        ; 1                       ; 1              ;
; st_tx_reg.st_check_trans  ; 0                         ; 0                       ; 1                        ; 0                       ; 1              ;
; st_tx_reg.st_byte_trans   ; 0                         ; 1                       ; 0                        ; 0                       ; 1              ;
; st_tx_reg.st_unused_fetch ; 1                         ; 0                       ; 0                        ; 0                       ; 1              ;
+---------------------------+---------------------------+-------------------------+--------------------------+-------------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|st_TLP_tx_reg                                                               ;
+--------------------------------+--------------------------------+---------------------+------------------------+--------------------+
; Name                           ; st_TLP_tx_reg.st_data_transmit ; st_TLP_tx_reg.st_H2 ; st_TLP_tx_reg.st_H1_H0 ; st_TLP_tx_reg.idle ;
+--------------------------------+--------------------------------+---------------------+------------------------+--------------------+
; st_TLP_tx_reg.idle             ; 0                              ; 0                   ; 0                      ; 0                  ;
; st_TLP_tx_reg.st_H1_H0         ; 0                              ; 0                   ; 1                      ; 1                  ;
; st_TLP_tx_reg.st_H2            ; 0                              ; 1                   ; 0                      ; 1                  ;
; st_TLP_tx_reg.st_data_transmit ; 1                              ; 0                   ; 0                      ; 1                  ;
+--------------------------------+--------------------------------+---------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+------------------------------------------------------------------+
; Name                      ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_RX_RD ; ret_state.OFFSETS_PDEN_WR ; ret_state.IDLE ; ret_state.CAL_RX_WR                                              ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+------------------------------------------------------------------+
; ret_state.IDLE            ; 0                ; 0                    ; 0                   ; 0                         ; 0              ; 0                                                                ;
; ret_state.OFFSETS_PDEN_WR ; 0                ; 0                    ; 0                   ; 1                         ; 1              ; 0                                                                ;
; ret_state.CAL_RX_RD       ; 0                ; 0                    ; 1                   ; 0                         ; 1              ; 0                                                                ;
; ret_state.CAL_RX_WR       ; 0                ; 0                    ; 0                   ; 0                         ; 1              ; 1                                                                ;
; ret_state.DPRIO_WAIT      ; 0                ; 1                    ; 0                   ; 0                         ; 1              ; 0                                                                ;
; ret_state.CH_ADV          ; 1                ; 0                    ; 0                   ; 0                         ; 1              ; 0                                                                ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state                                                                    ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; Name                  ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.CH_ADV ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_RX_WR ; state.CAL_RX_RD ; state.OFFSETS_PDEN_WR ; state.OFFSETS_PDEN_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; state.IDLE            ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 0          ;
; state.CH_WAIT         ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 1             ; 1          ;
; state.TESTBUS_SET     ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 1                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_RD ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 1                     ; 0                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_WR ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 1                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_RD       ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 1               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_WR       ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 1               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WAIT      ; 0                 ; 0                ; 0            ; 0                ; 0               ; 1                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.SAMPLE_TB       ; 0                 ; 0                ; 0            ; 0                ; 1               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TEST_INPUT      ; 0                 ; 0                ; 0            ; 1                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CH_ADV          ; 0                 ; 0                ; 1            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_READ      ; 0                 ; 1                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WRITE     ; 1                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle ;
+-----------------------+---------------------+----------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; mdio_cycle.MDIO_END ; mdio_cycle.MDIO_READ ; mdio_cycle.MDIO_WRITE ; mdio_cycle.MDIO_ADDR                                                                                                               ;
+-----------------------+---------------------+----------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; mdio_cycle.MDIO_ADDR  ; 0                   ; 0                    ; 0                     ; 0                                                                                                                                  ;
; mdio_cycle.MDIO_WRITE ; 0                   ; 0                    ; 1                     ; 1                                                                                                                                  ;
; mdio_cycle.MDIO_READ  ; 0                   ; 1                    ; 0                     ; 1                                                                                                                                  ;
; mdio_cycle.MDIO_END   ; 1                   ; 0                    ; 0                     ; 1                                                                                                                                  ;
+-----------------------+---------------------+----------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate               ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; Name                    ; cstate.CLEAR_WAITREQ_ST ; cstate.MDIO_FRAME_ST ; cstate.MDIO_PRE_ST ; cstate.MDIO_CLR_ST ; cstate.ERR_ST ; cstate.CTRL_RD_ST ; cstate.CTRL_WR_ST ; cstate.MDIO_START_ST ; cstate.CHECK_ADDR_ST ; cstate.IDLE_ST ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; cstate.IDLE_ST          ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 0              ;
; cstate.CHECK_ADDR_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 1                    ; 1              ;
; cstate.MDIO_START_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                    ; 0                    ; 1              ;
; cstate.CTRL_WR_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                    ; 0                    ; 1              ;
; cstate.CTRL_RD_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.ERR_ST           ; 0                       ; 0                    ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_CLR_ST      ; 0                       ; 0                    ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_PRE_ST      ; 0                       ; 0                    ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_FRAME_ST    ; 0                       ; 1                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.CLEAR_WAITREQ_ST ; 1                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+


Encoding Type:  User-Encoded
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|serdes_rst_state ;
+---------------------------------------------+--------------------+-----------------------------------------------------------------+
; Name                                        ; serdes_rst_state~5 ; serdes_rst_state~4                                              ;
+---------------------------------------------+--------------------+-----------------------------------------------------------------+
; serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT ; 0                  ; 0                                                               ;
; serdes_rst_state.IDLE_ST_CNT                ; 0                  ; 1                                                               ;
; serdes_rst_state.STABLE_TX_PLL_ST_CNT       ; 1                  ; 1                                                               ;
; serdes_rst_state.WAIT_STATE_ST_CNT          ; 1                  ; 0                                                               ;
+---------------------------------------------+--------------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|startup_cntr[0]           ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|startup_cntr[1]           ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|startup_cntr[2]           ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[31]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[30]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                    ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[11]                                   ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[10]                                   ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[9]                                    ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                    ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                    ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                    ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                    ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                    ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                    ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                    ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                    ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[28]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[27]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[18]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[17]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[16]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[15]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[11]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[12]     ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[10]        ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[9]         ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[10]     ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[8]         ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[7]         ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[6]         ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[5]         ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[4]         ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[3]         ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[2]         ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[1]         ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|addr_shift_reg[0]         ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arinc_429_tx:arinc_429_tx_inst_9|cur_packet_reg[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; arinc_429_tx:arinc_429_tx_inst_8|cur_packet_reg[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; arinc_429_tx:arinc_429_tx_inst_7|cur_packet_reg[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; arinc_429_tx:arinc_429_tx_inst_6|cur_packet_reg[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; arinc_429_tx:arinc_429_tx_inst_5|cur_packet_reg[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; arinc_429_tx:arinc_429_tx_inst_4|cur_packet_reg[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; arinc_429_tx:arinc_429_tx_inst_3|cur_packet_reg[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; arinc_429_tx:arinc_429_tx_inst_2|cur_packet_reg[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; arinc_429_tx:arinc_429_tx_inst_1|cur_packet_reg[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; arinc_429_tx:arinc_429_tx_inst_0|cur_packet_reg[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; lpm_ff:version_ff|dffs[0,2,4,6,9,11,13,15..18,20..23,26..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; lpm_ff:rd_int_event_h_ff|dffs[17..23]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; lpm_ff:rd_int_event_l_ff|dffs[2..7]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|tx_st_err_reg                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|p0addr                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[0..6]             ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                   ; Stuck at VCC due to stuck port preset                                                                                                                                                            ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0..31]            ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin                         ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dpriodisable                    ; Stuck at VCC due to stuck port preset                                                                                                                                                            ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioload                       ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|extended_dprio_access           ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle                      ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                     ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1..7]                                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[0]                                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[0]                                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[0]                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[1]                                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[1]                                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[1]                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[2]                                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[2]                                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[2]                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[3]                                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[3]                                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[3]                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[4]                                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[4]                                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[4]                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[5]                                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[5]                                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[5]                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[6]                                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[6]                                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[6]                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[7]                                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[7]                                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[7]                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                                        ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rxanalogreset_r                                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[0..7]                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[0..7]                                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[0..19]                                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|sd_state[1]                                                                                                                        ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[2..9]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[10..11]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_qe9:ws_bwp|dffe11a[11]                                                         ; Lost fanout                                                                                                                                                                                      ;
; arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[9]                                                          ; Lost fanout                                                                                                                                                                                      ;
; arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]                                                         ; Lost fanout                                                                                                                                                                                      ;
; arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_qe9:rs_brp|dffe11a[11]                                                        ; Lost fanout                                                                                                                                                                                      ;
; arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_qe9:ws_bwp|dffe11a[11]                                                         ; Lost fanout                                                                                                                                                                                      ;
; arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[9]                                                          ; Lost fanout                                                                                                                                                                                      ;
; arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]                                                         ; Lost fanout                                                                                                                                                                                      ;
; arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_qe9:rs_brp|dffe11a[11]                                                        ; Lost fanout                                                                                                                                                                                      ;
; arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_qe9:ws_bwp|dffe11a[11]                                                                ; Lost fanout                                                                                                                                                                                      ;
; arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[9]                                                                 ; Lost fanout                                                                                                                                                                                      ;
; arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]                                                                 ; Lost fanout                                                                                                                                                                                      ;
; arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp|dffe11a[11]                                                                ; Lost fanout                                                                                                                                                                                      ;
; arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_qe9:ws_bwp|dffe11a[11]                                                                ; Lost fanout                                                                                                                                                                                      ;
; arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[9]                                                                 ; Lost fanout                                                                                                                                                                                      ;
; arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]                                                                 ; Lost fanout                                                                                                                                                                                      ;
; arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp|dffe11a[11]                                                                ; Lost fanout                                                                                                                                                                                      ;
; lpm_ff:version_ff|dffs[1]                                                                                                                                                                                                  ; Merged with lpm_ff:version_ff|dffs[3]                                                                                                                                                            ;
; lpm_ff:version_ff|dffs[3]                                                                                                                                                                                                  ; Merged with lpm_ff:version_ff|dffs[5]                                                                                                                                                            ;
; lpm_ff:version_ff|dffs[5]                                                                                                                                                                                                  ; Merged with lpm_ff:version_ff|dffs[7]                                                                                                                                                            ;
; lpm_ff:version_ff|dffs[7]                                                                                                                                                                                                  ; Merged with lpm_ff:version_ff|dffs[8]                                                                                                                                                            ;
; lpm_ff:version_ff|dffs[8]                                                                                                                                                                                                  ; Merged with lpm_ff:version_ff|dffs[10]                                                                                                                                                           ;
; lpm_ff:version_ff|dffs[10]                                                                                                                                                                                                 ; Merged with lpm_ff:version_ff|dffs[12]                                                                                                                                                           ;
; lpm_ff:version_ff|dffs[12]                                                                                                                                                                                                 ; Merged with lpm_ff:version_ff|dffs[14]                                                                                                                                                           ;
; lpm_ff:version_ff|dffs[14]                                                                                                                                                                                                 ; Merged with lpm_ff:version_ff|dffs[19]                                                                                                                                                           ;
; lpm_ff:version_ff|dffs[19]                                                                                                                                                                                                 ; Merged with lpm_ff:version_ff|dffs[24]                                                                                                                                                           ;
; lpm_ff:version_ff|dffs[24]                                                                                                                                                                                                 ; Merged with lpm_ff:version_ff|dffs[25]                                                                                                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[7]                                                                                                                 ; Merged with pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[6]                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[6]                                                                                                                 ; Merged with pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[5]                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[5]                                                                                                                 ; Merged with pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[4]                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[4]                                                                                                                 ; Merged with pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[3]                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[3]                                                                                                                 ; Merged with pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[2]                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[2]                                                                                                                 ; Merged with pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[1]                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[1]                                                                                                                 ; Merged with pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[1..7]                                                                                                             ; Merged with pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                          ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[1..7]                                                                                                            ; Merged with pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                         ;
; pcie_wrapper:pcie_wrapper_inc|tx_st_eop_reg                                                                                                                                                                                ; Merged with pcie_wrapper:pcie_wrapper_inc|end_of_transfer_packet_reg                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|srst0                                                                                                                                                                                        ; Merged with pcie_wrapper:pcie_wrapper_inc|crst0                                                                                                                                                  ;
; pcie_wrapper:pcie_wrapper_inc|srst                                                                                                                                                                                         ; Merged with pcie_wrapper:pcie_wrapper_inc|crst                                                                                                                                                   ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[1..4]                                    ; Merged with pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0] ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_inc                                               ; Merged with pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0] ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; A429_CTRL_ADR_detect_trg[0]                                                                                                                                                                                                ; Merged with arinc_429_rx:arinc_429_rx_inst_0|ctrl_trg                                                                                                                                            ;
; A429_CTRL_ADR_detect_trg[1]                                                                                                                                                                                                ; Merged with arinc_429_rx:arinc_429_rx_inst_1|ctrl_trg                                                                                                                                            ;
; A429_CTRL_ADR_detect_trg[2]                                                                                                                                                                                                ; Merged with arinc_429_rx:arinc_429_rx_inst_2|ctrl_trg                                                                                                                                            ;
; A429_CTRL_ADR_detect_trg[3]                                                                                                                                                                                                ; Merged with arinc_429_rx:arinc_429_rx_inst_3|ctrl_trg                                                                                                                                            ;
; A429_CTRL_ADR_detect_trg[4]                                                                                                                                                                                                ; Merged with arinc_429_rx:arinc_429_rx_inst_4|ctrl_trg                                                                                                                                            ;
; A429_CTRL_ADR_detect_trg[5]                                                                                                                                                                                                ; Merged with arinc_429_rx:arinc_429_rx_inst_5|ctrl_trg                                                                                                                                            ;
; A429_CTRL_ADR_detect_trg[6]                                                                                                                                                                                                ; Merged with arinc_429_rx:arinc_429_rx_inst_6|ctrl_trg                                                                                                                                            ;
; A429_CTRL_ADR_detect_trg[7]                                                                                                                                                                                                ; Merged with arinc_429_rx:arinc_429_rx_inst_7|ctrl_trg                                                                                                                                            ;
; A429_CTRL_ADR_detect_trg[8]                                                                                                                                                                                                ; Merged with arinc_429_rx:arinc_429_rx_inst_8|ctrl_trg                                                                                                                                            ;
; A429_CTRL_ADR_detect_trg[9]                                                                                                                                                                                                ; Merged with arinc_429_rx:arinc_429_rx_inst_9|ctrl_trg                                                                                                                                            ;
; A429_CTRL_ADR_detect_trg[10]                                                                                                                                                                                               ; Merged with arinc_429_rx:arinc_429_rx_inst_10|ctrl_trg                                                                                                                                           ;
; A429_CTRL_ADR_detect_trg[11]                                                                                                                                                                                               ; Merged with arinc_429_rx:arinc_429_rx_inst_11|ctrl_trg                                                                                                                                           ;
; A429_CTRL_ADR_detect_trg[12]                                                                                                                                                                                               ; Merged with arinc_429_rx:arinc_429_rx_inst_12|ctrl_trg                                                                                                                                           ;
; A429_CTRL_ADR_detect_trg[13]                                                                                                                                                                                               ; Merged with arinc_429_rx:arinc_429_rx_inst_13|ctrl_trg                                                                                                                                           ;
; A429_CTRL_ADR_detect_trg[14]                                                                                                                                                                                               ; Merged with arinc_429_rx:arinc_429_rx_inst_14|ctrl_trg                                                                                                                                           ;
; A429_CTRL_ADR_detect_trg[15]                                                                                                                                                                                               ; Merged with arinc_429_rx:arinc_429_rx_inst_15|ctrl_trg                                                                                                                                           ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~3                                          ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~4                                          ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~5                                          ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~8                                              ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~9                                              ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~10                                             ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~11                                             ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5                    ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6                    ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                        ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5                        ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6                        ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7                        ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_ADDR            ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_WRITE           ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_READ            ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_END             ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                  ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST            ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST         ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST               ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST                   ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST            ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST              ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST              ; Stuck at GND due to stuck port clear                                                                                                                                                             ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST            ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|req_addr_reg[28..63]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[28..63]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                      ;
; pcie_wrapper:pcie_wrapper_inc|read_addr_count[28..63]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; Total Number of Removed Registers = 380                                                                                                                                                                                    ;                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal ; Registers Removed due to This Register                                                              ;
+-----------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------+
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|sd_state[0] ; Lost Fanouts       ; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|sd_state[1] ;
+-----------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16018 ;
; Number of registers using Synchronous Clear  ; 5585  ;
; Number of registers using Synchronous Load   ; 1111  ;
; Number of registers using Asynchronous Clear ; 15743 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11500 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|rdemp_eq_comp_lsb_aeb                     ; 6       ;
; arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|rdemp_eq_comp_msb_aeb                     ; 6       ;
; pcie_wrapper:pcie_wrapper_inc|crst                                                                                                                                             ; 4       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                       ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                       ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                              ; 52      ;
; arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|rdemp_eq_comp_lsb_aeb                             ; 3       ;
; arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|rdemp_eq_comp_msb_aeb                             ; 3       ;
; arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|rdemp_eq_comp_lsb_aeb                             ; 3       ;
; arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|rdemp_eq_comp_msb_aeb                             ; 3       ;
; arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|rdemp_eq_comp_lsb_aeb                     ; 5       ;
; arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|rdemp_eq_comp_msb_aeb                     ; 5       ;
; pcie_wrapper:pcie_wrapper_inc|crst0                                                                                                                                            ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|arst_r[1]                                                                              ; 1       ;
; arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p|counter6a0            ; 7       ;
; arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p|counter6a0            ; 7       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                              ; 1       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                              ; 22      ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                    ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                    ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                     ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                     ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                    ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                    ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                    ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                    ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                     ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                    ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                     ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                    ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                     ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                     ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                     ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                    ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                     ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                     ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                    ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                     ; 2       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|arst_r[0]                                                                              ; 1       ;
; arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p|parity7               ; 4       ;
; arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_m97:rdptr_g1p|sub_parity4a0         ; 1       ;
; arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p|parity7               ; 4       ;
; arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_m97:rdptr_g1p|sub_parity4a0         ; 1       ;
; arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_jnc:wrptr_g1p|counter6a0    ; 8       ;
; arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_jnc:wrptr_g1p|counter6a0    ; 8       ;
; arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_m97:rdptr_g1p|sub_parity4a0 ; 1       ;
; pcie_wrapper:pcie_wrapper_inc|dlup_exit_r                                                                                                                                      ; 1       ;
; pcie_wrapper:pcie_wrapper_inc|hotrst_exit_r                                                                                                                                    ; 1       ;
; pcie_wrapper:pcie_wrapper_inc|l2_exit_r                                                                                                                                        ; 1       ;
; arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|rdemp_eq_comp_lsb_aeb                             ; 1       ;
; arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|rdemp_eq_comp_msb_aeb                             ; 1       ;
; arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_va7:rdptr_g1p|counter3a0            ; 8       ;
; arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|rdemp_eq_comp_lsb_aeb                             ; 1       ;
; arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|rdemp_eq_comp_msb_aeb                             ; 1       ;
; arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_va7:rdptr_g1p|counter3a0            ; 8       ;
; arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|rdemp_eq_comp_lsb_aeb                      ; 1       ;
; arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|rdemp_eq_comp_msb_aeb                      ; 1       ;
; arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_va7:rdptr_g1p|counter3a0     ; 8       ;
; arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|rdemp_eq_comp_lsb_aeb                      ; 1       ;
; arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|rdemp_eq_comp_msb_aeb                      ; 1       ;
; arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_va7:rdptr_g1p|counter3a0     ; 8       ;
; arinc_429_rx:arinc_429_rx_inst_0|real_speed_grade[0]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_1|real_speed_grade[0]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_2|real_speed_grade[0]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_3|real_speed_grade[0]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_4|real_speed_grade[0]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_5|real_speed_grade[0]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_6|real_speed_grade[0]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_7|real_speed_grade[0]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_8|real_speed_grade[0]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_9|real_speed_grade[0]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_10|real_speed_grade[0]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_11|real_speed_grade[0]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_13|real_speed_grade[0]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_12|real_speed_grade[0]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_14|real_speed_grade[0]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_15|real_speed_grade[0]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_16|real_speed_grade[0]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_0|real_speed_grade[1]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_1|real_speed_grade[1]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_2|real_speed_grade[1]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_3|real_speed_grade[1]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_4|real_speed_grade[1]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_5|real_speed_grade[1]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_6|real_speed_grade[1]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_7|real_speed_grade[1]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_8|real_speed_grade[1]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_9|real_speed_grade[1]                                                                                                                           ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_10|real_speed_grade[1]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_11|real_speed_grade[1]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_13|real_speed_grade[1]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_12|real_speed_grade[1]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_14|real_speed_grade[1]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_15|real_speed_grade[1]                                                                                                                          ; 1       ;
; arinc_429_rx:arinc_429_rx_inst_16|real_speed_grade[1]                                                                                                                          ; 1       ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                              ; 1       ;
; arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_jnc:wrptr_g1p|parity7       ; 4       ;
; arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_m97:rdptr_g1p|sub_parity4a0 ; 1       ;
; arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_jnc:wrptr_g1p|parity7       ; 4       ;
; arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_va7:rdptr_g1p|parity4               ; 4       ;
; Total number of inverted registers = 107*                                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|clk_div_count[0]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|clk_div_count[5]                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|in_data_shift[19]                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|in_data_shift[8]                                                                                                                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|in_data_shift[4]                                                                                                                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|in_data_shift[14]                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|in_data_shift[15]                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|in_data_shift[0]                                                                                                                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|in_data_shift[21]                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|in_data_shift[12]                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|in_data_shift[27]                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|in_data_shift[9]                                                                                                                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|in_data_shift[30]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|in_data_shift[17]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|in_data_shift[8]                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|in_data_shift[14]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|in_data_shift[29]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|in_data_shift[17]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|in_data_shift[29]                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|fifo_data[46]                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|fifo_data[5]                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|fifo_data[32]                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|fifo_data[31]                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|bit_cntr_count[4]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|rxd_0_ff                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|bit_cntr_count[4]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|rxd_1_ff                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|bit_cntr_count[2]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|rxd_1_ff                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|bit_cntr_count[1]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|rxd_0_ff                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|bit_cntr_count[1]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|rxd_1_ff                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|bit_cntr_count[0]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|rxd_1_ff                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|bit_cntr_count[3]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|rxd_1_ff                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|bit_cntr_count[0]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|rxd_1_ff                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|bit_cntr_count[1]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|rxd_1_ff                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|bit_cntr_count[4]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|rxd_1_ff                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|bit_cntr_count[4]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|rxd_0_ff                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|bit_cntr_count[0]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|rxd_1_ff                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|bit_cntr_count[3]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|rxd_1_ff                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|bit_cntr_count[4]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|rxd_1_ff                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|bit_cntr_count[4]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|rxd_1_ff                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|bit_cntr_count[3]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|rxd_1_ff                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|bit_cntr_count[4]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|read_addr_count[2]                                                                                                                                  ;
; 3:1                ; 61 bits   ; 122 LEs       ; 122 LEs              ; 0 LEs                  ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|read_addr_count[49]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|period_cntr_count[12]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|period_cntr_count[3]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|period_cntr_count[10]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|period_cntr_count[3]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|period_cntr_count[11]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|period_cntr_count[0]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|period_cntr_count[10]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|period_cntr_count[12]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|period_cntr_count[15]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|period_cntr_count[12]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|period_cntr_count[7]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|period_cntr_count[13]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|period_cntr_count[10]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|period_cntr_count[4]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|period_cntr_count[7]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|period_cntr_count[7]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|period_cntr_count[2]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|clk_div_count_0[10]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|clk_div_count_0_ff[4]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|clk_div_count_1[6]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|clk_div_count_0[3]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|clk_div_count_0_ff[15]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|clk_div_count_1[2]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|clk_div_count_0[0]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|clk_div_count_0_ff[8]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|clk_div_count_1[13]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|clk_div_count_0[6]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|clk_div_count_0_ff[13]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|clk_div_count_1[0]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|clk_div_count_0[0]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|clk_div_count_0_ff[15]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|clk_div_count_1[0]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|clk_div_count_0[7]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|clk_div_count_0_ff[7]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|clk_div_count_1[2]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|clk_div_count_0[4]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|clk_div_count_0_ff[14]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|clk_div_count_1[9]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|clk_div_count_0[9]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|clk_div_count_0_ff[1]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|clk_div_count_1[6]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|clk_div_count_0[14]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|clk_div_count_0_ff[4]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|clk_div_count_1[10]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|clk_div_count_0[0]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|clk_div_count_0_ff[0]                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|clk_div_count_1[12]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|clk_div_count_0[15]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|clk_div_count_0_ff[6]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|clk_div_count_1[3]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|clk_div_count_0[11]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|clk_div_count_0_ff[5]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|clk_div_count_1[9]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|clk_div_count_0[14]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|clk_div_count_0_ff[0]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|clk_div_count_1[7]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|clk_div_count_0[9]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|clk_div_count_0_ff[15]                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|clk_div_count_1[14]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|clk_div_count_0[10]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|clk_div_count_0_ff[1]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|clk_div_count_1[10]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|clk_div_count_0[6]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|clk_div_count_0_ff[7]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|clk_div_count_1[14]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|clk_div_count_0[0]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|clk_div_count_0_ff[5]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|clk_div_count_1[8]                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|synch_count_ff_reg[0]                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|synch_count_ff_reg[7]                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[9]                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[10]                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_b|indata_changer:indata_changer_inst|actual_data_ff[14]                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_a|indata_changer:indata_changer_inst|actual_data_ff[7]                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_a|rd_shift_ff[3]                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_b|rd_bit_to_byte_count[0]                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|event_ctrl_data[26]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|event_ctrl_data[15]                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|event_ctrl_data[2]                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|event_ctrl_data[22]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|event_ctrl_data[14]                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|event_ctrl_data[6]                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|event_ctrl_data[29]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|event_ctrl_data[15]                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|event_ctrl_data[3]                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|event_ctrl_data[22]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|event_ctrl_data[14]                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|event_ctrl_data[3]                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|event_ctrl_data[25]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|event_ctrl_data[11]                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|event_ctrl_data[3]                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|event_ctrl_data[17]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|event_ctrl_data[8]                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|event_ctrl_data[3]                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|event_ctrl_data[20]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|event_ctrl_data[9]                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|event_ctrl_data[5]                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|event_ctrl_data[19]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|event_ctrl_data[15]                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|event_ctrl_data[4]                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|event_ctrl_data[22]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|event_ctrl_data[8]                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|event_ctrl_data[4]                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|event_ctrl_data[16]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|event_ctrl_data[8]                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|event_ctrl_data[3]                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|read_data[7]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|read_data[3]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|read_data[7]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|read_data[1]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|read_data[2]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|read_data[2]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|read_data[4]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|read_data[4]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|read_data[7]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|read_data[0]                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|read_data[4]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|read_data[4]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|read_data[4]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|read_data[5]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|read_data[0]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|read_data[6]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|read_data[1]                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|fifo_data[17]                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|fifo_data[13]                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|fifo_data[20]                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|fifo_data[1]                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|fifo_data[14]                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|fifo_data[24]                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|fifo_data[15]                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|fifo_data[0]                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|fifo_data[14]                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|fifo_data[25]                                                                                                                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|rx_wx_fifo_data_reg[2]                                                                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|rx_wx_fifo_data_reg[5]                                                                                                                                 ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|TLP_DeviceNumber_reg[0]                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_a|par_post_count[1]                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_b|par_post_count[1]                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_a|spi_event_ctrl_data[6]                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_a|spi_event_ctrl_data[4]                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_a|spi_event_ctrl_data[0]                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_b|spi_event_ctrl_data[6]                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_b|spi_event_ctrl_data[3]                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_b|spi_event_ctrl_data[2]                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|alarm_frame_trg[13]                                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|alarm_frame_trg[27]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[6]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|synch_count_reg[6]                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|synch_count_reg[0]                                                                                                                                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|clk_div_count[0]                                                                                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|clk_div_count[13]                                                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|clk_div_count[13]                                                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|clk_div_count[10]                                                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|clk_div_count[15]                                                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|clk_div_count[9]                                                                                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|clk_div_count[0]                                                                                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|clk_div_count[14]                                                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|clk_div_count[5]                                                                                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|clk_div_count[14]                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|pre_synch_count_reg[0]                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|pre_data_valid_count_reg[7]                                                                                                                            ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|bit_count_reg[4]                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|pre_synch_count_reg[7]                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|pre_data_valid_count_reg[0]                                                                                                                            ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|bit_count_reg[8]                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|period_count_reg[3]                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|period_count_reg[3]                                                                                                                                    ;
; 7:1                ; 61 bits   ; 244 LEs       ; 61 LEs               ; 183 LEs                ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|write_addr_reg[12]                                                                                                                                  ;
; 8:1                ; 1591 bits ; 7955 LEs      ; 3182 LEs             ; 4773 LEs               ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|cur_packet_reg[100]                                                                                                                                    ;
; 8:1                ; 1591 bits ; 7955 LEs      ; 3182 LEs             ; 4773 LEs               ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|cur_packet_reg[1020]                                                                                                                                   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_b|mosi_reg                                                                                                                                               ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_a|tx_byte_reg[4]                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|bit_to_byte_count_reg[1]                                                                                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|bit_to_byte_count_reg[1]                                                                                                                               ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|post_synch_count_reg[7]                                                                                                                                ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|post_synch_count_reg[6]                                                                                                                                ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_b|transmit_count_reg[7]                                                                                                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_a|transmit_count_reg[7]                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|tx_packet_length_reg[1]                                                                                                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|tx_packet_length_reg[3]                                                                                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_b|qword_to_byte_count_reg[2]                                                                                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_a|qword_to_byte_count_reg[1]                                                                                                                             ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_b|qword_to_byte_count_reg[7]                                                                                                                             ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |pcie_top|arinc_825:arinc_825_inst_a|qword_to_byte_count_reg[5]                                                                                                                             ;
; 11:1               ; 9 bits    ; 63 LEs        ; 9 LEs                ; 54 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[13]                                                                                                                                ;
; 11:1               ; 23 bits   ; 161 LEs       ; 46 LEs               ; 115 LEs                ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[11]                                                                                                                                ;
; 11:1               ; 17 bits   ; 119 LEs       ; 34 LEs               ; 85 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[24]                                                                                                                                ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[1]                                                                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|error_code_reg[0]                                                                                                                                      ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|cur_packet_reg[2]                                                                                                                                      ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|error_code_reg[1]                                                                                                                                      ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|cur_packet_reg[4]                                                                                                                                      ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|packet_byte_count_reg[0]                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|packet_byte_count_reg[4]                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|packet_byte_count_reg[1]                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|packet_byte_count_reg[2]                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|packet_byte_count_reg[1]                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|packet_byte_count_reg[2]                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|packet_byte_count_reg[0]                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|packet_byte_count_reg[3]                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|packet_byte_count_reg[1]                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|packet_byte_count_reg[1]                                                                                                                         ;
; 12:1               ; 9 bits    ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|length_reg[3]                                                                                                                                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|sync_count_reg[0]                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|sync_count_reg[1]                                                                                                                                      ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|cur_packet_reg[30]                                                                                                                               ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|cur_packet_reg[9]                                                                                                                                ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|cur_packet_reg[15]                                                                                                                               ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|cur_packet_reg[28]                                                                                                                               ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|cur_packet_reg[15]                                                                                                                               ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|cur_packet_reg[18]                                                                                                                               ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|cur_packet_reg[7]                                                                                                                                ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|cur_packet_reg[14]                                                                                                                               ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|cur_packet_reg[13]                                                                                                                               ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|cur_packet_reg[2]                                                                                                                                ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|be_0_reg[2]                                                                                                                                         ;
; 15:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|be_1_reg[1]                                                                                                                                         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_9|s_txd_1_reg                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_8|s_txd_0_reg                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_7|s_txd_0_reg                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_6|s_txd_1_reg                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_5|s_txd_0_reg                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_4|s_txd_1_reg                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_3|s_txd_0_reg                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_2|s_txd_0_reg                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_1|s_txd_0_reg                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |pcie_top|arinc_429_tx:arinc_429_tx_inst_0|s_txd_0_reg                                                                                                                                      ;
; 18:1               ; 13 bits   ; 156 LEs       ; 13 LEs               ; 143 LEs                ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|packet_bit_count_reg[12]                                                                                                                               ;
; 18:1               ; 13 bits   ; 156 LEs       ; 13 LEs               ; 143 LEs                ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|packet_bit_count_reg[9]                                                                                                                                ;
; 34:1               ; 34 bits   ; 748 LEs       ; 748 LEs              ; 0 LEs                  ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|sts_data[36]                                                                                                                                           ;
; 34:1               ; 34 bits   ; 748 LEs       ; 748 LEs              ; 0 LEs                  ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|sts_data[61]                                                                                                                                           ;
; 35:1               ; 22 bits   ; 506 LEs       ; 484 LEs              ; 22 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|sts_data[27]                                                                                                                                           ;
; 35:1               ; 22 bits   ; 506 LEs       ; 484 LEs              ; 22 LEs                 ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|sts_data[29]                                                                                                                                           ;
; 37:1               ; 7 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_a|sts_data[7]                                                                                                                                            ;
; 37:1               ; 7 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |pcie_top|arinc_708:arinc_708_inst_b|sts_data[2]                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|real_speed_grade[1]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|real_speed_grade[0]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|real_speed_grade[1]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|real_speed_grade[0]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|real_speed_grade[0]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|real_speed_grade[0]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|real_speed_grade[0]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|real_speed_grade[1]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|real_speed_grade[0]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|real_speed_grade[0]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|real_speed_grade[1]                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|real_speed_grade[0]                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|real_speed_grade[0]                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|real_speed_grade[0]                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|real_speed_grade[1]                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|real_speed_grade[1]                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|real_speed_grade[1]                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pcie_top|arinc_708:arinc_708_inst_b|rx_wr_req_fifo_next                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pcie_top|arinc_708:arinc_708_inst_a|st_rx_next                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_825:arinc_825_inst_b|indata_changer:indata_changer_inst|data_low_fifo[6]                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_825:arinc_825_inst_a|indata_changer:indata_changer_inst|data_low_fifo[26]                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pcie_top|pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pcie_top|_                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pcie_top|_                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_825:arinc_825_inst_b|indata_changer:indata_changer_inst|data_high_fifo[14]                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_825:arinc_825_inst_a|indata_changer:indata_changer_inst|data_high_fifo[23]                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|rd_data_0[26]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_0|rd_data_0[5]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|rd_data_0[31]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_1|rd_data_0[9]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|rd_data_0[30]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_2|rd_data_0[14]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|rd_data_0[29]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_3|rd_data_0[1]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|rd_data_0[20]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_4|rd_data_0[3]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|rd_data_0[25]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_5|rd_data_0[3]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|rd_data_0[25]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_6|rd_data_0[5]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|rd_data_0[23]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_7|rd_data_0[4]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|rd_data_0[24]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_8|rd_data_0[2]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|rd_data_0[24]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_9|rd_data_0[7]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|rd_data_0[31]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_10|rd_data_0[3]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|rd_data_0[31]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_11|rd_data_0[3]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|rd_data_0[26]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_12|rd_data_0[2]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|rd_data_0[30]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_13|rd_data_0[10]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|rd_data_0[30]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_14|rd_data_0[10]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|rd_data_0[23]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_15|rd_data_0[5]                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|rd_data_0[29]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pcie_top|arinc_429_rx:arinc_429_rx_inst_16|rd_data_0[13]                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pcie_top|arinc_708:arinc_708_inst_b|st_tx_next                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pcie_top|arinc_708:arinc_708_inst_a|st_tx_next                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pcie_top|arinc_825:arinc_825_inst_b|bit_count_next                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pcie_top|arinc_825:arinc_825_inst_a|bit_count_next                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |pcie_top|arinc_825:arinc_825_inst_b|st_tx_next                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |pcie_top|arinc_825:arinc_825_inst_a|st_tx_next                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|altsyncram_l2e1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes ;
+--------------------------+--------------+------+---------------------------------------------------------------+
; Assignment               ; Value        ; From ; To                                                            ;
+--------------------------+--------------+------+---------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; serdes_rst_state                                              ;
+--------------------------+--------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; DPRIO_CHANNEL_NUM ; 11    ; -    ; address_pres_reg[11]                                                                                                      ;
; DPRIO_CHANNEL_NUM ; 10    ; -    ; address_pres_reg[10]                                                                                                      ;
; DPRIO_CHANNEL_NUM ; 9     ; -    ; address_pres_reg[9]                                                                                                       ;
; DPRIO_CHANNEL_NUM ; 8     ; -    ; address_pres_reg[8]                                                                                                       ;
; DPRIO_CHANNEL_NUM ; 7     ; -    ; address_pres_reg[7]                                                                                                       ;
; DPRIO_CHANNEL_NUM ; 6     ; -    ; address_pres_reg[6]                                                                                                       ;
; DPRIO_CHANNEL_NUM ; 5     ; -    ; address_pres_reg[5]                                                                                                       ;
; DPRIO_CHANNEL_NUM ; 4     ; -    ; address_pres_reg[4]                                                                                                       ;
; DPRIO_CHANNEL_NUM ; 3     ; -    ; address_pres_reg[3]                                                                                                       ;
; DPRIO_CHANNEL_NUM ; 2     ; -    ; address_pres_reg[2]                                                                                                       ;
; DPRIO_CHANNEL_NUM ; 1     ; -    ; address_pres_reg[1]                                                                                                       ;
; DPRIO_CHANNEL_NUM ; 0     ; -    ; address_pres_reg[0]                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[0]                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[11]                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[10]                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[9]                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[8]                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[7]                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[6]                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[5]                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[4]                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[3]                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[2]                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[1]                                                                                                       ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                   ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_INTERFACE_REG ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                   ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                            ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                            ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                                 ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[0]                                                                                                                                      ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[1]                                                                                                                                      ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[2]                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[0]                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[0]                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[1]                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[1]                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[2]                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[2]                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[3]                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[3]                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[4]                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[4]                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[5]                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[5]                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[6]                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[6]                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[7]                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[7]                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[8]                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[8]                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[9]                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[9]                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[10]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[10]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[11]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[11]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[12]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[12]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[13]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[13]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[14]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[14]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[15]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[15]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[16]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[16]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[17]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[17]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[18]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[18]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[19]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[19]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[20]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[20]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[21]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[21]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[22]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[22]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[23]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[23]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[24]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[24]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[25]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[25]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[26]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[26]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[27]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[27]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[28]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[28]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[29]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[29]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[30]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[30]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[31]                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[15]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[15]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[14]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[14]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[13]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[13]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[12]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[12]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[11]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[11]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[10]                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[10]                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[9]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[9]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[8]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[8]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[7]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[7]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[6]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[6]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[5]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[5]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[4]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[4]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[3]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[3]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[2]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[2]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[1]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[1]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                                 ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[0]                                                                                                                                 ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[0]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[0]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[1]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[1]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[2]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[2]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[3]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[3]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[4]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[4]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[5]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[5]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[6]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[6]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[7]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[7]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[8]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[8]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[9]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[9]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[10]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[10]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[11]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[11]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[12]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[12]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[13]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[14]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[14]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[15]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[15]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[0]                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[0]                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[1]                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[1]                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[2]                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[2]                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[2]                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[1]                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[0]                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[0]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[0]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[1]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[1]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[2]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[2]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[3]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[3]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[4]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[4]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[5]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[5]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[6]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[6]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[7]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[7]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[8]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[8]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[9]                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[9]                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[10]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[10]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[11]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[11]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[12]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[12]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[13]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[13]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[14]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[14]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[15]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[15]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[16]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[16]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[17]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[17]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[18]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[18]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[19]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[19]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[20]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[20]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[21]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[21]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[22]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[22]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[23]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[23]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[24]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[24]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[25]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[25]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[26]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[26]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[27]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[27]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[28]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[28]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[29]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[29]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[30]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[30]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[31]                                                                                                                            ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                           ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_m97:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity4a0                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity3                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                           ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_va7:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_qoc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity7a0                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_d98:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                           ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_m97:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity4a0                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity3                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                           ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_va7:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_qoc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity7a0                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_d98:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                   ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                    ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_m97:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity4a0                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity3                                                                                                                                                 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_jnc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|altsyncram_8c31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                              ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                               ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_mc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                              ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                               ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                  ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                   ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                               ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_va7:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_qoc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity7a0                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|altsyncram_4c31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_d98:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                             ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                              ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                             ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                              ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                   ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                    ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_m97:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity4a0                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity3                                                                                                                                                 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|a_graycounter_jnc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|altsyncram_8c31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                              ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                               ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_mc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                              ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                               ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                  ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                   ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                               ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_va7:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|a_graycounter_qoc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity7a0                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|altsyncram_4c31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_d98:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                             ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                              ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                             ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                              ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |pcie_top ;
+-------------------------+-------+----------------------------------------+
; Parameter Name          ; Value ; Type                                   ;
+-------------------------+-------+----------------------------------------+
; WIDTH_BYTEENA_A         ; 1     ; Untyped                                ;
; WIDTH_BYTEENA_B         ; 1     ; Untyped                                ;
; WIDTH_ECCSTATUS         ; 3     ; Untyped                                ;
; VERS_HIGH               ; 3     ; Untyped                                ;
; VERS_LOW                ; 8     ; Untyped                                ;
; A825_SHIFT_VALUE_A      ; 12    ; Untyped                                ;
; A825_SHIFT_VALUE_B      ; 14    ; Untyped                                ;
; A429_SHIFT_VALUE        ; 20    ; Untyped                                ;
; A429_SHIFT_NUMBER_VALUE ; 16    ; Untyped                                ;
; A708_SHIFT_VALUE        ; 20    ; Untyped                                ;
; A708_SHIFT_NUMBER_VALUE ; 16    ; Untyped                                ;
+-------------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:soft_reset ;
+------------------------+---------------+-----------------------+
; Parameter Name         ; Value         ; Type                  ;
+------------------------+---------------+-----------------------+
; LPM_WIDTH              ; 1             ; Untyped               ;
; LPM_AVALUE             ; UNUSED        ; Untyped               ;
; LPM_SVALUE             ; UNUSED        ; Untyped               ;
; LPM_FFTYPE             ; DFF           ; Untyped               ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped               ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped               ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE        ;
+------------------------+---------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter:alive_led_cnt ;
+------------------------+-------------------+---------------------------+
; Parameter Name         ; Value             ; Type                      ;
+------------------------+-------------------+---------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE            ;
; LPM_WIDTH              ; 26                ; Untyped                   ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                   ;
; LPM_MODULUS            ; 0                 ; Untyped                   ;
; LPM_AVALUE             ; UNUSED            ; Untyped                   ;
; LPM_SVALUE             ; UNUSED            ; Untyped                   ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                   ;
; DEVICE_FAMILY          ; Cyclone IV GX     ; Untyped                   ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                   ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH        ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK        ;
; CARRY_CNT_EN           ; SMART             ; Untyped                   ;
; LABWIDE_SCLR           ; ON                ; Untyped                   ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                   ;
; CBXI_PARAMETER         ; cntr_blg          ; Untyped                   ;
+------------------------+-------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter:reconfig_alive_led_cnt ;
+------------------------+-------------------+------------------------------------+
; Parameter Name         ; Value             ; Type                               ;
+------------------------+-------------------+------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                     ;
; LPM_WIDTH              ; 27                ; Untyped                            ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                            ;
; LPM_MODULUS            ; 0                 ; Untyped                            ;
; LPM_AVALUE             ; UNUSED            ; Untyped                            ;
; LPM_SVALUE             ; UNUSED            ; Untyped                            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                            ;
; DEVICE_FAMILY          ; Cyclone IV GX     ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                 ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                 ;
; CARRY_CNT_EN           ; SMART             ; Untyped                            ;
; LABWIDE_SCLR           ; ON                ; Untyped                            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                            ;
; CBXI_PARAMETER         ; cntr_clg          ; Untyped                            ;
+------------------------+-------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                 ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 103           ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                              ;
; USE_EAB                 ; ON            ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_th41   ; Untyped                                                                              ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                           ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 32            ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 5             ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 15            ; Signed Integer                                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_e671   ; Untyped                                                                                        ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes ;
+-------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                           ;
+-------------------------+-------+------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                 ;
+-------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                     ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                                                           ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0 ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; no_compensation   ; Untyped                                                                                                                                                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                                            ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                                                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 10000             ; Signed Integer                                                                                                                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                            ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                            ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                            ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                            ;
; CLK2_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                     ;
; CLK1_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                     ;
; CLK0_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                            ;
; CLK2_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                                     ;
; CLK1_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                                     ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                                                                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK2_DUTY_CYCLE               ; 20                ; Signed Integer                                                                                                                                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                            ;
; DPA_MULTIPLY_BY               ; 25                ; Signed Integer                                                                                                                                                     ;
; DPA_DIVIDE_BY                 ; 2                 ; Signed Integer                                                                                                                                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                            ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                            ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                            ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                            ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                            ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                            ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                            ;
; M                             ; 0                 ; Untyped                                                                                                                                                            ;
; N                             ; 1                 ; Untyped                                                                                                                                                            ;
; M2                            ; 1                 ; Untyped                                                                                                                                                            ;
; N2                            ; 1                 ; Untyped                                                                                                                                                            ;
; SS                            ; 1                 ; Untyped                                                                                                                                                            ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                            ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                            ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                            ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                            ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                            ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                            ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                            ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                            ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX     ; Untyped                                                                                                                                                            ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                                            ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER                ; altpll_nn81       ; Untyped                                                                                                                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                                                                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                            ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                                                                                                                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                                     ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; pcie_qsys                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_P2A_AVALON_ADDR_B0               ; 10000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_P2A_AVALON_ADDR_B5               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; enable_gen2_core                    ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; use_crc_forwarding                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_function_msi_support         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; flow_control_timeout_count          ; 200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; CG_IMPL_CRA_AV_SLAVE_PORT           ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_ENABLE_A2P_INTERRUPT             ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_clk_enable                      ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; RH_NUM                              ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B3               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; INTENDED_DEVICE_FAMILY              ; Stratix IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; RX_BUF                              ; 9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l0_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_hip_x1_loopback              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ecrc_gen                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_posted_data        ; 360                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; l01_entry_latency                   ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; msix_pba_bir                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_posted_header      ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ei_delay_powerdown_count            ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; TL_SELECTION                        ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_coreclk_out_half_rate        ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; maximum_current                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; p_pcie_use_pcie_reconfig            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; class_code                          ; 16711680                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer  ;
; bridge_port_vga_enable              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; ssvid                               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_adapter_half_rate_mode       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar1_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; subsystem_vendor_id                 ; 4466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; sameclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; msix_table_offset                   ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l0_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; eie_before_nfts_count               ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B4               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; retry_buffer_memory_settings        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_size_mask                      ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; surprise_down_error_support         ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; credit_buffer_allocation_aux        ; BALANCED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String          ;
; enable_rx0buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar3_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_reordering                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar4_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_COMMON_CLOCK_MODE                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; extend_tag_field                    ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_divider                    ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; G_TAG_NUM0                          ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_x8_clk_stealing     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; flow_control_update_count           ; 30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pme_state_enable                    ; 00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unsigned Binary ;
; port_link_number                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_posted_header      ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ssid                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; endpoint_l1_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; retry_buffer_last_active_address    ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String          ;
; CB_P2A_AVALON_ADDR_B1               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; bar_io_window_size                  ; 32BIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS      ; 20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; gen2_sameclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; max_payload_size                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_diffclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; vc_arbitration                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_snoop_packet                ; 00000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; vc0_rx_flow_ctrl_posted_data        ; 360                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; AST_LITE                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES         ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_data         ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; expansion_base_address_register     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msi_function_count                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_compl_data         ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; single_rx_detect                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B2               ; 10000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; slot_number                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_buffer_checking           ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; deemphasis_enable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; device_number                       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msix_pba_offset                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_lane_rate_mode                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; subsystem_device_id                 ; 57345                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; bypass_cdc                          ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar_prefetchable                    ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_ecc                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; fc_init_timer                       ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; base_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; register_pipe_signals               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_source                     ; pclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; no_command_completed                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; msix_table_size                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_msi_64bit_addressing         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; port_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx1buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_header   ; 54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar2_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_limit                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_function_msix_support        ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar0_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; millisecond_cycle_count             ; 125000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; enable_msi_masking                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; endpoint_l0_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar4_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; lpm_type                            ; stratixiv_hssi_pcie_hip                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String          ;
; diffclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; indicator                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_l1_aspm                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_header       ; 112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; low_priority_vc                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_nonposted_header   ; 54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; lane_mask                           ; 11111110                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; bar2_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ch0_pclk_out                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; CB_A2P_ADDR_MAP_FIXED_TABLE         ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; enable_ecrc_check                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; p_pcie_hip_type                     ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; bar2_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_link_x2_support             ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bridge_port_ssid_support            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx0buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; dll_active_report_support           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_PCIE_MODE                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vendor_id                           ; 4466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; msix_table_bir                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_scale                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_address                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_AVALON_S_ADDR_WIDTH              ; 21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; advanced_errors                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx1buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; vc1_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bypass_tl                           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc_enable                           ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; completion_timeout                  ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; hot_plug_support                    ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; disable_cdc_clk_ppm                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; no_soft_reset                       ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; enable_slot_register                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_compl_header       ; 112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; revision_id                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pcie_mode                           ; SHARED_MODE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String          ;
; max_link_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_id                           ; 57345                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; bar4_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_completion_timeout_disable   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; skp_os_schedule_count               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_clk_enable                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; RXM_DATA_WIDTH                      ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; RXM_BEN_WIDTH                       ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; RXM_BCNT_WIDTH                      ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; TXS_BCNT_WIDTH                      ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 15    ; Signed Integer                                                                                                                                                                       ;
; DATA_WIDTH     ; 255   ; Signed Integer                                                                                                                                                                       ;
; RTRY_RAM_TYPE  ; AUTO  ; String                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 255                  ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 255                  ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_jlh1      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                               ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_address             ; 0     ; Signed Integer                                                                                                                                                                                     ;
; port_address               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; base_address               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; implement_address_checking ; 1     ; Signed Integer                                                                                                                                                                                     ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; false ; String                                                                                                                                                                  ;
; BYP_PATCH                     ; 1     ; Signed Integer                                                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; false ; String                                                                                                                                                                  ;
; BYP_PATCH                     ; 1     ; Signed Integer                                                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb ;
+-----------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                                                                                                                       ;
+-----------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE         ; String                                                                                                                                                                     ;
; lpm_type              ; alt_cal_c3gxb ; String                                                                                                                                                                     ;
; lpm_hint              ; UNUSED        ; String                                                                                                                                                                     ;
; number_of_channels    ; 1             ; Signed Integer                                                                                                                                                             ;
; channel_address_width ; 0             ; Signed Integer                                                                                                                                                             ;
; sample_length         ; 01100100      ; Unsigned Binary                                                                                                                                                            ;
; IDLE                  ; 0000          ; Unsigned Binary                                                                                                                                                            ;
; CH_WAIT               ; 0001          ; Unsigned Binary                                                                                                                                                            ;
; TESTBUS_SET           ; 0010          ; Unsigned Binary                                                                                                                                                            ;
; OFFSETS_PDEN_RD       ; 0011          ; Unsigned Binary                                                                                                                                                            ;
; OFFSETS_PDEN_WR       ; 0100          ; Unsigned Binary                                                                                                                                                            ;
; CAL_PD_WR             ; 0101          ; Unsigned Binary                                                                                                                                                            ;
; CAL_RX_RD             ; 0110          ; Unsigned Binary                                                                                                                                                            ;
; CAL_RX_WR             ; 0111          ; Unsigned Binary                                                                                                                                                            ;
; DPRIO_WAIT            ; 1000          ; Unsigned Binary                                                                                                                                                            ;
; SAMPLE_TB             ; 1001          ; Unsigned Binary                                                                                                                                                            ;
; TEST_INPUT            ; 1010          ; Unsigned Binary                                                                                                                                                            ;
; CH_ADV                ; 1100          ; Unsigned Binary                                                                                                                                                            ;
; DPRIO_READ            ; 1110          ; Unsigned Binary                                                                                                                                                            ;
; DPRIO_WRITE           ; 1111          ; Unsigned Binary                                                                                                                                                            ;
+-----------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                              ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                    ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_cgi      ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                    ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                   ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                         ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; cmpr_oji      ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                         ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                             ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                   ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                          ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                               ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; cmpr_26i      ; Untyped                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                   ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                      ;
; LPM_WIDTH              ; 6             ; Signed Integer                                                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                                                                                                             ;
; LPM_MODULUS            ; 0             ; Signed Integer                                                                                                                                                                                      ;
; LPM_AVALUE             ; 0             ; Untyped                                                                                                                                                                                             ;
; LPM_SVALUE             ; 0             ; Untyped                                                                                                                                                                                             ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                  ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                                                                                                                                                                  ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                                                                                                                                                             ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                                                                                                                                                             ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; cntr_9co      ; Untyped                                                                                                                                                                                             ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                              ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3             ; Signed Integer                                                                                                                                                                                    ;
; LPM_DECODES            ; 8             ; Signed Integer                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                    ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; decode_jrg    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                    ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:read_addr_ff ;
+------------------------+---------------+-------------------------+
; Parameter Name         ; Value         ; Type                    ;
+------------------------+---------------+-------------------------+
; LPM_WIDTH              ; 28            ; Untyped                 ;
; LPM_AVALUE             ; UNUSED        ; Untyped                 ;
; LPM_SVALUE             ; UNUSED        ; Untyped                 ;
; LPM_FFTYPE             ; DFF           ; Untyped                 ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                 ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE          ;
+------------------------+---------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:INT_CTRL ;
+------------------------+---------------+---------------------+
; Parameter Name         ; Value         ; Type                ;
+------------------------+---------------+---------------------+
; LPM_WIDTH              ; 1             ; Untyped             ;
; LPM_AVALUE             ; UNUSED        ; Untyped             ;
; LPM_SVALUE             ; UNUSED        ; Untyped             ;
; LPM_FFTYPE             ; DFF           ; Untyped             ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped             ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped             ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE      ;
+------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:INT_CTRL_ff ;
+------------------------+---------------+------------------------+
; Parameter Name         ; Value         ; Type                   ;
+------------------------+---------------+------------------------+
; LPM_WIDTH              ; 1             ; Untyped                ;
; LPM_AVALUE             ; UNUSED        ; Untyped                ;
; LPM_SVALUE             ; UNUSED        ; Untyped                ;
; LPM_FFTYPE             ; DFF           ; Untyped                ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE         ;
+------------------------+---------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:rd_int_event_l_ff ;
+------------------------+---------------+------------------------------+
; Parameter Name         ; Value         ; Type                         ;
+------------------------+---------------+------------------------------+
; LPM_WIDTH              ; 18            ; Untyped                      ;
; LPM_AVALUE             ; UNUSED        ; Untyped                      ;
; LPM_SVALUE             ; UNUSED        ; Untyped                      ;
; LPM_FFTYPE             ; DFF           ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                      ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                      ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE               ;
+------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:rd_int_event_h_ff ;
+------------------------+---------------+------------------------------+
; Parameter Name         ; Value         ; Type                         ;
+------------------------+---------------+------------------------------+
; LPM_WIDTH              ; 26            ; Untyped                      ;
; LPM_AVALUE             ; UNUSED        ; Untyped                      ;
; LPM_SVALUE             ; UNUSED        ; Untyped                      ;
; LPM_FFTYPE             ; DFF           ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                      ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                      ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE               ;
+------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:version_ff ;
+------------------------+---------------+-----------------------+
; Parameter Name         ; Value         ; Type                  ;
+------------------------+---------------+-----------------------+
; LPM_WIDTH              ; 32            ; Untyped               ;
; LPM_AVALUE             ; UNUSED        ; Untyped               ;
; LPM_SVALUE             ; UNUSED        ; Untyped               ;
; LPM_FFTYPE             ; DFF           ; Untyped               ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped               ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped               ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE        ;
+------------------------+---------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:wr_test_ff[1] ;
+------------------------+---------------+--------------------------+
; Parameter Name         ; Value         ; Type                     ;
+------------------------+---------------+--------------------------+
; LPM_WIDTH              ; 32            ; Untyped                  ;
; LPM_AVALUE             ; UNUSED        ; Untyped                  ;
; LPM_SVALUE             ; UNUSED        ; Untyped                  ;
; LPM_FFTYPE             ; DFF           ; Untyped                  ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                  ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE           ;
+------------------------+---------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:wr_test_ff[0] ;
+------------------------+---------------+--------------------------+
; Parameter Name         ; Value         ; Type                     ;
+------------------------+---------------+--------------------------+
; LPM_WIDTH              ; 32            ; Untyped                  ;
; LPM_AVALUE             ; UNUSED        ; Untyped                  ;
; LPM_SVALUE             ; UNUSED        ; Untyped                  ;
; LPM_FFTYPE             ; DFF           ; Untyped                  ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                  ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE           ;
+------------------------+---------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:rd_test_ff ;
+------------------------+---------------+-----------------------+
; Parameter Name         ; Value         ; Type                  ;
+------------------------+---------------+-----------------------+
; LPM_WIDTH              ; 64            ; Untyped               ;
; LPM_AVALUE             ; UNUSED        ; Untyped               ;
; LPM_SVALUE             ; UNUSED        ; Untyped               ;
; LPM_FFTYPE             ; DFF           ; Untyped               ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped               ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped               ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE        ;
+------------------------+---------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_a ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; spi_data       ; 1000  ; Unsigned Hexadecimal                           ;
; spi_ctrl       ; 1010  ; Unsigned Hexadecimal                           ;
; spi_event      ; 1020  ; Unsigned Hexadecimal                           ;
; spi_mask       ; 1030  ; Unsigned Hexadecimal                           ;
; spi_fdiv       ; 1040  ; Unsigned Hexadecimal                           ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                  ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                               ;
; ADD_USEDW_MSB_BIT        ; ON          ; Untyped                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                               ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                               ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                               ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                                                                               ;
; LPM_WIDTH                ; 64          ; Signed Integer                                                                                        ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                        ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                        ;
; LPM_WIDTHU_R             ; 12          ; Signed Integer                                                                                        ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                               ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                               ;
; RDSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                        ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                               ;
; USE_EAB                  ; ON          ; Untyped                                                                                               ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                               ;
; WRSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                        ;
; CBXI_PARAMETER           ; dcfifo_0kn1 ; Untyped                                                                                               ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                  ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                               ;
; ADD_USEDW_MSB_BIT        ; ON          ; Untyped                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                               ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                               ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                               ;
; LPM_NUMWORDS             ; 2048        ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                                                                               ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                        ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                        ;
; LPM_WIDTHU               ; 12          ; Signed Integer                                                                                        ;
; LPM_WIDTHU_R             ; 10          ; Signed Integer                                                                                        ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                               ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                               ;
; RDSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                        ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                               ;
; USE_EAB                  ; ON          ; Untyped                                                                                               ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                               ;
; WRSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                        ;
; CBXI_PARAMETER           ; dcfifo_jrp1 ; Untyped                                                                                               ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_b ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; spi_data       ; 1100  ; Unsigned Hexadecimal                           ;
; spi_ctrl       ; 1110  ; Unsigned Hexadecimal                           ;
; spi_event      ; 1120  ; Unsigned Hexadecimal                           ;
; spi_mask       ; 1130  ; Unsigned Hexadecimal                           ;
; spi_fdiv       ; 1140  ; Unsigned Hexadecimal                           ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                  ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                               ;
; ADD_USEDW_MSB_BIT        ; ON          ; Untyped                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                               ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                               ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                               ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                                                                               ;
; LPM_WIDTH                ; 64          ; Signed Integer                                                                                        ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                        ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                        ;
; LPM_WIDTHU_R             ; 12          ; Signed Integer                                                                                        ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                               ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                               ;
; RDSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                        ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                               ;
; USE_EAB                  ; ON          ; Untyped                                                                                               ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                               ;
; WRSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                        ;
; CBXI_PARAMETER           ; dcfifo_0kn1 ; Untyped                                                                                               ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                  ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                               ;
; ADD_USEDW_MSB_BIT        ; ON          ; Untyped                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                               ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                               ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                               ;
; LPM_NUMWORDS             ; 2048        ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                                                                               ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                        ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                        ;
; LPM_WIDTHU               ; 12          ; Signed Integer                                                                                        ;
; LPM_WIDTHU_R             ; 10          ; Signed Integer                                                                                        ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                               ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                               ;
; RDSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                        ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                               ;
; USE_EAB                  ; ON          ; Untyped                                                                                               ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                               ;
; WRSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                        ;
; CBXI_PARAMETER           ; dcfifo_jrp1 ; Untyped                                                                                               ;
+--------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_0 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; a429_tx_data     ; 2000  ; Unsigned Hexadecimal                               ;
; a429_tx_ctrl     ; 2010  ; Unsigned Hexadecimal                               ;
; a429_tx_event    ; 2020  ; Unsigned Hexadecimal                               ;
; a429_tx_mask     ; 2030  ; Unsigned Hexadecimal                               ;
; a429_tx_al_frame ; 2040  ; Unsigned Hexadecimal                               ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_0|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_4n81   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_1 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; a429_tx_data     ; 2100  ; Unsigned Hexadecimal                               ;
; a429_tx_ctrl     ; 2110  ; Unsigned Hexadecimal                               ;
; a429_tx_event    ; 2120  ; Unsigned Hexadecimal                               ;
; a429_tx_mask     ; 2130  ; Unsigned Hexadecimal                               ;
; a429_tx_al_frame ; 2140  ; Unsigned Hexadecimal                               ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_1|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_4n81   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_2 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; a429_tx_data     ; 2200  ; Unsigned Hexadecimal                               ;
; a429_tx_ctrl     ; 2210  ; Unsigned Hexadecimal                               ;
; a429_tx_event    ; 2220  ; Unsigned Hexadecimal                               ;
; a429_tx_mask     ; 2230  ; Unsigned Hexadecimal                               ;
; a429_tx_al_frame ; 2240  ; Unsigned Hexadecimal                               ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_2|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_4n81   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_3 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; a429_tx_data     ; 2300  ; Unsigned Hexadecimal                               ;
; a429_tx_ctrl     ; 2310  ; Unsigned Hexadecimal                               ;
; a429_tx_event    ; 2320  ; Unsigned Hexadecimal                               ;
; a429_tx_mask     ; 2330  ; Unsigned Hexadecimal                               ;
; a429_tx_al_frame ; 2340  ; Unsigned Hexadecimal                               ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_3|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_4n81   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_4 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; a429_tx_data     ; 2400  ; Unsigned Hexadecimal                               ;
; a429_tx_ctrl     ; 2410  ; Unsigned Hexadecimal                               ;
; a429_tx_event    ; 2420  ; Unsigned Hexadecimal                               ;
; a429_tx_mask     ; 2430  ; Unsigned Hexadecimal                               ;
; a429_tx_al_frame ; 2440  ; Unsigned Hexadecimal                               ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_4|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_4n81   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_5 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; a429_tx_data     ; 2500  ; Unsigned Hexadecimal                               ;
; a429_tx_ctrl     ; 2510  ; Unsigned Hexadecimal                               ;
; a429_tx_event    ; 2520  ; Unsigned Hexadecimal                               ;
; a429_tx_mask     ; 2530  ; Unsigned Hexadecimal                               ;
; a429_tx_al_frame ; 2540  ; Unsigned Hexadecimal                               ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_5|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_4n81   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_6 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; a429_tx_data     ; 2600  ; Unsigned Hexadecimal                               ;
; a429_tx_ctrl     ; 2610  ; Unsigned Hexadecimal                               ;
; a429_tx_event    ; 2620  ; Unsigned Hexadecimal                               ;
; a429_tx_mask     ; 2630  ; Unsigned Hexadecimal                               ;
; a429_tx_al_frame ; 2640  ; Unsigned Hexadecimal                               ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_6|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_4n81   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_7 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; a429_tx_data     ; 2700  ; Unsigned Hexadecimal                               ;
; a429_tx_ctrl     ; 2710  ; Unsigned Hexadecimal                               ;
; a429_tx_event    ; 2720  ; Unsigned Hexadecimal                               ;
; a429_tx_mask     ; 2730  ; Unsigned Hexadecimal                               ;
; a429_tx_al_frame ; 2740  ; Unsigned Hexadecimal                               ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_7|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_4n81   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_8 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; a429_tx_data     ; 2800  ; Unsigned Hexadecimal                               ;
; a429_tx_ctrl     ; 2810  ; Unsigned Hexadecimal                               ;
; a429_tx_event    ; 2820  ; Unsigned Hexadecimal                               ;
; a429_tx_mask     ; 2830  ; Unsigned Hexadecimal                               ;
; a429_tx_al_frame ; 2840  ; Unsigned Hexadecimal                               ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_8|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_4n81   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_9 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; a429_tx_data     ; 2900  ; Unsigned Hexadecimal                               ;
; a429_tx_ctrl     ; 2910  ; Unsigned Hexadecimal                               ;
; a429_tx_event    ; 2920  ; Unsigned Hexadecimal                               ;
; a429_tx_mask     ; 2930  ; Unsigned Hexadecimal                               ;
; a429_tx_al_frame ; 2940  ; Unsigned Hexadecimal                               ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_9|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_4n81   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; a429_rx_data   ; 3000  ; Unsigned Hexadecimal                                 ;
; a429_rx_ctrl   ; 3010  ; Unsigned Hexadecimal                                 ;
; a429_rx_event  ; 3020  ; Unsigned Hexadecimal                                 ;
; a429_rx_mask   ; 3030  ; Unsigned Hexadecimal                                 ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_0|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; a429_rx_data   ; 3100  ; Unsigned Hexadecimal                                 ;
; a429_rx_ctrl   ; 3110  ; Unsigned Hexadecimal                                 ;
; a429_rx_event  ; 3120  ; Unsigned Hexadecimal                                 ;
; a429_rx_mask   ; 3130  ; Unsigned Hexadecimal                                 ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_1|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; a429_rx_data   ; 3200  ; Unsigned Hexadecimal                                 ;
; a429_rx_ctrl   ; 3210  ; Unsigned Hexadecimal                                 ;
; a429_rx_event  ; 3220  ; Unsigned Hexadecimal                                 ;
; a429_rx_mask   ; 3230  ; Unsigned Hexadecimal                                 ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_2|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; a429_rx_data   ; 3300  ; Unsigned Hexadecimal                                 ;
; a429_rx_ctrl   ; 3310  ; Unsigned Hexadecimal                                 ;
; a429_rx_event  ; 3320  ; Unsigned Hexadecimal                                 ;
; a429_rx_mask   ; 3330  ; Unsigned Hexadecimal                                 ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_3|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_4 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; a429_rx_data   ; 3400  ; Unsigned Hexadecimal                                 ;
; a429_rx_ctrl   ; 3410  ; Unsigned Hexadecimal                                 ;
; a429_rx_event  ; 3420  ; Unsigned Hexadecimal                                 ;
; a429_rx_mask   ; 3430  ; Unsigned Hexadecimal                                 ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_4|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_5 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; a429_rx_data   ; 3500  ; Unsigned Hexadecimal                                 ;
; a429_rx_ctrl   ; 3510  ; Unsigned Hexadecimal                                 ;
; a429_rx_event  ; 3520  ; Unsigned Hexadecimal                                 ;
; a429_rx_mask   ; 3530  ; Unsigned Hexadecimal                                 ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_5|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_6 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; a429_rx_data   ; 3600  ; Unsigned Hexadecimal                                 ;
; a429_rx_ctrl   ; 3610  ; Unsigned Hexadecimal                                 ;
; a429_rx_event  ; 3620  ; Unsigned Hexadecimal                                 ;
; a429_rx_mask   ; 3630  ; Unsigned Hexadecimal                                 ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_6|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_7 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; a429_rx_data   ; 3700  ; Unsigned Hexadecimal                                 ;
; a429_rx_ctrl   ; 3710  ; Unsigned Hexadecimal                                 ;
; a429_rx_event  ; 3720  ; Unsigned Hexadecimal                                 ;
; a429_rx_mask   ; 3730  ; Unsigned Hexadecimal                                 ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_7|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_8 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; a429_rx_data   ; 3800  ; Unsigned Hexadecimal                                 ;
; a429_rx_ctrl   ; 3810  ; Unsigned Hexadecimal                                 ;
; a429_rx_event  ; 3820  ; Unsigned Hexadecimal                                 ;
; a429_rx_mask   ; 3830  ; Unsigned Hexadecimal                                 ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_8|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_9 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; a429_rx_data   ; 3900  ; Unsigned Hexadecimal                                 ;
; a429_rx_ctrl   ; 3910  ; Unsigned Hexadecimal                                 ;
; a429_rx_event  ; 3920  ; Unsigned Hexadecimal                                 ;
; a429_rx_mask   ; 3930  ; Unsigned Hexadecimal                                 ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_9|LPM_XOR:parity_xor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                          ;
; LPM_SIZE       ; 31    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+--------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                         ;
+-------------------------+---------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                               ;
; lpm_width               ; 32            ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                               ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                      ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                      ;
+-------------------------+---------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_10 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; a429_rx_data   ; 3A00  ; Unsigned Hexadecimal                                  ;
; a429_rx_ctrl   ; 3A10  ; Unsigned Hexadecimal                                  ;
; a429_rx_event  ; 3A20  ; Unsigned Hexadecimal                                  ;
; a429_rx_mask   ; 3A30  ; Unsigned Hexadecimal                                  ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_10|LPM_XOR:parity_xor ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                           ;
; LPM_SIZE       ; 31    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+---------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                          ;
+-------------------------+---------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                ;
; lpm_width               ; 32            ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                                ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                       ;
+-------------------------+---------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_11 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; a429_rx_data   ; 3B00  ; Unsigned Hexadecimal                                  ;
; a429_rx_ctrl   ; 3B10  ; Unsigned Hexadecimal                                  ;
; a429_rx_event  ; 3B20  ; Unsigned Hexadecimal                                  ;
; a429_rx_mask   ; 3B30  ; Unsigned Hexadecimal                                  ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_11|LPM_XOR:parity_xor ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                           ;
; LPM_SIZE       ; 31    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+---------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                          ;
+-------------------------+---------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                ;
; lpm_width               ; 32            ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                                ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                       ;
+-------------------------+---------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_12 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; a429_rx_data   ; 3C00  ; Unsigned Hexadecimal                                  ;
; a429_rx_ctrl   ; 3C10  ; Unsigned Hexadecimal                                  ;
; a429_rx_event  ; 3C20  ; Unsigned Hexadecimal                                  ;
; a429_rx_mask   ; 3C30  ; Unsigned Hexadecimal                                  ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_12|LPM_XOR:parity_xor ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                           ;
; LPM_SIZE       ; 31    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+---------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                          ;
+-------------------------+---------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                ;
; lpm_width               ; 32            ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                                ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                       ;
+-------------------------+---------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_13 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; a429_rx_data   ; 3D00  ; Unsigned Hexadecimal                                  ;
; a429_rx_ctrl   ; 3D10  ; Unsigned Hexadecimal                                  ;
; a429_rx_event  ; 3D20  ; Unsigned Hexadecimal                                  ;
; a429_rx_mask   ; 3D30  ; Unsigned Hexadecimal                                  ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_13|LPM_XOR:parity_xor ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                           ;
; LPM_SIZE       ; 31    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+---------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                          ;
+-------------------------+---------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                ;
; lpm_width               ; 32            ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                                ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                       ;
+-------------------------+---------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_14 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; a429_rx_data   ; 3E00  ; Unsigned Hexadecimal                                  ;
; a429_rx_ctrl   ; 3E10  ; Unsigned Hexadecimal                                  ;
; a429_rx_event  ; 3E20  ; Unsigned Hexadecimal                                  ;
; a429_rx_mask   ; 3E30  ; Unsigned Hexadecimal                                  ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_14|LPM_XOR:parity_xor ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                           ;
; LPM_SIZE       ; 31    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+---------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                          ;
+-------------------------+---------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                ;
; lpm_width               ; 32            ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                                ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                       ;
+-------------------------+---------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_15 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; a429_rx_data   ; 3F00  ; Unsigned Hexadecimal                                  ;
; a429_rx_ctrl   ; 3F10  ; Unsigned Hexadecimal                                  ;
; a429_rx_event  ; 3F20  ; Unsigned Hexadecimal                                  ;
; a429_rx_mask   ; 3F30  ; Unsigned Hexadecimal                                  ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_15|LPM_XOR:parity_xor ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                           ;
; LPM_SIZE       ; 31    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+---------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                          ;
+-------------------------+---------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                ;
; lpm_width               ; 32            ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                                ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                       ;
+-------------------------+---------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_16 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; a429_rx_data   ; 4000  ; Unsigned Hexadecimal                                  ;
; a429_rx_ctrl   ; 4010  ; Unsigned Hexadecimal                                  ;
; a429_rx_event  ; 4020  ; Unsigned Hexadecimal                                  ;
; a429_rx_mask   ; 4030  ; Unsigned Hexadecimal                                  ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_16|LPM_XOR:parity_xor ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                                           ;
; LPM_SIZE       ; 31    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo ;
+-------------------------+---------------+---------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                          ;
+-------------------------+---------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                ;
; lpm_width               ; 32            ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 256           ; Signed Integer                                                ;
; LPM_WIDTHU              ; 8             ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_l481   ; Untyped                                                       ;
+-------------------------+---------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:EXT_MUX_LB_CTRL ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 5             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:EXT_MUX_LB_CTRL_ff ;
+------------------------+---------------+-------------------------------+
; Parameter Name         ; Value         ; Type                          ;
+------------------------+---------------+-------------------------------+
; LPM_WIDTH              ; 32            ; Untyped                       ;
; LPM_AVALUE             ; UNUSED        ; Untyped                       ;
; LPM_SVALUE             ; UNUSED        ; Untyped                       ;
; LPM_FFTYPE             ; DFF           ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                       ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                ;
+------------------------+---------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[15] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                     ;
; LPM_AVALUE             ; UNUSED        ; Untyped                     ;
; LPM_SVALUE             ; UNUSED        ; Untyped                     ;
; LPM_FFTYPE             ; DFF           ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[14] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                     ;
; LPM_AVALUE             ; UNUSED        ; Untyped                     ;
; LPM_SVALUE             ; UNUSED        ; Untyped                     ;
; LPM_FFTYPE             ; DFF           ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[13] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                     ;
; LPM_AVALUE             ; UNUSED        ; Untyped                     ;
; LPM_SVALUE             ; UNUSED        ; Untyped                     ;
; LPM_FFTYPE             ; DFF           ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[12] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                     ;
; LPM_AVALUE             ; UNUSED        ; Untyped                     ;
; LPM_SVALUE             ; UNUSED        ; Untyped                     ;
; LPM_FFTYPE             ; DFF           ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[11] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                     ;
; LPM_AVALUE             ; UNUSED        ; Untyped                     ;
; LPM_SVALUE             ; UNUSED        ; Untyped                     ;
; LPM_FFTYPE             ; DFF           ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[10] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                     ;
; LPM_AVALUE             ; UNUSED        ; Untyped                     ;
; LPM_SVALUE             ; UNUSED        ; Untyped                     ;
; LPM_FFTYPE             ; DFF           ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[9] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[8] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[7] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[6] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[5] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[4] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[3] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[2] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[1] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_ff[0] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[15] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[14] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[13] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[12] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[11] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[10] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[9] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[8] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[7] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[6] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[5] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[4] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[3] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[2] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[1] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_SRC_ff[0] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 4             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[15] ;
+------------------------+---------------+----------------------------------+
; Parameter Name         ; Value         ; Type                             ;
+------------------------+---------------+----------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                          ;
; LPM_AVALUE             ; UNUSED        ; Untyped                          ;
; LPM_SVALUE             ; UNUSED        ; Untyped                          ;
; LPM_FFTYPE             ; DFF           ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                   ;
+------------------------+---------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[14] ;
+------------------------+---------------+----------------------------------+
; Parameter Name         ; Value         ; Type                             ;
+------------------------+---------------+----------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                          ;
; LPM_AVALUE             ; UNUSED        ; Untyped                          ;
; LPM_SVALUE             ; UNUSED        ; Untyped                          ;
; LPM_FFTYPE             ; DFF           ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                   ;
+------------------------+---------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[13] ;
+------------------------+---------------+----------------------------------+
; Parameter Name         ; Value         ; Type                             ;
+------------------------+---------------+----------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                          ;
; LPM_AVALUE             ; UNUSED        ; Untyped                          ;
; LPM_SVALUE             ; UNUSED        ; Untyped                          ;
; LPM_FFTYPE             ; DFF           ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                   ;
+------------------------+---------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[12] ;
+------------------------+---------------+----------------------------------+
; Parameter Name         ; Value         ; Type                             ;
+------------------------+---------------+----------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                          ;
; LPM_AVALUE             ; UNUSED        ; Untyped                          ;
; LPM_SVALUE             ; UNUSED        ; Untyped                          ;
; LPM_FFTYPE             ; DFF           ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                   ;
+------------------------+---------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[11] ;
+------------------------+---------------+----------------------------------+
; Parameter Name         ; Value         ; Type                             ;
+------------------------+---------------+----------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                          ;
; LPM_AVALUE             ; UNUSED        ; Untyped                          ;
; LPM_SVALUE             ; UNUSED        ; Untyped                          ;
; LPM_FFTYPE             ; DFF           ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                   ;
+------------------------+---------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[10] ;
+------------------------+---------------+----------------------------------+
; Parameter Name         ; Value         ; Type                             ;
+------------------------+---------------+----------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                          ;
; LPM_AVALUE             ; UNUSED        ; Untyped                          ;
; LPM_SVALUE             ; UNUSED        ; Untyped                          ;
; LPM_FFTYPE             ; DFF           ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                   ;
+------------------------+---------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[9] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[8] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[7] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[6] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[5] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[4] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[3] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[2] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[1] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A429_LOOP_data_ff[0] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 5             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[15] ;
+------------------------+---------------+------------------------------+
; Parameter Name         ; Value         ; Type                         ;
+------------------------+---------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE               ;
; LPM_WIDTH              ; 2             ; Untyped                      ;
; LPM_SIZE               ; 10            ; Untyped                      ;
; LPM_WIDTHS             ; 4             ; Untyped                      ;
; LPM_PIPELINE           ; 1             ; Untyped                      ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                      ;
+------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[14] ;
+------------------------+---------------+------------------------------+
; Parameter Name         ; Value         ; Type                         ;
+------------------------+---------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE               ;
; LPM_WIDTH              ; 2             ; Untyped                      ;
; LPM_SIZE               ; 10            ; Untyped                      ;
; LPM_WIDTHS             ; 4             ; Untyped                      ;
; LPM_PIPELINE           ; 1             ; Untyped                      ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                      ;
+------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[13] ;
+------------------------+---------------+------------------------------+
; Parameter Name         ; Value         ; Type                         ;
+------------------------+---------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE               ;
; LPM_WIDTH              ; 2             ; Untyped                      ;
; LPM_SIZE               ; 10            ; Untyped                      ;
; LPM_WIDTHS             ; 4             ; Untyped                      ;
; LPM_PIPELINE           ; 1             ; Untyped                      ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                      ;
+------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[12] ;
+------------------------+---------------+------------------------------+
; Parameter Name         ; Value         ; Type                         ;
+------------------------+---------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE               ;
; LPM_WIDTH              ; 2             ; Untyped                      ;
; LPM_SIZE               ; 10            ; Untyped                      ;
; LPM_WIDTHS             ; 4             ; Untyped                      ;
; LPM_PIPELINE           ; 1             ; Untyped                      ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                      ;
+------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[11] ;
+------------------------+---------------+------------------------------+
; Parameter Name         ; Value         ; Type                         ;
+------------------------+---------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE               ;
; LPM_WIDTH              ; 2             ; Untyped                      ;
; LPM_SIZE               ; 10            ; Untyped                      ;
; LPM_WIDTHS             ; 4             ; Untyped                      ;
; LPM_PIPELINE           ; 1             ; Untyped                      ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                      ;
+------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[10] ;
+------------------------+---------------+------------------------------+
; Parameter Name         ; Value         ; Type                         ;
+------------------------+---------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE               ;
; LPM_WIDTH              ; 2             ; Untyped                      ;
; LPM_SIZE               ; 10            ; Untyped                      ;
; LPM_WIDTHS             ; 4             ; Untyped                      ;
; LPM_PIPELINE           ; 1             ; Untyped                      ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                      ;
+------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[9] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 2             ; Untyped                     ;
; LPM_SIZE               ; 10            ; Untyped                     ;
; LPM_WIDTHS             ; 4             ; Untyped                     ;
; LPM_PIPELINE           ; 1             ; Untyped                     ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[8] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 2             ; Untyped                     ;
; LPM_SIZE               ; 10            ; Untyped                     ;
; LPM_WIDTHS             ; 4             ; Untyped                     ;
; LPM_PIPELINE           ; 1             ; Untyped                     ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[7] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 2             ; Untyped                     ;
; LPM_SIZE               ; 10            ; Untyped                     ;
; LPM_WIDTHS             ; 4             ; Untyped                     ;
; LPM_PIPELINE           ; 1             ; Untyped                     ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[6] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 2             ; Untyped                     ;
; LPM_SIZE               ; 10            ; Untyped                     ;
; LPM_WIDTHS             ; 4             ; Untyped                     ;
; LPM_PIPELINE           ; 1             ; Untyped                     ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[5] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 2             ; Untyped                     ;
; LPM_SIZE               ; 10            ; Untyped                     ;
; LPM_WIDTHS             ; 4             ; Untyped                     ;
; LPM_PIPELINE           ; 1             ; Untyped                     ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[4] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 2             ; Untyped                     ;
; LPM_SIZE               ; 10            ; Untyped                     ;
; LPM_WIDTHS             ; 4             ; Untyped                     ;
; LPM_PIPELINE           ; 1             ; Untyped                     ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[3] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 2             ; Untyped                     ;
; LPM_SIZE               ; 10            ; Untyped                     ;
; LPM_WIDTHS             ; 4             ; Untyped                     ;
; LPM_PIPELINE           ; 1             ; Untyped                     ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[2] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 2             ; Untyped                     ;
; LPM_SIZE               ; 10            ; Untyped                     ;
; LPM_WIDTHS             ; 4             ; Untyped                     ;
; LPM_PIPELINE           ; 1             ; Untyped                     ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[1] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 2             ; Untyped                     ;
; LPM_SIZE               ; 10            ; Untyped                     ;
; LPM_WIDTHS             ; 4             ; Untyped                     ;
; LPM_PIPELINE           ; 1             ; Untyped                     ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux:tx_to_rx_mux[0] ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
; LPM_WIDTH              ; 2             ; Untyped                     ;
; LPM_SIZE               ; 10            ; Untyped                     ;
; LPM_WIDTHS             ; 4             ; Untyped                     ;
; LPM_PIPELINE           ; 1             ; Untyped                     ;
; CBXI_PARAMETER         ; mux_ecf       ; Untyped                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_a ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; a708_data      ; 5000  ; Unsigned Hexadecimal                           ;
; a708_ctrl      ; 50D0  ; Unsigned Hexadecimal                           ;
; a708_event     ; 50E0  ; Unsigned Hexadecimal                           ;
; a708_mask      ; 50F0  ; Unsigned Hexadecimal                           ;
; a708_al_frame  ; 5100  ; Unsigned Hexadecimal                           ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                          ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                       ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                       ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                       ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                       ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                                                                                       ;
; LPM_WIDTH                ; 64          ; Signed Integer                                                                                                ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                                ;
; LPM_WIDTHU               ; 8           ; Signed Integer                                                                                                ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                                                                ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                                       ;
; RDSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                                ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                       ;
; USE_EAB                  ; ON          ; Untyped                                                                                                       ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                       ;
; WRSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                                ;
; CBXI_PARAMETER           ; dcfifo_lqk1 ; Untyped                                                                                                       ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                         ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                      ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                      ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                      ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                      ;
; LPM_NUMWORDS             ; 2048        ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                                                                                      ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                               ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                               ;
; LPM_WIDTHU               ; 11          ; Signed Integer                                                                                               ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                               ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                                      ;
; RDSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                               ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; USE_EAB                  ; ON          ; Untyped                                                                                                      ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                      ;
; WRSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                               ;
; CBXI_PARAMETER           ; dcfifo_tmn1 ; Untyped                                                                                                      ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_b ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; a708_data      ; 5400  ; Unsigned Hexadecimal                           ;
; a708_ctrl      ; 54D0  ; Unsigned Hexadecimal                           ;
; a708_event     ; 54E0  ; Unsigned Hexadecimal                           ;
; a708_mask      ; 54F0  ; Unsigned Hexadecimal                           ;
; a708_al_frame  ; 5500  ; Unsigned Hexadecimal                           ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                          ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                       ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                       ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                       ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                       ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                                                                                       ;
; LPM_WIDTH                ; 64          ; Signed Integer                                                                                                ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                                ;
; LPM_WIDTHU               ; 8           ; Signed Integer                                                                                                ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                                                                ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                                       ;
; RDSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                                ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                       ;
; USE_EAB                  ; ON          ; Untyped                                                                                                       ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                       ;
; WRSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                                ;
; CBXI_PARAMETER           ; dcfifo_lqk1 ; Untyped                                                                                                       ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                         ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                      ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                      ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                      ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                      ;
; LPM_NUMWORDS             ; 2048        ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                                                                                      ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                               ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                               ;
; LPM_WIDTHU               ; 11          ; Signed Integer                                                                                               ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                               ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                                      ;
; RDSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                               ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; USE_EAB                  ; ON          ; Untyped                                                                                                      ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                      ;
; WRSYNC_DELAYPIPE         ; 3           ; Signed Integer                                                                                               ;
; CBXI_PARAMETER           ; dcfifo_tmn1 ; Untyped                                                                                                      ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_ff[1] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_ff[0] ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; LPM_WIDTH              ; 1             ; Untyped                    ;
; LPM_AVALUE             ; UNUSED        ; Untyped                    ;
; LPM_SVALUE             ; UNUSED        ; Untyped                    ;
; LPM_FFTYPE             ; DFF           ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_SRC_ff[1] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 1             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_SRC_ff[0] ;
+------------------------+---------------+--------------------------------+
; Parameter Name         ; Value         ; Type                           ;
+------------------------+---------------+--------------------------------+
; LPM_WIDTH              ; 1             ; Untyped                        ;
; LPM_AVALUE             ; UNUSED        ; Untyped                        ;
; LPM_SVALUE             ; UNUSED        ; Untyped                        ;
; LPM_FFTYPE             ; DFF           ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                 ;
+------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_data_ff[1] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 2             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ff:A708_LOOP_data_ff[0] ;
+------------------------+---------------+---------------------------------+
; Parameter Name         ; Value         ; Type                            ;
+------------------------+---------------+---------------------------------+
; LPM_WIDTH              ; 2             ; Untyped                         ;
; LPM_AVALUE             ; UNUSED        ; Untyped                         ;
; LPM_SVALUE             ; UNUSED        ; Untyped                         ;
; LPM_FFTYPE             ; DFF           ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                  ;
+------------------------+---------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances ; 29                                                                                          ;
; Entity Instance            ; pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component           ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 103                                                                                         ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 64                                                                                          ;
;     -- LPM_NUMWORDS        ; 32                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo                                   ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo                                  ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo                                  ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo                                  ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo                                  ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo                                  ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo                                  ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo                                  ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 256                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                                                                         ;
; Entity Instance               ; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0 ;
;     -- OPERATION_MODE         ; no_compensation                                                                                                                                                           ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                         ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                                                ;
; Entity Instance                           ; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 255                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 255                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component"                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component"                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst"                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst"                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst"                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst"                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component"                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; app_msi_num        ; Input  ; Info     ; Stuck at GND                                                                        ;
; app_msi_req        ; Input  ; Info     ; Stuck at GND                                                                        ;
; app_msi_tc         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpl_err            ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpl_pending        ; Input  ; Info     ; Stuck at GND                                                                        ;
; gxb_powerdown      ; Input  ; Info     ; Stuck at GND                                                                        ;
; hpg_ctrler         ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_addr           ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_din            ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_rden           ; Input  ; Info     ; Stuck at GND                                                                        ;
; lmi_wren           ; Input  ; Info     ; Stuck at GND                                                                        ;
; pex_msi_num        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phystatus_ext      ; Input  ; Info     ; Stuck at GND                                                                        ;
; pipe_mode          ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_auxpwr          ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_data            ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_event           ; Input  ; Info     ; Stuck at GND                                                                        ;
; rx_st_mask0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; rxdata0_ext        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxdatak0_ext       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxelecidle0_ext    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxstatus0_ext      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxvalid0_ext       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; test_in[39..8]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[2..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[7]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; test_in[6]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[5]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; test_in[4]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_in[3]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; app_clk            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; app_msi_ack        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk250_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk500_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; derr_cor_ext_rcv0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; derr_cor_ext_rpl   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; derr_rpl           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ko_cpl_spc_vc0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lmi_ack            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lmi_dout           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; powerdown_ext      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2c_err0           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rate_ext           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rc_rx_digitalreset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_status       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_fifo_empty0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_fifo_full0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_st_bardec0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_st_be0          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_st_err0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxpolarity0_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; suc_spd_neg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tl_cfg_ctl[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tl_cfg_ctl_wr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tl_cfg_sts         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tl_cfg_sts_wr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_cred0           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_fifo_empty0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_fifo_full0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_fifo_rdptr0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_fifo_wrptr0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txcompl0_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata0_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdatak0_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdetectrx_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txelecidle0_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component"                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:57     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Apr 19 14:17:01 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pcie_top -c pcie_top_v2
Warning: Tcl Script File PCIE_CORE/pcie_core_serdes.qip not found
    Info: set_global_assignment -name QIP_FILE PCIE_CORE/pcie_core_serdes.qip
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file include/arinc_708/divider.vhd
    Info: Found design unit 1: divider-SYN
    Info: Found entity 1: divider
Info: Found 2 design units, including 1 entities, in source file include/arinc_708/wx_fifo.vhd
    Info: Found design unit 1: wx_fifo-SYN
    Info: Found entity 1: wx_fifo
Info: Found 2 design units, including 1 entities, in source file include/arinc_708/rx_fifo.vhd
    Info: Found design unit 1: rx_fifo-SYN
    Info: Found entity 1: rx_fifo
Info: Found 2 design units, including 1 entities, in source file include/arinc_708/arinc_708.vhd
    Info: Found design unit 1: arinc_708-RTL
    Info: Found entity 1: arinc_708
Info: Found 2 design units, including 1 entities, in source file include/arinc_825/rd_fifo.vhd
    Info: Found design unit 1: rd_fifo-SYN
    Info: Found entity 1: rd_fifo
Info: Found 2 design units, including 1 entities, in source file include/arinc_825/wr_fifo.vhd
    Info: Found design unit 1: wr_fifo-SYN
    Info: Found entity 1: wr_fifo
Info: Found 2 design units, including 1 entities, in source file include/indata_changer/indata_changer.vhd
    Info: Found design unit 1: indata_changer-RTL
    Info: Found entity 1: indata_changer
Info: Found 2 design units, including 1 entities, in source file include/arinc_825/arinc_825.vhd
    Info: Found design unit 1: arinc_825-RTL
    Info: Found entity 1: arinc_825
Info: Found 2 design units, including 1 entities, in source file include/arinc_429_rx/arinc_429_rx.vhd
    Info: Found design unit 1: arinc_429_rx-RTL
    Info: Found entity 1: arinc_429_rx
Info: Found 2 design units, including 1 entities, in source file include/arinc_429_tx/arinc_429_tx.vhd
    Info: Found design unit 1: arinc_429_tx-RTL
    Info: Found entity 1: arinc_429_tx
Info: Found 4 design units, including 2 entities, in source file pcie_core/pcie_core_serdes.vhd
    Info: Found design unit 1: pcie_core_serdes_alt_c3gxb_hcf8-RTL
    Info: Found design unit 2: pcie_core_serdes-RTL
    Info: Found entity 1: pcie_core_serdes_alt_c3gxb_hcf8
    Info: Found entity 2: pcie_core_serdes
Info: Found 2 design units, including 1 entities, in source file pcie_wrapper/req_fifo.vhd
    Info: Found design unit 1: req_fifo-SYN
    Info: Found entity 1: req_fifo
Info: Found 2 design units, including 1 entities, in source file pcie_wrapper/prefetch_fifo.vhd
    Info: Found design unit 1: prefetch_fifo-SYN
    Info: Found entity 1: prefetch_fifo
Info: Found 2 design units, including 1 entities, in source file pcie_wrapper/pcie_wrapper.vhd
    Info: Found design unit 1: pcie_wrapper-RTL
    Info: Found entity 1: pcie_wrapper
Info: Found 6 design units, including 3 entities, in source file pcie_core/reconfig.vhd
    Info: Found design unit 1: reconfig_alt_dprio_v5k-RTL
    Info: Found design unit 2: reconfig_alt_c3gxb_reconfig_1801-RTL
    Info: Found design unit 3: reconfig-RTL
    Info: Found entity 1: reconfig_alt_dprio_v5k
    Info: Found entity 2: reconfig_alt_c3gxb_reconfig_1801
    Info: Found entity 3: reconfig
Info: Found 2 design units, including 1 entities, in source file pcie_core/pcie_core_core.vhd
    Info: Found design unit 1: pcie_core_core-SYN
    Info: Found entity 1: pcie_core_core
Info: Found 2 design units, including 1 entities, in source file pcie_core/pcie_core.vhd
    Info: Found design unit 1: pcie_core-europa
    Info: Found entity 1: pcie_core
Info: Found 1 design units, including 1 entities, in source file pcie_top.tdf
    Info: Found entity 1: pcie_top
Info: Found 2 design units, including 1 entities, in source file test_ram.vhd
    Info: Found design unit 1: test_ram-SYN
    Info: Found entity 1: test_ram
Info: Elaborating entity "pcie_top" for the top level hierarchy
Warning: Variable or input pin "local_rstn_ext" is defined but never used
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:soft_reset"
Info: Elaborated megafunction instantiation "lpm_ff:soft_reset"
Info: Instantiated megafunction "lpm_ff:soft_reset" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter:alive_led_cnt"
Info: Elaborated megafunction instantiation "lpm_counter:alive_led_cnt"
Info: Instantiated megafunction "lpm_counter:alive_led_cnt" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "26"
Info: Found 1 design units, including 1 entities, in source file db/cntr_blg.tdf
    Info: Found entity 1: cntr_blg
Info: Elaborating entity "cntr_blg" for hierarchy "lpm_counter:alive_led_cnt|cntr_blg:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter:reconfig_alive_led_cnt"
Info: Elaborated megafunction instantiation "lpm_counter:reconfig_alive_led_cnt"
Info: Instantiated megafunction "lpm_counter:reconfig_alive_led_cnt" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "27"
Info: Found 1 design units, including 1 entities, in source file db/cntr_clg.tdf
    Info: Found entity 1: cntr_clg
Info: Elaborating entity "cntr_clg" for hierarchy "lpm_counter:reconfig_alive_led_cnt|cntr_clg:auto_generated"
Info: Elaborating entity "pcie_wrapper" for hierarchy "pcie_wrapper:pcie_wrapper_inc"
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(100): object "rx_st_err0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(114): object "rx_st_be0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(115): object "rx_st_bardec0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(116): object "rx_fifo_empty0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(117): object "rx_fifo_full0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(132): object "tx_cred0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(134): object "tx_fifo_full0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(135): object "tx_fifo_rdptr0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(136): object "tx_fifo_wrptr0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(425): object "req_fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(427): object "req_fifo_usedw" assigned a value but never read
Info: Elaborating entity "req_fifo" for hierarchy "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component"
Info: Elaborating entity "scfifo" for hierarchy "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component"
Info: Instantiated megafunction "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone IV GX"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "103"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_th41.tdf
    Info: Found entity 1: scfifo_th41
Info: Elaborating entity "scfifo_th41" for hierarchy "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_4o41.tdf
    Info: Found entity 1: a_dpfifo_4o41
Info: Elaborating entity "a_dpfifo_4o41" for hierarchy "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v8e1.tdf
    Info: Found entity 1: altsyncram_v8e1
Info: Elaborating entity "altsyncram_v8e1" for hierarchy "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_f09.tdf
    Info: Found entity 1: cmpr_f09
Info: Elaborating entity "cmpr_f09" for hierarchy "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|cmpr_f09:almost_full_comparer"
Info: Elaborating entity "cmpr_f09" for hierarchy "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|cmpr_f09:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_srb.tdf
    Info: Found entity 1: cntr_srb
Info: Elaborating entity "cntr_srb" for hierarchy "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|cntr_srb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_9s7.tdf
    Info: Found entity 1: cntr_9s7
Info: Elaborating entity "cntr_9s7" for hierarchy "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|cntr_9s7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_trb.tdf
    Info: Found entity 1: cntr_trb
Info: Elaborating entity "cntr_trb" for hierarchy "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|cntr_trb:wr_ptr"
Info: Elaborating entity "prefetch_fifo" for hierarchy "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component"
Info: Elaborating entity "scfifo" for hierarchy "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component"
Info: Instantiated megafunction "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "almost_empty_value" = "15"
    Info: Parameter "intended_device_family" = "Cyclone IV GX"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "64"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_e671.tdf
    Info: Found entity 1: scfifo_e671
Info: Elaborating entity "scfifo_e671" for hierarchy "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_e341.tdf
    Info: Found entity 1: a_dpfifo_e341
Info: Elaborating entity "a_dpfifo_e341" for hierarchy "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l2e1.tdf
    Info: Found entity 1: altsyncram_l2e1
Info: Elaborating entity "altsyncram_l2e1" for hierarchy "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|altsyncram_l2e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf
    Info: Found entity 1: cmpr_c09
Info: Elaborating entity "cmpr_c09" for hierarchy "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|cmpr_c09:almost_full_comparer"
Info: Elaborating entity "cmpr_c09" for hierarchy "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|cmpr_c09:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf
    Info: Found entity 1: cntr_prb
Info: Elaborating entity "cntr_prb" for hierarchy "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|cntr_prb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf
    Info: Found entity 1: cntr_6s7
Info: Elaborating entity "cntr_6s7" for hierarchy "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|cntr_6s7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf
    Info: Found entity 1: cntr_qrb
Info: Elaborating entity "cntr_qrb" for hierarchy "pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|cntr_qrb:wr_ptr"
Info: Elaborating entity "pcie_core" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component"
Warning (10541): VHDL Signal Declaration warning at pcie_core.vhd(382): used implicit default value for signal "internal_clk250_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core.vhd(383): used implicit default value for signal "internal_clk500_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "pcie_core_serdes" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes"
Info: Elaborating entity "pcie_core_serdes_alt_c3gxb_hcf8" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component"
Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(79): used implicit default value for signal "rx_patterndetect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(80): used implicit default value for signal "rx_syncstatus" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(142): object "wire_receive_pcs0_cdrctrlearlyeios" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(162): object "wire_receive_pma0_locktorefout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(175): object "wire_transmit_pcs0_grayelecidleinferselout" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(249): used implicit default value for signal "refclk_pma" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "altpll" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0"
Info: Elaborated megafunction instantiation "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0"
Info: Instantiated megafunction "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_multiply_by" = "25"
    Info: Parameter "clk1_divide_by" = "10"
    Info: Parameter "clk1_multiply_by" = "25"
    Info: Parameter "clk2_divide_by" = "10"
    Info: Parameter "clk2_duty_cycle" = "20"
    Info: Parameter "clk2_multiply_by" = "25"
    Info: Parameter "DPA_DIVIDE_BY" = "2"
    Info: Parameter "DPA_MULTIPLY_BY" = "25"
    Info: Parameter "inclk0_input_frequency" = "10000"
    Info: Parameter "operation_mode" = "no_compensation"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone IV GX"
Info: Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf
    Info: Found entity 1: altpll_nn81
Info: Elaborating entity "altpll_nn81" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated"
Warning: Using design file pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcie_rs_serdes
Info: Elaborating entity "altpcie_rs_serdes" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes"
Info: Elaborating entity "pcie_core_core" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper"
Info: Found 4 design units, including 4 entities, in source file pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v
    Info: Found entity 1: altpcie_hip_pipen1b
    Info: Found entity 2: alt4gxb_reset_controller
    Info: Found entity 3: altpcie_txcred_patch
    Info: Found entity 4: altpcie_pcie_reconfig_bridge
Info: Elaborating entity "altpcie_hip_pipen1b" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst"
Info: Found 56 design units, including 56 entities, in source file pcie_core/pci_express_compiler-library/pciexp_dcram.v
    Info: Found entity 1: pciexp_dcram
    Info: Found entity 2: altpciexpav_app
    Info: Found entity 3: altpciexpav_tlbp_app
    Info: Found entity 4: altpciexpav_lite_app
    Info: Found entity 5: altpciexpav_tlbp_intfc
    Info: Found entity 6: altpciexpav_a2p_addrtrans
    Info: Found entity 7: altpciexpav_a2p_fixtrans
    Info: Found entity 8: altpciexpav_a2p_vartrans
    Info: Found entity 9: altpciexpav_fifo
    Info: Found entity 10: altpciexpav_clksync
    Info: Found entity 11: altpciexpav_cr_avalon
    Info: Found entity 12: altpciexpav_cr_interrupt
    Info: Found entity 13: altpciexpav_cr_mailbox
    Info: Found entity 14: altpciexpav_p2a_addrtrans
    Info: Found entity 15: altpciexpav_rxavl_cntrl
    Info: Found entity 16: altpciexpav_rxavl_resp
    Info: Found entity 17: altpciexpav_rx_cntrl
    Info: Found entity 18: altpciexpav_tx_cntrl
    Info: Found entity 19: altpciexpav_txavl_cntrl
    Info: Found entity 20: altpciexpav_txresp_cntrl
    Info: Found entity 21: altpciexpav_rxcpl_cntrl
    Info: Found entity 22: altpciexpav_control_register
    Info: Found entity 23: altpciexpav_rx
    Info: Found entity 24: altpciexpav_tx
    Info: Found entity 25: altpciexpav_stif_app
    Info: Found entity 26: altpciexpav_stif_a2p_addrtrans
    Info: Found entity 27: altpciexpav_stif_a2p_fixtrans
    Info: Found entity 28: altpciexpav_stif_a2p_vartrans
    Info: Found entity 29: altpciexpav_stif_control_register
    Info: Found entity 30: altpciexpav_stif_cr_avalon
    Info: Found entity 31: altpciexpav_stif_cr_interrupt
    Info: Found entity 32: altpciexpav_stif_cr_mailbox
    Info: Found entity 33: altpciexpav_stif_p2a_addrtrans
    Info: Found entity 34: altpciexpav_stif_reg_fifo
    Info: Found entity 35: altpciexpav_stif_rx
    Info: Found entity 36: altpciexpav_stif_rx_cntrl
    Info: Found entity 37: altpciexpav_stif_rx_resp
    Info: Found entity 38: altpciexpav_stif_tx
    Info: Found entity 39: altpciexpav_stif_tx_cntrl
    Info: Found entity 40: altpciexpav_stif_txavl_cntrl
    Info: Found entity 41: altpciexpav_stif_txresp_cntrl
    Info: Found entity 42: alt2gxb_reset_controller
    Info: Found entity 43: pciexp125_rxfilter
    Info: Found entity 44: altpcierd_hcab_fifo_lkahd
    Info: Found entity 45: altpcierd_hcab_fifo
    Info: Found entity 46: altpcierd_hcab_msibridge
    Info: Found entity 47: altpcierd_hcab_npbypassctl
    Info: Found entity 48: altpcierd_hcab_rxbridge
    Info: Found entity 49: altpcierd_hcab_rx
    Info: Found entity 50: altpcierd_hcab_sideband
    Info: Found entity 51: altpcierd_hcab_txbridge
    Info: Found entity 52: altpcierd_hcab_txbridge_withbypass
    Info: Found entity 53: altpcierd_hcab_txcred
    Info: Found entity 54: altpcierd_hcab_tx_pktordering
    Info: Found entity 55: altpcierd_hcab_tx
    Info: Found entity 56: altpcierd_hcab_top
Info: Elaborating entity "pciexp_dcram" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram"
Info: Elaborating entity "altsyncram" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix GX"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "255"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "numwords_a" = "32768"
    Info: Parameter "width_b" = "255"
    Info: Parameter "widthad_b" = "15"
    Info: Parameter "numwords_b" = "32768"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jlh1.tdf
    Info: Found entity 1: altsyncram_jlh1
Info: Elaborating entity "altsyncram_jlh1" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_g0b.tdf
    Info: Found entity 1: decode_g0b
Info: Elaborating entity "decode_g0b" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|decode_g0b:decode2"
Info: Found 1 design units, including 1 entities, in source file db/decode_9ca.tdf
    Info: Found entity 1: decode_9ca
Info: Elaborating entity "decode_9ca" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|decode_9ca:rden_decode_b"
Info: Found 1 design units, including 1 entities, in source file db/mux_4ub.tdf
    Info: Found entity 1: mux_4ub
Info: Elaborating entity "mux_4ub" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|mux_4ub:mux3"
Info: Elaborating entity "altpcie_pcie_reconfig_bridge" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"
Info: Elaborating entity "altpcie_txcred_patch" for hierarchy "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0"
Info: Elaborating entity "reconfig" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component"
Info: Elaborating entity "reconfig_alt_c3gxb_reconfig_1801" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component"
Info: Elaborating entity "alt_cal_c3gxb" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb"
Info: Elaborated megafunction instantiation "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb"
Info: Instantiated megafunction "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb" with the following parameter:
    Info: Parameter "CHANNEL_ADDRESS_WIDTH" = "0"
    Info: Parameter "NUMBER_OF_CHANNELS" = "1"
    Info: Parameter "SIM_MODEL_MODE" = "FALSE"
    Info: Parameter "lpm_type" = "alt_cal_c3gxb"
Info: Elaborating entity "reconfig_alt_dprio_v5k" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr"
Info: Elaborated megafunction instantiation "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr"
Info: Instantiated megafunction "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr" with the following parameter:
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_cgi.tdf
    Info: Found entity 1: cmpr_cgi
Info: Elaborating entity "cmpr_cgi" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_cgi:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr"
Info: Elaborated megafunction instantiation "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr"
Info: Instantiated megafunction "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr" with the following parameter:
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_oji.tdf
    Info: Found entity 1: cmpr_oji
Info: Elaborating entity "cmpr_oji" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr|cmpr_oji:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr"
Info: Elaborated megafunction instantiation "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr"
Info: Instantiated megafunction "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr" with the following parameter:
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_26i.tdf
    Info: Found entity 1: cmpr_26i
Info: Elaborating entity "cmpr_26i" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr|cmpr_26i:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter"
Info: Elaborated megafunction instantiation "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter"
Info: Instantiated megafunction "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter" with the following parameter:
    Info: Parameter "lpm_avalue" = "0"
    Info: Parameter "lpm_direction" = "DEFAULT"
    Info: Parameter "lpm_modulus" = "0"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_pvalue" = "0"
    Info: Parameter "lpm_svalue" = "0"
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_9co.tdf
    Info: Found entity 1: cntr_9co
Info: Elaborating entity "cntr_9co" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_9co:auto_generated"
Info: Elaborating entity "lpm_decode" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode"
Info: Elaborated megafunction instantiation "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode"
Info: Instantiated megafunction "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode" with the following parameter:
    Info: Parameter "LPM_DECODES" = "8"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_WIDTH" = "3"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "lpm_decode"
Info: Found 1 design units, including 1 entities, in source file db/decode_jrg.tdf
    Info: Found entity 1: decode_jrg
Info: Elaborating entity "decode_jrg" for hierarchy "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|reconfig_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode|decode_jrg:auto_generated"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:read_addr_ff"
Info: Elaborated megafunction instantiation "lpm_ff:read_addr_ff"
Info: Instantiated megafunction "lpm_ff:read_addr_ff" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "28"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:INT_CTRL"
Info: Elaborated megafunction instantiation "lpm_ff:INT_CTRL"
Info: Instantiated megafunction "lpm_ff:INT_CTRL" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:INT_CTRL_ff"
Info: Elaborated megafunction instantiation "lpm_ff:INT_CTRL_ff"
Info: Instantiated megafunction "lpm_ff:INT_CTRL_ff" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:rd_int_event_l_ff"
Info: Elaborated megafunction instantiation "lpm_ff:rd_int_event_l_ff"
Info: Instantiated megafunction "lpm_ff:rd_int_event_l_ff" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "18"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:rd_int_event_h_ff"
Info: Elaborated megafunction instantiation "lpm_ff:rd_int_event_h_ff"
Info: Instantiated megafunction "lpm_ff:rd_int_event_h_ff" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "26"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:version_ff"
Info: Elaborated megafunction instantiation "lpm_ff:version_ff"
Info: Instantiated megafunction "lpm_ff:version_ff" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:wr_test_ff[1]"
Info: Elaborated megafunction instantiation "lpm_ff:wr_test_ff[1]"
Info: Instantiated megafunction "lpm_ff:wr_test_ff[1]" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:rd_test_ff"
Info: Elaborated megafunction instantiation "lpm_ff:rd_test_ff"
Info: Instantiated megafunction "lpm_ff:rd_test_ff" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "64"
Info: Elaborating entity "arinc_825" for hierarchy "arinc_825:arinc_825_inst_a"
Warning (10492): VHDL Process Statement warning at arinc_825.vhd(634): signal "freq_div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_825.vhd(650): signal "freq_div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_825.vhd(653): signal "freq_div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_825.vhd(667): signal "freq_div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "indata_changer" for hierarchy "arinc_825:arinc_825_inst_a|indata_changer:indata_changer_inst"
Info: Elaborating entity "wr_fifo" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "add_usedw_msb_bit" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "64"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "lpm_widthu_r" = "12"
    Info: Parameter "lpm_width_r" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "3"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_0kn1.tdf
    Info: Found entity 1: dcfifo_0kn1
Info: Elaborating entity "dcfifo_0kn1" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_okb.tdf
    Info: Found entity 1: a_gray2bin_okb
Info: Elaborating entity "a_gray2bin_okb" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_gray2bin_okb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_m97.tdf
    Info: Found entity 1: a_graycounter_m97
Info: Elaborating entity "a_graycounter_m97" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_m97:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_jnc.tdf
    Info: Found entity 1: a_graycounter_jnc
Info: Elaborating entity "a_graycounter_jnc" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|a_graycounter_jnc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8c31.tdf
    Info: Found entity 1: altsyncram_8c31
Info: Elaborating entity "altsyncram_8c31" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info: Found entity 1: dffpipe_8d9
Info: Elaborating entity "dffpipe_8d9" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_8d9:rdfull_reg"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf
    Info: Found entity 1: alt_synch_pipe_mc8
Info: Elaborating entity "alt_synch_pipe_mc8" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13"
Info: Elaborating entity "alt_synch_pipe_mc8" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|alt_synch_pipe_mc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5a6.tdf
    Info: Found entity 1: cmpr_5a6
Info: Elaborating entity "cmpr_5a6" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|cmpr_5a6:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_4a6.tdf
    Info: Found entity 1: cmpr_4a6
Info: Elaborating entity "cmpr_4a6" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|cmpr_4a6:rdempty_eq_comp1_msb"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_jb6.tdf
    Info: Found entity 1: cmpr_jb6
Info: Elaborating entity "cmpr_jb6" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|cmpr_jb6:rdfull_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cntr_18e.tdf
    Info: Found entity 1: cntr_18e
Info: Elaborating entity "cntr_18e" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|cntr_18e:cntr_b"
Info: Found 1 design units, including 1 entities, in source file db/mux_d68.tdf
    Info: Found entity 1: mux_d68
Info: Elaborating entity "mux_d68" for hierarchy "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|mux_d68:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "rd_fifo" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "add_usedw_msb_bit" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "12"
    Info: Parameter "lpm_widthu_r" = "10"
    Info: Parameter "lpm_width_r" = "32"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "3"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_jrp1.tdf
    Info: Found entity 1: dcfifo_jrp1
Info: Elaborating entity "dcfifo_jrp1" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_0mb.tdf
    Info: Found entity 1: a_gray2bin_0mb
Info: Elaborating entity "a_gray2bin_0mb" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_gray2bin_0mb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_va7.tdf
    Info: Found entity 1: a_graycounter_va7
Info: Elaborating entity "a_graycounter_va7" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_va7:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qoc.tdf
    Info: Found entity 1: a_graycounter_qoc
Info: Elaborating entity "a_graycounter_qoc" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|a_graycounter_qoc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4c31.tdf
    Info: Found entity 1: altsyncram_4c31
Info: Elaborating entity "altsyncram_4c31" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf
    Info: Found entity 1: alt_synch_pipe_d98
Info: Elaborating entity "alt_synch_pipe_d98" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_d98:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf
    Info: Found entity 1: alt_synch_pipe_ud8
Info: Elaborating entity "alt_synch_pipe_ud8" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe12"
Info: Found 1 design units, including 1 entities, in source file db/cntr_08e.tdf
    Info: Found entity 1: cntr_08e
Info: Elaborating entity "cntr_08e" for hierarchy "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|cntr_08e:cntr_b"
Info: Elaborating entity "arinc_825" for hierarchy "arinc_825:arinc_825_inst_b"
Warning (10492): VHDL Process Statement warning at arinc_825.vhd(634): signal "freq_div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_825.vhd(650): signal "freq_div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_825.vhd(653): signal "freq_div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_825.vhd(667): signal "freq_div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "arinc_429_tx" for hierarchy "arinc_429_tx:arinc_429_tx_inst_0"
Info: Elaborating entity "LPM_XOR" for hierarchy "arinc_429_tx:arinc_429_tx_inst_0|LPM_XOR:parity_xor"
Info: Elaborated megafunction instantiation "arinc_429_tx:arinc_429_tx_inst_0|LPM_XOR:parity_xor"
Info: Instantiated megafunction "arinc_429_tx:arinc_429_tx_inst_0|LPM_XOR:parity_xor" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "31"
    Info: Parameter "LPM_TYPE" = "LPM_XOR"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "scfifo" for hierarchy "arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo"
Info: Elaborated megafunction instantiation "arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo"
Info: Instantiated megafunction "arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_4n81.tdf
    Info: Found entity 1: scfifo_4n81
Info: Elaborating entity "scfifo_4n81" for hierarchy "arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ne81.tdf
    Info: Found entity 1: a_dpfifo_ne81
Info: Elaborating entity "a_dpfifo_ne81" for hierarchy "arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u1g1.tdf
    Info: Found entity 1: altsyncram_u1g1
Info: Elaborating entity "altsyncram_u1g1" for hierarchy "arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram"
Info: Elaborating entity "cmpr_f09" for hierarchy "arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|cmpr_f09:three_comparison"
Info: Elaborating entity "arinc_429_tx" for hierarchy "arinc_429_tx:arinc_429_tx_inst_1"
Info: Elaborating entity "arinc_429_tx" for hierarchy "arinc_429_tx:arinc_429_tx_inst_2"
Info: Elaborating entity "arinc_429_tx" for hierarchy "arinc_429_tx:arinc_429_tx_inst_3"
Info: Elaborating entity "arinc_429_tx" for hierarchy "arinc_429_tx:arinc_429_tx_inst_4"
Info: Elaborating entity "arinc_429_tx" for hierarchy "arinc_429_tx:arinc_429_tx_inst_5"
Info: Elaborating entity "arinc_429_tx" for hierarchy "arinc_429_tx:arinc_429_tx_inst_6"
Info: Elaborating entity "arinc_429_tx" for hierarchy "arinc_429_tx:arinc_429_tx_inst_7"
Info: Elaborating entity "arinc_429_tx" for hierarchy "arinc_429_tx:arinc_429_tx_inst_8"
Info: Elaborating entity "arinc_429_tx" for hierarchy "arinc_429_tx:arinc_429_tx_inst_9"
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_0"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "scfifo" for hierarchy "arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo"
Info: Elaborated megafunction instantiation "arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo"
Info: Instantiated megafunction "arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_l481.tdf
    Info: Found entity 1: scfifo_l481
Info: Elaborating entity "scfifo_l481" for hierarchy "arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8s71.tdf
    Info: Found entity 1: a_dpfifo_8s71
Info: Elaborating entity "a_dpfifo_8s71" for hierarchy "arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo"
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_1"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_2"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_3"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_4"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_5"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_6"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_7"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_8"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_9"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_10"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_11"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_12"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_13"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_14"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_15"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "arinc_429_rx" for hierarchy "arinc_429_rx:arinc_429_rx_inst_16"
Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(287): object "rd_fifo_full_trg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(950): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(952): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(954): signal "rd_fifo_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[0]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[1]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[2]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[3]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[4]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[5]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[6]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[7]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[8]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[9]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[10]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[11]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[12]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[13]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[14]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MAX_HALF_PERIOD[15]" at arinc_429_rx.vhd(508)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[0]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[1]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[2]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[3]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[4]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[5]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[6]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[7]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[8]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[9]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[10]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[11]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[12]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[13]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[14]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MID_HALF_PERIOD[15]" at arinc_429_rx.vhd(505)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[0]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[1]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[2]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[3]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[4]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[5]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[6]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[7]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[8]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[9]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[10]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[11]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[12]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[13]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[14]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "MORE_THAN_MIN_HALF_PERIOD[15]" at arinc_429_rx.vhd(502)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(499)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(496)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "LESS_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(493)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[0]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[1]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[2]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[3]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[4]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[5]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[6]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[7]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[8]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[9]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[10]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[11]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[12]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[13]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[14]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MAX_PERIOD[15]" at arinc_429_rx.vhd(490)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[0]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[1]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[2]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[3]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[4]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[5]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[6]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[7]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[8]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[9]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[10]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[11]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[12]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[13]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[14]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MID_PERIOD[15]" at arinc_429_rx.vhd(487)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[0]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[1]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[2]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[3]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[4]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[5]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[6]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[7]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[8]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[9]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[10]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[11]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[12]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[13]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[14]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "MORE_THAN_MIN_PERIOD[15]" at arinc_429_rx.vhd(484)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[0]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[1]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[2]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[3]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[4]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[5]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[6]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[7]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[8]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[9]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[10]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[11]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[12]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[13]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[14]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MAX[15]" at arinc_429_rx.vhd(481)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[0]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[1]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[2]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[3]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[4]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[5]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[6]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[7]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[8]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[9]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[10]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[11]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[12]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[13]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[14]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MID[15]" at arinc_429_rx.vhd(478)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[0]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[1]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[2]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[3]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[4]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[5]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[6]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[7]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[8]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[9]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[10]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[11]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[12]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[13]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[14]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "LESS_4PERIODS_MIN[15]" at arinc_429_rx.vhd(475)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[0]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[1]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[2]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[3]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[4]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[5]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[6]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[7]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[8]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[9]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[10]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[11]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[12]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[13]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[14]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MAX[15]" at arinc_429_rx.vhd(472)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[0]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[1]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[2]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[3]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[4]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[5]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[6]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[7]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[8]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[9]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[10]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[11]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[12]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[13]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[14]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MID[15]" at arinc_429_rx.vhd(469)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[0]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[1]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[2]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[3]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[4]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[5]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[6]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[7]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[8]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[9]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[10]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[11]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[12]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[13]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[14]" at arinc_429_rx.vhd(466)
Info (10041): Inferred latch for "MORE_4PERIODS_MIN[15]" at arinc_429_rx.vhd(466)
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:EXT_MUX_LB_CTRL"
Info: Elaborated megafunction instantiation "lpm_ff:EXT_MUX_LB_CTRL"
Info: Instantiated megafunction "lpm_ff:EXT_MUX_LB_CTRL" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:EXT_MUX_LB_CTRL_ff"
Info: Elaborated megafunction instantiation "lpm_ff:EXT_MUX_LB_CTRL_ff"
Info: Instantiated megafunction "lpm_ff:EXT_MUX_LB_CTRL_ff" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:A429_LOOP_SRC_ff[15]"
Info: Elaborated megafunction instantiation "lpm_ff:A429_LOOP_SRC_ff[15]"
Info: Instantiated megafunction "lpm_ff:A429_LOOP_SRC_ff[15]" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:A429_LOOP_data_ff[15]"
Info: Elaborated megafunction instantiation "lpm_ff:A429_LOOP_data_ff[15]"
Info: Instantiated megafunction "lpm_ff:A429_LOOP_data_ff[15]" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
Info: Elaborating entity "lpm_mux" for hierarchy "lpm_mux:tx_to_rx_mux[15]"
Info: Elaborated megafunction instantiation "lpm_mux:tx_to_rx_mux[15]"
Info: Instantiated megafunction "lpm_mux:tx_to_rx_mux[15]" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "2"
    Info: Parameter "LPM_SIZE" = "10"
    Info: Parameter "LPM_WIDTHS" = "4"
    Info: Parameter "LPM_PIPELINE" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_ecf.tdf
    Info: Found entity 1: mux_ecf
Info: Elaborating entity "mux_ecf" for hierarchy "lpm_mux:tx_to_rx_mux[15]|mux_ecf:auto_generated"
Info: Elaborating entity "arinc_708" for hierarchy "arinc_708:arinc_708_inst_a"
Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(98): object "int_ena_node" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(163): object "tx_data_fifo_empty_trg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(166): object "rx_data_fifo_full" assigned a value but never read
Info: Elaborating entity "wx_fifo" for hierarchy "arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "64"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "lpm_widthu_r" = "11"
    Info: Parameter "lpm_width_r" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "3"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_lqk1.tdf
    Info: Found entity 1: dcfifo_lqk1
Info: Elaborating entity "dcfifo_lqk1" for hierarchy "arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info: Found entity 1: alt_synch_pipe_nc8
Info: Elaborating entity "alt_synch_pipe_nc8" for hierarchy "arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe3"
Info: Elaborating entity "rx_fifo" for hierarchy "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "lpm_widthu_r" = "9"
    Info: Parameter "lpm_width_r" = "32"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "3"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_tmn1.tdf
    Info: Found entity 1: dcfifo_tmn1
Info: Elaborating entity "dcfifo_tmn1" for hierarchy "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe3"
Info: Elaborating entity "arinc_708" for hierarchy "arinc_708:arinc_708_inst_b"
Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(98): object "int_ena_node" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(163): object "tx_data_fifo_empty_trg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(166): object "rx_data_fifo_full" assigned a value but never read
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_ff:A708_LOOP_data_ff[1]"
Info: Elaborated megafunction instantiation "lpm_ff:A708_LOOP_data_ff[1]"
Info: Instantiated megafunction "lpm_ff:A708_LOOP_data_ff[1]" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "2"
Info: Timing-Driven Synthesis is running
Warning: Flipped 1 bits in user-encoded state machine |pcie_top|pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|serdes_rst_state
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[102]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[101]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[100]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[99]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[98]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[97]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[96]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[95]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[94]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[93]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[92]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[91]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[90]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[89]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[88]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[87]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[86]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[85]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[84]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[83]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[82]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[81]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[80]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[79]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[78]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[77]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[76]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[75]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[74]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[73]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[72]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[71]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[70]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[69]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[68]"
        Warning (14320): Synthesized away node "pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|q_b[67]"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 214 registers lost all their fanouts during netlist optimizations. The first 214 are displayed below.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|sd_state[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rxanalogreset_r" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|altpcie_rs_serdes:rs_serdes|sd_state[1]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_qe9:ws_bwp|dffe11a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_qe9:rs_brp|dffe11a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_qe9:ws_bwp|dffe11a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|dffpipe_qe9:rs_brp|dffe11a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_qe9:ws_bwp|dffe11a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp|dffe11a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_qe9:ws_bwp|dffe11a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|dffpipe_qe9:rs_brp|dffe11a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~8" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~9" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~10" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|reconfig:reconfig_component|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~11" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|req_addr_reg[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|write_addr_reg[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_wrapper:pcie_wrapper_inc|read_addr_count[63]" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|pll1"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pma0"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pma0"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pcs0"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0"
Info: Design contains 11 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info: Pin "lane_active_led[0]" is virtual output pin
    Info: Pin "lane_active_led[1]" is virtual output pin
    Info: Pin "lane_active_led[2]" is virtual output pin
    Info: Pin "lane_active_led[3]" is virtual output pin
    Info: Pin "lane_active_led[4]" is virtual output pin
    Info: Pin "lane_active_led[5]" is virtual output pin
    Info: Pin "lane_active_led[6]" is virtual output pin
    Info: Pin "lane_active_led[7]" is virtual output pin
    Info: Pin "reconfig_alive_led" is virtual output pin
    Info: Pin "pll_lock" is virtual output pin
    Info: Pin "pclk_in" is virtual input pin
Warning: Ignored 96 Virtual Pin logic option assignments
    Warning: Ignored Virtual Pin assignment to "lane_active_led".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[13]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[9]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[8]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[17]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[4]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[30]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[22]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[0]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[3]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[14]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[25]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[13]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[27]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[0]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[5]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[19]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[23]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[18]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[10]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[18]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[23]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[5]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[31]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[23]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[9]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[4]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[15]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[26]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[14]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[28]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[1]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[6]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[20]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[0]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[9]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[19]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[1]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[11]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[19]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[6]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[24]".
    Warning: Ignored Virtual Pin assignment to "tx_sclr_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[24]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[10]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[5]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[16]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[14]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[27]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[29]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[2]".
    Warning: Ignored Virtual Pin assignment to "valid_indata_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[21]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[10]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[20]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[2]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[12]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[20]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[7]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[15]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[25]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[11]".
    Warning: Ignored Virtual Pin assignment to "wren_0_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[7]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[6]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[17]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[15]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[28]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[30]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[3]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[1]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[22]".
    Warning: Ignored Virtual Pin assignment to "wren_1_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[11]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[3]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[21]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[8]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[16]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[26]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[12]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[8]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[7]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[18]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[16]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[29]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[21]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[31]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[2]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[13]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[12]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[4]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[22]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[17]".
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "local_rstn_ext"
Info: Implemented 29522 device resources after synthesis - the final resource count might be different
    Info: Implemented 53 input pins
    Info: Implemented 52 output pins
    Info: Implemented 28350 logic cells
    Info: Implemented 1059 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 244 warnings
    Info: Peak virtual memory: 577 megabytes
    Info: Processing ended: Sun Apr 19 14:20:09 2015
    Info: Elapsed time: 00:03:08
    Info: Total CPU time (on all processors): 00:02:56


