// Seed: 1392354539
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  logic [1 : 1] id_10 = id_10;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output wand  id_5,
    input  tri1  id_6
);
  wand id_8;
  ;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
