{
  "name": "core_arch::x86::sha::_mm_sm3rnds2_epi32",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128i::as_i32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x4": "Constructor"
      }
    },
    "core_arch::x86::sha::vsm3rnds2": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::simd::i32x4": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::sha::_mm_sm3rnds2_epi32"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sha.rs:223:1: 229:2",
  "src": "pub fn _mm_sm3rnds2_epi32<const IMM8: i32>(a: __m128i, b: __m128i, c: __m128i) -> __m128i {\n    static_assert!(\n        IMM8 == (IMM8 & 0x3e),\n        \"IMM8 must be an even number in the range `0..=62`\"\n    );\n    unsafe { transmute(vsm3rnds2(a.as_i32x4(), b.as_i32x4(), c.as_i32x4(), IMM8)) }\n}",
  "mir": "fn core_arch::x86::sha::_mm_sm3rnds2_epi32(_1: core_arch::x86::__m128i, _2: core_arch::x86::__m128i, _3: core_arch::x86::__m128i) -> core_arch::x86::__m128i {\n    let mut _0: core_arch::x86::__m128i;\n    let mut _4: core_arch::simd::i32x4;\n    let mut _5: core_arch::simd::i32x4;\n    let mut _6: core_arch::simd::i32x4;\n    let mut _7: core_arch::simd::i32x4;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::__m128i::as_i32x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core_arch::x86::__m128i::as_i32x4(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_7);\n        _7 = core_arch::x86::__m128i::as_i32x4(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _4 = core_arch::x86::sha::vsm3rnds2(move _5, move _6, move _7, IMM8) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageDead(_5);\n        _0 = move _4 as core_arch::x86::__m128i;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " The intrinsic performs two rounds of SM3 operation using initial SM3 state `(C, D, G, H)`\n from `a`, an initial SM3 states `(A, B, E, F)` from `b` and a pre-computed words from the\n `c`. `a` with initial SM3 state of `(C, D, G, H)` assumes input of non-rotated left variables\n from previous state. The updated SM3 state `(A, B, E, F)` is written to `a`. The `imm8`\n should contain the even round number for the first of the two rounds computed by this instruction.\n The computation masks the `imm8` value by ANDing it with `0x3E` so that only even round numbers\n from 0 through 62 are used for this operation. The calculated results are stored in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_sm3rnds2_epi32)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}