// Seed: 3170066243
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  wor  id_2,
    output tri0 id_3
);
  uwire id_5;
  assign {1, id_1, 1'b0, id_1, id_1 == 1, (id_2 && id_5), id_1} = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3
    , id_16,
    input uwire id_4,
    output uwire id_5,
    input wire id_6,
    input uwire id_7,
    output tri0 id_8,
    input wire id_9,
    output tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply0 id_13,
    output wire id_14
);
  wor id_17 = 1;
  assign id_8  = id_13;
  assign id_17 = id_4 == 1;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_13,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
