set clock_constraint { \
    name clk \
    module mem_write \
    port ap_clk \
    period 13.324 \
    uncertainty 3.59748 \
}

set all_path {}

set false_path {}

