
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006b1c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406b1c  00406b1c  00016b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  00406b24  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000304  204009d8  00407500  000209d8  2**3
                  ALLOC
  4 .stack        00002004  20400cdc  00407804  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402ce0  00409808  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017235  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003560  00000000  00000000  00037c94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005324  00000000  00000000  0003b1f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000880  00000000  00000000  00040518  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000008e0  00000000  00000000  00040d98  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00009c48  00000000  00000000  00041678  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e4f3  00000000  00000000  0004b2c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000900c4  00000000  00000000  000597b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001e94  00000000  00000000  000e9878  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2c 40 20 2d 0f 40 00 29 0f 40 00 29 0f 40 00     .,@ -.@.).@.).@.
  400010:	29 0f 40 00 29 0f 40 00 29 0f 40 00 00 00 00 00     ).@.).@.).@.....
	...
  40002c:	29 0f 40 00 29 0f 40 00 00 00 00 00 29 0f 40 00     ).@.).@.....).@.
  40003c:	29 0f 40 00 29 0f 40 00 29 0f 40 00 29 0f 40 00     ).@.).@.).@.).@.
  40004c:	8d 12 40 00 29 0f 40 00 29 0f 40 00 29 0f 40 00     ..@.).@.).@.).@.
  40005c:	29 0f 40 00 29 0f 40 00 00 00 00 00 51 0d 40 00     ).@.).@.....Q.@.
  40006c:	65 0d 40 00 79 0d 40 00 29 0f 40 00 29 0f 40 00     e.@.y.@.).@.).@.
  40007c:	29 0f 40 00 8d 0d 40 00 a1 0d 40 00 29 0f 40 00     ).@...@...@.).@.
  40008c:	29 0f 40 00 29 0f 40 00 29 0f 40 00 29 0f 40 00     ).@.).@.).@.).@.
  40009c:	29 0f 40 00 29 0f 40 00 29 0f 40 00 29 0f 40 00     ).@.).@.).@.).@.
  4000ac:	29 0f 40 00 29 0f 40 00 29 0f 40 00 29 0f 40 00     ).@.).@.).@.).@.
  4000bc:	29 0f 40 00 29 0f 40 00 29 0f 40 00 29 0f 40 00     ).@.).@.).@.).@.
  4000cc:	29 0f 40 00 00 00 00 00 29 0f 40 00 00 00 00 00     ).@.....).@.....
  4000dc:	29 0f 40 00 29 0f 40 00 29 0f 40 00 29 0f 40 00     ).@.).@.).@.).@.
  4000ec:	29 0f 40 00 29 0f 40 00 29 0f 40 00 29 0f 40 00     ).@.).@.).@.).@.
  4000fc:	29 0f 40 00 29 0f 40 00 29 0f 40 00 29 0f 40 00     ).@.).@.).@.).@.
  40010c:	29 0f 40 00 29 0f 40 00 00 00 00 00 00 00 00 00     ).@.).@.........
  40011c:	00 00 00 00 29 0f 40 00 29 0f 40 00 29 0f 40 00     ....).@.).@.).@.
  40012c:	29 0f 40 00 29 0f 40 00 00 00 00 00 29 0f 40 00     ).@.).@.....).@.
  40013c:	29 0f 40 00                                         ).@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	00406b24 	.word	0x00406b24

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406b24 	.word	0x00406b24
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	00406b24 	.word	0x00406b24
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009f4 	.word	0x204009f4

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009f4 	.word	0x204009f4

004001ec <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4001ec:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4001ee:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001f2:	4b02      	ldr	r3, [pc, #8]	; (4001fc <rtt_disable_interrupt+0x10>)
  4001f4:	681b      	ldr	r3, [r3, #0]
  4001f6:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  4001f8:	6001      	str	r1, [r0, #0]
  4001fa:	4770      	bx	lr
  4001fc:	204009f4 	.word	0x204009f4

00400200 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400200:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400202:	6883      	ldr	r3, [r0, #8]
  400204:	429a      	cmp	r2, r3
  400206:	d003      	beq.n	400210 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400208:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40020a:	6883      	ldr	r3, [r0, #8]
  40020c:	4293      	cmp	r3, r2
  40020e:	d1fb      	bne.n	400208 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400210:	4618      	mov	r0, r3
  400212:	4770      	bx	lr

00400214 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400214:	68c0      	ldr	r0, [r0, #12]
}
  400216:	4770      	bx	lr

00400218 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400218:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40021a:	4b07      	ldr	r3, [pc, #28]	; (400238 <spi_enable_clock+0x20>)
  40021c:	4298      	cmp	r0, r3
  40021e:	d003      	beq.n	400228 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400220:	4b06      	ldr	r3, [pc, #24]	; (40023c <spi_enable_clock+0x24>)
  400222:	4298      	cmp	r0, r3
  400224:	d004      	beq.n	400230 <spi_enable_clock+0x18>
  400226:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400228:	2015      	movs	r0, #21
  40022a:	4b05      	ldr	r3, [pc, #20]	; (400240 <spi_enable_clock+0x28>)
  40022c:	4798      	blx	r3
  40022e:	bd08      	pop	{r3, pc}
  400230:	202a      	movs	r0, #42	; 0x2a
  400232:	4b03      	ldr	r3, [pc, #12]	; (400240 <spi_enable_clock+0x28>)
  400234:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400236:	e7f6      	b.n	400226 <spi_enable_clock+0xe>
  400238:	40008000 	.word	0x40008000
  40023c:	40058000 	.word	0x40058000
  400240:	00400ed5 	.word	0x00400ed5

00400244 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400244:	6843      	ldr	r3, [r0, #4]
  400246:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40024a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40024c:	6843      	ldr	r3, [r0, #4]
  40024e:	0409      	lsls	r1, r1, #16
  400250:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400254:	4319      	orrs	r1, r3
  400256:	6041      	str	r1, [r0, #4]
  400258:	4770      	bx	lr

0040025a <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40025a:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40025c:	f643 2499 	movw	r4, #15001	; 0x3a99
  400260:	6905      	ldr	r5, [r0, #16]
  400262:	f015 0f02 	tst.w	r5, #2
  400266:	d103      	bne.n	400270 <spi_write+0x16>
		if (!timeout--) {
  400268:	3c01      	subs	r4, #1
  40026a:	d1f9      	bne.n	400260 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40026c:	2001      	movs	r0, #1
  40026e:	e00c      	b.n	40028a <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400270:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400272:	f014 0f02 	tst.w	r4, #2
  400276:	d006      	beq.n	400286 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400278:	0412      	lsls	r2, r2, #16
  40027a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40027e:	4311      	orrs	r1, r2
		if (uc_last) {
  400280:	b10b      	cbz	r3, 400286 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400282:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400286:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400288:	2000      	movs	r0, #0
}
  40028a:	bc30      	pop	{r4, r5}
  40028c:	4770      	bx	lr

0040028e <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40028e:	b932      	cbnz	r2, 40029e <spi_set_clock_polarity+0x10>
  400290:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400294:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400296:	f023 0301 	bic.w	r3, r3, #1
  40029a:	6303      	str	r3, [r0, #48]	; 0x30
  40029c:	4770      	bx	lr
  40029e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002a4:	f043 0301 	orr.w	r3, r3, #1
  4002a8:	6303      	str	r3, [r0, #48]	; 0x30
  4002aa:	4770      	bx	lr

004002ac <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002ac:	b932      	cbnz	r2, 4002bc <spi_set_clock_phase+0x10>
  4002ae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002b4:	f023 0302 	bic.w	r3, r3, #2
  4002b8:	6303      	str	r3, [r0, #48]	; 0x30
  4002ba:	4770      	bx	lr
  4002bc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002c2:	f043 0302 	orr.w	r3, r3, #2
  4002c6:	6303      	str	r3, [r0, #48]	; 0x30
  4002c8:	4770      	bx	lr

004002ca <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4002ca:	2a04      	cmp	r2, #4
  4002cc:	d003      	beq.n	4002d6 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4002ce:	b16a      	cbz	r2, 4002ec <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4002d0:	2a08      	cmp	r2, #8
  4002d2:	d016      	beq.n	400302 <spi_configure_cs_behavior+0x38>
  4002d4:	4770      	bx	lr
  4002d6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002da:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002dc:	f023 0308 	bic.w	r3, r3, #8
  4002e0:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4002e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e4:	f043 0304 	orr.w	r3, r3, #4
  4002e8:	6303      	str	r3, [r0, #48]	; 0x30
  4002ea:	4770      	bx	lr
  4002ec:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002f0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002f2:	f023 0308 	bic.w	r3, r3, #8
  4002f6:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4002f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fa:	f023 0304 	bic.w	r3, r3, #4
  4002fe:	6303      	str	r3, [r0, #48]	; 0x30
  400300:	4770      	bx	lr
  400302:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400306:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400308:	f043 0308 	orr.w	r3, r3, #8
  40030c:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40030e:	e7e1      	b.n	4002d4 <spi_configure_cs_behavior+0xa>

00400310 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400310:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400314:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400316:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40031a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40031c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40031e:	431a      	orrs	r2, r3
  400320:	630a      	str	r2, [r1, #48]	; 0x30
  400322:	4770      	bx	lr

00400324 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400324:	1e43      	subs	r3, r0, #1
  400326:	4419      	add	r1, r3
  400328:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40032c:	1e43      	subs	r3, r0, #1
  40032e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400330:	bf94      	ite	ls
  400332:	b200      	sxthls	r0, r0
		return -1;
  400334:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400338:	4770      	bx	lr

0040033a <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40033a:	b17a      	cbz	r2, 40035c <spi_set_baudrate_div+0x22>
{
  40033c:	b410      	push	{r4}
  40033e:	4614      	mov	r4, r2
  400340:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400344:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400346:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40034a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40034c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40034e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400352:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400354:	2000      	movs	r0, #0
}
  400356:	f85d 4b04 	ldr.w	r4, [sp], #4
  40035a:	4770      	bx	lr
        return -1;
  40035c:	f04f 30ff 	mov.w	r0, #4294967295
  400360:	4770      	bx	lr
	...

00400364 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400364:	4b01      	ldr	r3, [pc, #4]	; (40036c <gfx_mono_set_framebuffer+0x8>)
  400366:	6018      	str	r0, [r3, #0]
  400368:	4770      	bx	lr
  40036a:	bf00      	nop
  40036c:	204009f8 	.word	0x204009f8

00400370 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400370:	4b02      	ldr	r3, [pc, #8]	; (40037c <gfx_mono_framebuffer_put_byte+0xc>)
  400372:	681b      	ldr	r3, [r3, #0]
  400374:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400378:	5442      	strb	r2, [r0, r1]
  40037a:	4770      	bx	lr
  40037c:	204009f8 	.word	0x204009f8

00400380 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400380:	4b02      	ldr	r3, [pc, #8]	; (40038c <gfx_mono_framebuffer_get_byte+0xc>)
  400382:	681b      	ldr	r3, [r3, #0]
  400384:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400388:	5c40      	ldrb	r0, [r0, r1]
  40038a:	4770      	bx	lr
  40038c:	204009f8 	.word	0x204009f8

00400390 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400394:	1884      	adds	r4, r0, r2
  400396:	2c80      	cmp	r4, #128	; 0x80
  400398:	dd02      	ble.n	4003a0 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40039a:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40039e:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4003a0:	b322      	cbz	r2, 4003ec <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4003a2:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003a4:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4003a8:	2601      	movs	r6, #1
  4003aa:	fa06 f101 	lsl.w	r1, r6, r1
  4003ae:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4003b0:	2b01      	cmp	r3, #1
  4003b2:	d01d      	beq.n	4003f0 <gfx_mono_generic_draw_horizontal_line+0x60>
  4003b4:	2b00      	cmp	r3, #0
  4003b6:	d035      	beq.n	400424 <gfx_mono_generic_draw_horizontal_line+0x94>
  4003b8:	2b02      	cmp	r3, #2
  4003ba:	d117      	bne.n	4003ec <gfx_mono_generic_draw_horizontal_line+0x5c>
  4003bc:	3801      	subs	r0, #1
  4003be:	b2c7      	uxtb	r7, r0
  4003c0:	19d4      	adds	r4, r2, r7
  4003c2:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4003c4:	f8df a090 	ldr.w	sl, [pc, #144]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4003c8:	f04f 0900 	mov.w	r9, #0
  4003cc:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40045c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4003d0:	4621      	mov	r1, r4
  4003d2:	4628      	mov	r0, r5
  4003d4:	47d0      	blx	sl
			temp ^= pixelmask;
  4003d6:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003da:	464b      	mov	r3, r9
  4003dc:	b2d2      	uxtb	r2, r2
  4003de:	4621      	mov	r1, r4
  4003e0:	4628      	mov	r0, r5
  4003e2:	47c0      	blx	r8
  4003e4:	3c01      	subs	r4, #1
  4003e6:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003e8:	42bc      	cmp	r4, r7
  4003ea:	d1f1      	bne.n	4003d0 <gfx_mono_generic_draw_horizontal_line+0x40>
  4003ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003f0:	3801      	subs	r0, #1
  4003f2:	b2c7      	uxtb	r7, r0
  4003f4:	19d4      	adds	r4, r2, r7
  4003f6:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4003f8:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4003fc:	f04f 0900 	mov.w	r9, #0
  400400:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40045c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400404:	4621      	mov	r1, r4
  400406:	4628      	mov	r0, r5
  400408:	47d0      	blx	sl
			temp |= pixelmask;
  40040a:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40040e:	464b      	mov	r3, r9
  400410:	b2d2      	uxtb	r2, r2
  400412:	4621      	mov	r1, r4
  400414:	4628      	mov	r0, r5
  400416:	47c0      	blx	r8
  400418:	3c01      	subs	r4, #1
  40041a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40041c:	42bc      	cmp	r4, r7
  40041e:	d1f1      	bne.n	400404 <gfx_mono_generic_draw_horizontal_line+0x74>
  400420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400424:	3801      	subs	r0, #1
  400426:	b2c7      	uxtb	r7, r0
  400428:	19d4      	adds	r4, r2, r7
  40042a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40042c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400430:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400432:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40045c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400436:	4621      	mov	r1, r4
  400438:	4628      	mov	r0, r5
  40043a:	47c0      	blx	r8
			temp &= ~pixelmask;
  40043c:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400440:	2300      	movs	r3, #0
  400442:	b2d2      	uxtb	r2, r2
  400444:	4621      	mov	r1, r4
  400446:	4628      	mov	r0, r5
  400448:	47c8      	blx	r9
  40044a:	3c01      	subs	r4, #1
  40044c:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40044e:	42bc      	cmp	r4, r7
  400450:	d1f1      	bne.n	400436 <gfx_mono_generic_draw_horizontal_line+0xa6>
  400452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400456:	bf00      	nop
  400458:	00400691 	.word	0x00400691
  40045c:	0040058d 	.word	0x0040058d

00400460 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400464:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400468:	b18b      	cbz	r3, 40048e <gfx_mono_generic_draw_filled_rect+0x2e>
  40046a:	461c      	mov	r4, r3
  40046c:	4690      	mov	r8, r2
  40046e:	4606      	mov	r6, r0
  400470:	1e4d      	subs	r5, r1, #1
  400472:	b2ed      	uxtb	r5, r5
  400474:	442c      	add	r4, r5
  400476:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400478:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400494 <gfx_mono_generic_draw_filled_rect+0x34>
  40047c:	463b      	mov	r3, r7
  40047e:	4642      	mov	r2, r8
  400480:	4621      	mov	r1, r4
  400482:	4630      	mov	r0, r6
  400484:	47c8      	blx	r9
  400486:	3c01      	subs	r4, #1
  400488:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40048a:	42ac      	cmp	r4, r5
  40048c:	d1f6      	bne.n	40047c <gfx_mono_generic_draw_filled_rect+0x1c>
  40048e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400492:	bf00      	nop
  400494:	00400391 	.word	0x00400391

00400498 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40049c:	b083      	sub	sp, #12
  40049e:	4604      	mov	r4, r0
  4004a0:	4688      	mov	r8, r1
  4004a2:	4691      	mov	r9, r2
  4004a4:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4004a6:	7a5b      	ldrb	r3, [r3, #9]
  4004a8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004ac:	2100      	movs	r1, #0
  4004ae:	9100      	str	r1, [sp, #0]
  4004b0:	4649      	mov	r1, r9
  4004b2:	4640      	mov	r0, r8
  4004b4:	4d21      	ldr	r5, [pc, #132]	; (40053c <gfx_mono_draw_char+0xa4>)
  4004b6:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4004b8:	f89b 3000 	ldrb.w	r3, [fp]
  4004bc:	b113      	cbz	r3, 4004c4 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4004be:	b003      	add	sp, #12
  4004c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4004c4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004c8:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4004ca:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4004ce:	bf18      	it	ne
  4004d0:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4004d2:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4004d6:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4004da:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4004dc:	fb17 f70a 	smulbb	r7, r7, sl
  4004e0:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4004e4:	f8db 3004 	ldr.w	r3, [fp, #4]
  4004e8:	fa13 f787 	uxtah	r7, r3, r7
  4004ec:	e01f      	b.n	40052e <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4004ee:	0064      	lsls	r4, r4, #1
  4004f0:	b2e4      	uxtb	r4, r4
  4004f2:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4004f4:	b2eb      	uxtb	r3, r5
  4004f6:	429e      	cmp	r6, r3
  4004f8:	d910      	bls.n	40051c <gfx_mono_draw_char+0x84>
  4004fa:	b2eb      	uxtb	r3, r5
  4004fc:	eb08 0003 	add.w	r0, r8, r3
  400500:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400502:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400506:	bf08      	it	eq
  400508:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40050c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400510:	d0ed      	beq.n	4004ee <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400512:	2201      	movs	r2, #1
  400514:	4649      	mov	r1, r9
  400516:	4b0a      	ldr	r3, [pc, #40]	; (400540 <gfx_mono_draw_char+0xa8>)
  400518:	4798      	blx	r3
  40051a:	e7e8      	b.n	4004ee <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40051c:	f109 0901 	add.w	r9, r9, #1
  400520:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400524:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400528:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  40052c:	d0c7      	beq.n	4004be <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40052e:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400532:	2e00      	cmp	r6, #0
  400534:	d0f2      	beq.n	40051c <gfx_mono_draw_char+0x84>
  400536:	2500      	movs	r5, #0
  400538:	462c      	mov	r4, r5
  40053a:	e7de      	b.n	4004fa <gfx_mono_draw_char+0x62>
  40053c:	00400461 	.word	0x00400461
  400540:	0040062d 	.word	0x0040062d

00400544 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400548:	4604      	mov	r4, r0
  40054a:	4690      	mov	r8, r2
  40054c:	461d      	mov	r5, r3
  40054e:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400550:	4f0d      	ldr	r7, [pc, #52]	; (400588 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400552:	460e      	mov	r6, r1
  400554:	e008      	b.n	400568 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400556:	7a6a      	ldrb	r2, [r5, #9]
  400558:	3201      	adds	r2, #1
  40055a:	4442      	add	r2, r8
  40055c:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400560:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400562:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400566:	b16b      	cbz	r3, 400584 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400568:	7820      	ldrb	r0, [r4, #0]
  40056a:	280a      	cmp	r0, #10
  40056c:	d0f3      	beq.n	400556 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40056e:	280d      	cmp	r0, #13
  400570:	d0f7      	beq.n	400562 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400572:	462b      	mov	r3, r5
  400574:	4642      	mov	r2, r8
  400576:	4649      	mov	r1, r9
  400578:	47b8      	blx	r7
			x += font->width;
  40057a:	7a2b      	ldrb	r3, [r5, #8]
  40057c:	4499      	add	r9, r3
  40057e:	fa5f f989 	uxtb.w	r9, r9
  400582:	e7ee      	b.n	400562 <gfx_mono_draw_string+0x1e>
}
  400584:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400588:	00400499 	.word	0x00400499

0040058c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40058c:	b570      	push	{r4, r5, r6, lr}
  40058e:	4604      	mov	r4, r0
  400590:	460d      	mov	r5, r1
  400592:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400594:	b91b      	cbnz	r3, 40059e <gfx_mono_ssd1306_put_byte+0x12>
  400596:	4b0d      	ldr	r3, [pc, #52]	; (4005cc <gfx_mono_ssd1306_put_byte+0x40>)
  400598:	4798      	blx	r3
  40059a:	42b0      	cmp	r0, r6
  40059c:	d015      	beq.n	4005ca <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40059e:	4632      	mov	r2, r6
  4005a0:	4629      	mov	r1, r5
  4005a2:	4620      	mov	r0, r4
  4005a4:	4b0a      	ldr	r3, [pc, #40]	; (4005d0 <gfx_mono_ssd1306_put_byte+0x44>)
  4005a6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4005a8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4005ac:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4005b0:	4c08      	ldr	r4, [pc, #32]	; (4005d4 <gfx_mono_ssd1306_put_byte+0x48>)
  4005b2:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4005b4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4005b8:	f040 0010 	orr.w	r0, r0, #16
  4005bc:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4005be:	f005 000f 	and.w	r0, r5, #15
  4005c2:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4005c4:	4630      	mov	r0, r6
  4005c6:	4b04      	ldr	r3, [pc, #16]	; (4005d8 <gfx_mono_ssd1306_put_byte+0x4c>)
  4005c8:	4798      	blx	r3
  4005ca:	bd70      	pop	{r4, r5, r6, pc}
  4005cc:	00400381 	.word	0x00400381
  4005d0:	00400371 	.word	0x00400371
  4005d4:	0040069d 	.word	0x0040069d
  4005d8:	004008bd 	.word	0x004008bd

004005dc <gfx_mono_ssd1306_init>:
{
  4005dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4005e0:	480d      	ldr	r0, [pc, #52]	; (400618 <gfx_mono_ssd1306_init+0x3c>)
  4005e2:	4b0e      	ldr	r3, [pc, #56]	; (40061c <gfx_mono_ssd1306_init+0x40>)
  4005e4:	4798      	blx	r3
	ssd1306_init();
  4005e6:	4b0e      	ldr	r3, [pc, #56]	; (400620 <gfx_mono_ssd1306_init+0x44>)
  4005e8:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4005ea:	2040      	movs	r0, #64	; 0x40
  4005ec:	4b0d      	ldr	r3, [pc, #52]	; (400624 <gfx_mono_ssd1306_init+0x48>)
  4005ee:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4005f0:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005f2:	f04f 0801 	mov.w	r8, #1
  4005f6:	462f      	mov	r7, r5
  4005f8:	4e0b      	ldr	r6, [pc, #44]	; (400628 <gfx_mono_ssd1306_init+0x4c>)
{
  4005fa:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005fc:	4643      	mov	r3, r8
  4005fe:	463a      	mov	r2, r7
  400600:	b2e1      	uxtb	r1, r4
  400602:	4628      	mov	r0, r5
  400604:	47b0      	blx	r6
  400606:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400608:	2c80      	cmp	r4, #128	; 0x80
  40060a:	d1f7      	bne.n	4005fc <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40060c:	3501      	adds	r5, #1
  40060e:	b2ed      	uxtb	r5, r5
  400610:	2d04      	cmp	r5, #4
  400612:	d1f2      	bne.n	4005fa <gfx_mono_ssd1306_init+0x1e>
  400614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400618:	204009fc 	.word	0x204009fc
  40061c:	00400365 	.word	0x00400365
  400620:	004006dd 	.word	0x004006dd
  400624:	0040069d 	.word	0x0040069d
  400628:	0040058d 	.word	0x0040058d

0040062c <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40062c:	09c3      	lsrs	r3, r0, #7
  40062e:	d12a      	bne.n	400686 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400630:	291f      	cmp	r1, #31
  400632:	d828      	bhi.n	400686 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400638:	4614      	mov	r4, r2
  40063a:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  40063c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40063e:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400642:	2201      	movs	r2, #1
  400644:	fa02 f701 	lsl.w	r7, r2, r1
  400648:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  40064c:	4601      	mov	r1, r0
  40064e:	4630      	mov	r0, r6
  400650:	4b0d      	ldr	r3, [pc, #52]	; (400688 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400652:	4798      	blx	r3
  400654:	4602      	mov	r2, r0
	switch (color) {
  400656:	2c01      	cmp	r4, #1
  400658:	d009      	beq.n	40066e <gfx_mono_ssd1306_draw_pixel+0x42>
  40065a:	b164      	cbz	r4, 400676 <gfx_mono_ssd1306_draw_pixel+0x4a>
  40065c:	2c02      	cmp	r4, #2
  40065e:	d00e      	beq.n	40067e <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400660:	2300      	movs	r3, #0
  400662:	4629      	mov	r1, r5
  400664:	4630      	mov	r0, r6
  400666:	4c09      	ldr	r4, [pc, #36]	; (40068c <gfx_mono_ssd1306_draw_pixel+0x60>)
  400668:	47a0      	blx	r4
  40066a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40066e:	ea48 0200 	orr.w	r2, r8, r0
  400672:	b2d2      	uxtb	r2, r2
		break;
  400674:	e7f4      	b.n	400660 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400676:	ea20 0207 	bic.w	r2, r0, r7
  40067a:	b2d2      	uxtb	r2, r2
		break;
  40067c:	e7f0      	b.n	400660 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40067e:	ea88 0200 	eor.w	r2, r8, r0
  400682:	b2d2      	uxtb	r2, r2
		break;
  400684:	e7ec      	b.n	400660 <gfx_mono_ssd1306_draw_pixel+0x34>
  400686:	4770      	bx	lr
  400688:	00400381 	.word	0x00400381
  40068c:	0040058d 	.word	0x0040058d

00400690 <gfx_mono_ssd1306_get_byte>:
{
  400690:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400692:	4b01      	ldr	r3, [pc, #4]	; (400698 <gfx_mono_ssd1306_get_byte+0x8>)
  400694:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400696:	bd08      	pop	{r3, pc}
  400698:	00400381 	.word	0x00400381

0040069c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40069c:	b538      	push	{r3, r4, r5, lr}
  40069e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4006a0:	2208      	movs	r2, #8
  4006a2:	4b09      	ldr	r3, [pc, #36]	; (4006c8 <ssd1306_write_command+0x2c>)
  4006a4:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4006a6:	4c09      	ldr	r4, [pc, #36]	; (4006cc <ssd1306_write_command+0x30>)
  4006a8:	2101      	movs	r1, #1
  4006aa:	4620      	mov	r0, r4
  4006ac:	4b08      	ldr	r3, [pc, #32]	; (4006d0 <ssd1306_write_command+0x34>)
  4006ae:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4006b0:	2301      	movs	r3, #1
  4006b2:	461a      	mov	r2, r3
  4006b4:	4629      	mov	r1, r5
  4006b6:	4620      	mov	r0, r4
  4006b8:	4c06      	ldr	r4, [pc, #24]	; (4006d4 <ssd1306_write_command+0x38>)
  4006ba:	47a0      	blx	r4
	delay_us(10);
  4006bc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4006c0:	4b05      	ldr	r3, [pc, #20]	; (4006d8 <ssd1306_write_command+0x3c>)
  4006c2:	4798      	blx	r3
  4006c4:	bd38      	pop	{r3, r4, r5, pc}
  4006c6:	bf00      	nop
  4006c8:	400e1000 	.word	0x400e1000
  4006cc:	40008000 	.word	0x40008000
  4006d0:	00400245 	.word	0x00400245
  4006d4:	0040025b 	.word	0x0040025b
  4006d8:	20400001 	.word	0x20400001

004006dc <ssd1306_init>:
{
  4006dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006e0:	4d66      	ldr	r5, [pc, #408]	; (40087c <ssd1306_init+0x1a0>)
  4006e2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4006e6:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006e8:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006ec:	4b64      	ldr	r3, [pc, #400]	; (400880 <ssd1306_init+0x1a4>)
  4006ee:	2708      	movs	r7, #8
  4006f0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006f2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4006f6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4006f8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4006fc:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4006fe:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400700:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400704:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400706:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40070a:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40070c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40070e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400712:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400714:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400716:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40071a:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40071c:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40071e:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400722:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400724:	f022 0208 	bic.w	r2, r2, #8
  400728:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40072a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40072c:	f022 0208 	bic.w	r2, r2, #8
  400730:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400732:	601f      	str	r7, [r3, #0]
  400734:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400736:	631f      	str	r7, [r3, #48]	; 0x30
  400738:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40073a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4008b8 <ssd1306_init+0x1dc>
  40073e:	2300      	movs	r3, #0
  400740:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400744:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400748:	4640      	mov	r0, r8
  40074a:	4c4e      	ldr	r4, [pc, #312]	; (400884 <ssd1306_init+0x1a8>)
  40074c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40074e:	2300      	movs	r3, #0
  400750:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400754:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400758:	4640      	mov	r0, r8
  40075a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40075c:	2300      	movs	r3, #0
  40075e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400762:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400766:	4640      	mov	r0, r8
  400768:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40076a:	2300      	movs	r3, #0
  40076c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400770:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400774:	4640      	mov	r0, r8
  400776:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400778:	2300      	movs	r3, #0
  40077a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40077e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400782:	4640      	mov	r0, r8
  400784:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400786:	2300      	movs	r3, #0
  400788:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40078c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400790:	4640      	mov	r0, r8
  400792:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400794:	4c3c      	ldr	r4, [pc, #240]	; (400888 <ssd1306_init+0x1ac>)
  400796:	f04f 0902 	mov.w	r9, #2
  40079a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40079e:	f04f 0880 	mov.w	r8, #128	; 0x80
  4007a2:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007a6:	6863      	ldr	r3, [r4, #4]
  4007a8:	f043 0301 	orr.w	r3, r3, #1
  4007ac:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4007ae:	463a      	mov	r2, r7
  4007b0:	2101      	movs	r1, #1
  4007b2:	4620      	mov	r0, r4
  4007b4:	4b35      	ldr	r3, [pc, #212]	; (40088c <ssd1306_init+0x1b0>)
  4007b6:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4007b8:	2200      	movs	r2, #0
  4007ba:	2101      	movs	r1, #1
  4007bc:	4620      	mov	r0, r4
  4007be:	4b34      	ldr	r3, [pc, #208]	; (400890 <ssd1306_init+0x1b4>)
  4007c0:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4007c2:	2200      	movs	r2, #0
  4007c4:	2101      	movs	r1, #1
  4007c6:	4620      	mov	r0, r4
  4007c8:	4b32      	ldr	r3, [pc, #200]	; (400894 <ssd1306_init+0x1b8>)
  4007ca:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4007cc:	6863      	ldr	r3, [r4, #4]
  4007ce:	f023 0302 	bic.w	r3, r3, #2
  4007d2:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4007d4:	2200      	movs	r2, #0
  4007d6:	2101      	movs	r1, #1
  4007d8:	4620      	mov	r0, r4
  4007da:	4b2f      	ldr	r3, [pc, #188]	; (400898 <ssd1306_init+0x1bc>)
  4007dc:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4007de:	6863      	ldr	r3, [r4, #4]
  4007e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4007e4:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4007e6:	6863      	ldr	r3, [r4, #4]
  4007e8:	f043 0310 	orr.w	r3, r3, #16
  4007ec:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4007ee:	492b      	ldr	r1, [pc, #172]	; (40089c <ssd1306_init+0x1c0>)
  4007f0:	482b      	ldr	r0, [pc, #172]	; (4008a0 <ssd1306_init+0x1c4>)
  4007f2:	4b2c      	ldr	r3, [pc, #176]	; (4008a4 <ssd1306_init+0x1c8>)
  4007f4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4007f6:	b2c2      	uxtb	r2, r0
  4007f8:	2101      	movs	r1, #1
  4007fa:	4620      	mov	r0, r4
  4007fc:	4b2a      	ldr	r3, [pc, #168]	; (4008a8 <ssd1306_init+0x1cc>)
  4007fe:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400800:	4620      	mov	r0, r4
  400802:	4b2a      	ldr	r3, [pc, #168]	; (4008ac <ssd1306_init+0x1d0>)
  400804:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400806:	2301      	movs	r3, #1
  400808:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40080a:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  40080c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400810:	4c27      	ldr	r4, [pc, #156]	; (4008b0 <ssd1306_init+0x1d4>)
  400812:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400814:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400816:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40081a:	47a0      	blx	r4
  40081c:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40081e:	20a8      	movs	r0, #168	; 0xa8
  400820:	4c24      	ldr	r4, [pc, #144]	; (4008b4 <ssd1306_init+0x1d8>)
  400822:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400824:	201f      	movs	r0, #31
  400826:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400828:	20d3      	movs	r0, #211	; 0xd3
  40082a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  40082c:	2000      	movs	r0, #0
  40082e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400830:	2040      	movs	r0, #64	; 0x40
  400832:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400834:	20a1      	movs	r0, #161	; 0xa1
  400836:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400838:	20c8      	movs	r0, #200	; 0xc8
  40083a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40083c:	20da      	movs	r0, #218	; 0xda
  40083e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400840:	4648      	mov	r0, r9
  400842:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400844:	2081      	movs	r0, #129	; 0x81
  400846:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400848:	208f      	movs	r0, #143	; 0x8f
  40084a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40084c:	20a4      	movs	r0, #164	; 0xa4
  40084e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400850:	20a6      	movs	r0, #166	; 0xa6
  400852:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400854:	20d5      	movs	r0, #213	; 0xd5
  400856:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400858:	4640      	mov	r0, r8
  40085a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40085c:	208d      	movs	r0, #141	; 0x8d
  40085e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400860:	2014      	movs	r0, #20
  400862:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400864:	20db      	movs	r0, #219	; 0xdb
  400866:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400868:	2040      	movs	r0, #64	; 0x40
  40086a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40086c:	20d9      	movs	r0, #217	; 0xd9
  40086e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400870:	20f1      	movs	r0, #241	; 0xf1
  400872:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400874:	20af      	movs	r0, #175	; 0xaf
  400876:	47a0      	blx	r4
  400878:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40087c:	400e1200 	.word	0x400e1200
  400880:	400e1000 	.word	0x400e1000
  400884:	00400bc1 	.word	0x00400bc1
  400888:	40008000 	.word	0x40008000
  40088c:	004002cb 	.word	0x004002cb
  400890:	0040028f 	.word	0x0040028f
  400894:	004002ad 	.word	0x004002ad
  400898:	00400311 	.word	0x00400311
  40089c:	08f0d180 	.word	0x08f0d180
  4008a0:	001e8480 	.word	0x001e8480
  4008a4:	00400325 	.word	0x00400325
  4008a8:	0040033b 	.word	0x0040033b
  4008ac:	00400219 	.word	0x00400219
  4008b0:	20400001 	.word	0x20400001
  4008b4:	0040069d 	.word	0x0040069d
  4008b8:	400e1400 	.word	0x400e1400

004008bc <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4008bc:	b538      	push	{r3, r4, r5, lr}
  4008be:	4605      	mov	r5, r0
  4008c0:	2208      	movs	r2, #8
  4008c2:	4b09      	ldr	r3, [pc, #36]	; (4008e8 <ssd1306_write_data+0x2c>)
  4008c4:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4008c6:	4c09      	ldr	r4, [pc, #36]	; (4008ec <ssd1306_write_data+0x30>)
  4008c8:	2101      	movs	r1, #1
  4008ca:	4620      	mov	r0, r4
  4008cc:	4b08      	ldr	r3, [pc, #32]	; (4008f0 <ssd1306_write_data+0x34>)
  4008ce:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4008d0:	2301      	movs	r3, #1
  4008d2:	461a      	mov	r2, r3
  4008d4:	4629      	mov	r1, r5
  4008d6:	4620      	mov	r0, r4
  4008d8:	4c06      	ldr	r4, [pc, #24]	; (4008f4 <ssd1306_write_data+0x38>)
  4008da:	47a0      	blx	r4
	delay_us(10);
  4008dc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4008e0:	4b05      	ldr	r3, [pc, #20]	; (4008f8 <ssd1306_write_data+0x3c>)
  4008e2:	4798      	blx	r3
  4008e4:	bd38      	pop	{r3, r4, r5, pc}
  4008e6:	bf00      	nop
  4008e8:	400e1000 	.word	0x400e1000
  4008ec:	40008000 	.word	0x40008000
  4008f0:	00400245 	.word	0x00400245
  4008f4:	0040025b 	.word	0x0040025b
  4008f8:	20400001 	.word	0x20400001

004008fc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4008fc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4008fe:	4810      	ldr	r0, [pc, #64]	; (400940 <sysclk_init+0x44>)
  400900:	4b10      	ldr	r3, [pc, #64]	; (400944 <sysclk_init+0x48>)
  400902:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400904:	213e      	movs	r1, #62	; 0x3e
  400906:	2000      	movs	r0, #0
  400908:	4b0f      	ldr	r3, [pc, #60]	; (400948 <sysclk_init+0x4c>)
  40090a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40090c:	4c0f      	ldr	r4, [pc, #60]	; (40094c <sysclk_init+0x50>)
  40090e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400910:	2800      	cmp	r0, #0
  400912:	d0fc      	beq.n	40090e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400914:	4b0e      	ldr	r3, [pc, #56]	; (400950 <sysclk_init+0x54>)
  400916:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400918:	4a0e      	ldr	r2, [pc, #56]	; (400954 <sysclk_init+0x58>)
  40091a:	4b0f      	ldr	r3, [pc, #60]	; (400958 <sysclk_init+0x5c>)
  40091c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40091e:	4c0f      	ldr	r4, [pc, #60]	; (40095c <sysclk_init+0x60>)
  400920:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400922:	2800      	cmp	r0, #0
  400924:	d0fc      	beq.n	400920 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400926:	2002      	movs	r0, #2
  400928:	4b0d      	ldr	r3, [pc, #52]	; (400960 <sysclk_init+0x64>)
  40092a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40092c:	2000      	movs	r0, #0
  40092e:	4b0d      	ldr	r3, [pc, #52]	; (400964 <sysclk_init+0x68>)
  400930:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400932:	4b0d      	ldr	r3, [pc, #52]	; (400968 <sysclk_init+0x6c>)
  400934:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400936:	4802      	ldr	r0, [pc, #8]	; (400940 <sysclk_init+0x44>)
  400938:	4b02      	ldr	r3, [pc, #8]	; (400944 <sysclk_init+0x48>)
  40093a:	4798      	blx	r3
  40093c:	bd10      	pop	{r4, pc}
  40093e:	bf00      	nop
  400940:	11e1a300 	.word	0x11e1a300
  400944:	00401101 	.word	0x00401101
  400948:	00400e51 	.word	0x00400e51
  40094c:	00400ea5 	.word	0x00400ea5
  400950:	00400eb5 	.word	0x00400eb5
  400954:	20183f01 	.word	0x20183f01
  400958:	400e0600 	.word	0x400e0600
  40095c:	00400ec5 	.word	0x00400ec5
  400960:	00400db5 	.word	0x00400db5
  400964:	00400ded 	.word	0x00400ded
  400968:	00400ff5 	.word	0x00400ff5

0040096c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40096c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40096e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400972:	4b48      	ldr	r3, [pc, #288]	; (400a94 <board_init+0x128>)
  400974:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400976:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40097a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40097e:	4b46      	ldr	r3, [pc, #280]	; (400a98 <board_init+0x12c>)
  400980:	2200      	movs	r2, #0
  400982:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400986:	695a      	ldr	r2, [r3, #20]
  400988:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40098c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40098e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400992:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400996:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40099a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40099e:	f007 0007 	and.w	r0, r7, #7
  4009a2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009a4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4009a8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4009ac:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4009b0:	f3bf 8f4f 	dsb	sy
  4009b4:	f04f 34ff 	mov.w	r4, #4294967295
  4009b8:	fa04 fc00 	lsl.w	ip, r4, r0
  4009bc:	fa06 f000 	lsl.w	r0, r6, r0
  4009c0:	fa04 f40e 	lsl.w	r4, r4, lr
  4009c4:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4009c8:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4009ca:	463a      	mov	r2, r7
  4009cc:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4009ce:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4009d2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4009d6:	3a01      	subs	r2, #1
  4009d8:	4423      	add	r3, r4
  4009da:	f1b2 3fff 	cmp.w	r2, #4294967295
  4009de:	d1f6      	bne.n	4009ce <board_init+0x62>
        } while(sets--);
  4009e0:	3e01      	subs	r6, #1
  4009e2:	4460      	add	r0, ip
  4009e4:	f1b6 3fff 	cmp.w	r6, #4294967295
  4009e8:	d1ef      	bne.n	4009ca <board_init+0x5e>
  4009ea:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4009ee:	4b2a      	ldr	r3, [pc, #168]	; (400a98 <board_init+0x12c>)
  4009f0:	695a      	ldr	r2, [r3, #20]
  4009f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4009f6:	615a      	str	r2, [r3, #20]
  4009f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009fc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a00:	4a26      	ldr	r2, [pc, #152]	; (400a9c <board_init+0x130>)
  400a02:	4927      	ldr	r1, [pc, #156]	; (400aa0 <board_init+0x134>)
  400a04:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a06:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a0a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a10:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a14:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a18:	f022 0201 	bic.w	r2, r2, #1
  400a1c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a20:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a24:	f022 0201 	bic.w	r2, r2, #1
  400a28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400a2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a30:	f3bf 8f6f 	isb	sy
  400a34:	200a      	movs	r0, #10
  400a36:	4c1b      	ldr	r4, [pc, #108]	; (400aa4 <board_init+0x138>)
  400a38:	47a0      	blx	r4
  400a3a:	200b      	movs	r0, #11
  400a3c:	47a0      	blx	r4
  400a3e:	200c      	movs	r0, #12
  400a40:	47a0      	blx	r4
  400a42:	2010      	movs	r0, #16
  400a44:	47a0      	blx	r4
  400a46:	2011      	movs	r0, #17
  400a48:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a4a:	4b17      	ldr	r3, [pc, #92]	; (400aa8 <board_init+0x13c>)
  400a4c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400a50:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a52:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a56:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400a58:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400a5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a60:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400a66:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400a68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a6c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400a6e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400a70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400a74:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a76:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a7a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a7c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a7e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a82:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a84:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a88:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a8c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a92:	bf00      	nop
  400a94:	400e1850 	.word	0x400e1850
  400a98:	e000ed00 	.word	0xe000ed00
  400a9c:	400e0c00 	.word	0x400e0c00
  400aa0:	5a00080c 	.word	0x5a00080c
  400aa4:	00400ed5 	.word	0x00400ed5
  400aa8:	400e1200 	.word	0x400e1200

00400aac <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400aac:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400ab0:	0053      	lsls	r3, r2, #1
  400ab2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ab6:	fbb2 f2f3 	udiv	r2, r2, r3
  400aba:	3a01      	subs	r2, #1
  400abc:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400ac0:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400ac4:	4770      	bx	lr

00400ac6 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400ac6:	6301      	str	r1, [r0, #48]	; 0x30
  400ac8:	4770      	bx	lr

00400aca <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400aca:	6341      	str	r1, [r0, #52]	; 0x34
  400acc:	4770      	bx	lr

00400ace <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400ace:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400ad0:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400ad4:	d03a      	beq.n	400b4c <pio_set_peripheral+0x7e>
  400ad6:	d813      	bhi.n	400b00 <pio_set_peripheral+0x32>
  400ad8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400adc:	d025      	beq.n	400b2a <pio_set_peripheral+0x5c>
  400ade:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ae2:	d10a      	bne.n	400afa <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ae4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ae6:	4313      	orrs	r3, r2
  400ae8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400aea:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400aec:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400aee:	400b      	ands	r3, r1
  400af0:	ea23 0302 	bic.w	r3, r3, r2
  400af4:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400af6:	6042      	str	r2, [r0, #4]
  400af8:	4770      	bx	lr
	switch (ul_type) {
  400afa:	2900      	cmp	r1, #0
  400afc:	d1fb      	bne.n	400af6 <pio_set_peripheral+0x28>
  400afe:	4770      	bx	lr
  400b00:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b04:	d021      	beq.n	400b4a <pio_set_peripheral+0x7c>
  400b06:	d809      	bhi.n	400b1c <pio_set_peripheral+0x4e>
  400b08:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b0c:	d1f3      	bne.n	400af6 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b0e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b10:	4313      	orrs	r3, r2
  400b12:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b14:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b16:	4313      	orrs	r3, r2
  400b18:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b1a:	e7ec      	b.n	400af6 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400b1c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b20:	d013      	beq.n	400b4a <pio_set_peripheral+0x7c>
  400b22:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b26:	d010      	beq.n	400b4a <pio_set_peripheral+0x7c>
  400b28:	e7e5      	b.n	400af6 <pio_set_peripheral+0x28>
{
  400b2a:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b2c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b2e:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400b30:	43d3      	mvns	r3, r2
  400b32:	4021      	ands	r1, r4
  400b34:	461c      	mov	r4, r3
  400b36:	4019      	ands	r1, r3
  400b38:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b3c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b3e:	400b      	ands	r3, r1
  400b40:	4023      	ands	r3, r4
  400b42:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400b44:	6042      	str	r2, [r0, #4]
}
  400b46:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b4a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b4c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b4e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400b50:	400b      	ands	r3, r1
  400b52:	ea23 0302 	bic.w	r3, r3, r2
  400b56:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b58:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b5a:	4313      	orrs	r3, r2
  400b5c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b5e:	e7ca      	b.n	400af6 <pio_set_peripheral+0x28>

00400b60 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b60:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b62:	f012 0f01 	tst.w	r2, #1
  400b66:	d10d      	bne.n	400b84 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400b68:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400b6a:	f012 0f0a 	tst.w	r2, #10
  400b6e:	d00b      	beq.n	400b88 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400b70:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400b72:	f012 0f02 	tst.w	r2, #2
  400b76:	d109      	bne.n	400b8c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400b78:	f012 0f08 	tst.w	r2, #8
  400b7c:	d008      	beq.n	400b90 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400b7e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400b82:	e005      	b.n	400b90 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400b84:	6641      	str	r1, [r0, #100]	; 0x64
  400b86:	e7f0      	b.n	400b6a <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400b88:	6241      	str	r1, [r0, #36]	; 0x24
  400b8a:	e7f2      	b.n	400b72 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400b8c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400b90:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400b92:	6001      	str	r1, [r0, #0]
  400b94:	4770      	bx	lr

00400b96 <pio_set_output>:
{
  400b96:	b410      	push	{r4}
  400b98:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400b9a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b9c:	b94c      	cbnz	r4, 400bb2 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400b9e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400ba0:	b14b      	cbz	r3, 400bb6 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400ba2:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400ba4:	b94a      	cbnz	r2, 400bba <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400ba6:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400ba8:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400baa:	6001      	str	r1, [r0, #0]
}
  400bac:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bb0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400bb2:	6641      	str	r1, [r0, #100]	; 0x64
  400bb4:	e7f4      	b.n	400ba0 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400bb6:	6541      	str	r1, [r0, #84]	; 0x54
  400bb8:	e7f4      	b.n	400ba4 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400bba:	6301      	str	r1, [r0, #48]	; 0x30
  400bbc:	e7f4      	b.n	400ba8 <pio_set_output+0x12>
	...

00400bc0 <pio_configure>:
{
  400bc0:	b570      	push	{r4, r5, r6, lr}
  400bc2:	b082      	sub	sp, #8
  400bc4:	4605      	mov	r5, r0
  400bc6:	4616      	mov	r6, r2
  400bc8:	461c      	mov	r4, r3
	switch (ul_type) {
  400bca:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bce:	d014      	beq.n	400bfa <pio_configure+0x3a>
  400bd0:	d90a      	bls.n	400be8 <pio_configure+0x28>
  400bd2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bd6:	d024      	beq.n	400c22 <pio_configure+0x62>
  400bd8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400bdc:	d021      	beq.n	400c22 <pio_configure+0x62>
  400bde:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400be2:	d017      	beq.n	400c14 <pio_configure+0x54>
		return 0;
  400be4:	2000      	movs	r0, #0
  400be6:	e01a      	b.n	400c1e <pio_configure+0x5e>
	switch (ul_type) {
  400be8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bec:	d005      	beq.n	400bfa <pio_configure+0x3a>
  400bee:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bf2:	d002      	beq.n	400bfa <pio_configure+0x3a>
  400bf4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bf8:	d1f4      	bne.n	400be4 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400bfa:	4632      	mov	r2, r6
  400bfc:	4628      	mov	r0, r5
  400bfe:	4b11      	ldr	r3, [pc, #68]	; (400c44 <pio_configure+0x84>)
  400c00:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c02:	f014 0f01 	tst.w	r4, #1
  400c06:	d102      	bne.n	400c0e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400c08:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400c0a:	2001      	movs	r0, #1
  400c0c:	e007      	b.n	400c1e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400c0e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400c10:	2001      	movs	r0, #1
  400c12:	e004      	b.n	400c1e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c14:	461a      	mov	r2, r3
  400c16:	4631      	mov	r1, r6
  400c18:	4b0b      	ldr	r3, [pc, #44]	; (400c48 <pio_configure+0x88>)
  400c1a:	4798      	blx	r3
	return 1;
  400c1c:	2001      	movs	r0, #1
}
  400c1e:	b002      	add	sp, #8
  400c20:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c22:	f004 0301 	and.w	r3, r4, #1
  400c26:	9300      	str	r3, [sp, #0]
  400c28:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c2c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c30:	bf14      	ite	ne
  400c32:	2200      	movne	r2, #0
  400c34:	2201      	moveq	r2, #1
  400c36:	4631      	mov	r1, r6
  400c38:	4628      	mov	r0, r5
  400c3a:	4c04      	ldr	r4, [pc, #16]	; (400c4c <pio_configure+0x8c>)
  400c3c:	47a0      	blx	r4
	return 1;
  400c3e:	2001      	movs	r0, #1
		break;
  400c40:	e7ed      	b.n	400c1e <pio_configure+0x5e>
  400c42:	bf00      	nop
  400c44:	00400acf 	.word	0x00400acf
  400c48:	00400b61 	.word	0x00400b61
  400c4c:	00400b97 	.word	0x00400b97

00400c50 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400c50:	f012 0f10 	tst.w	r2, #16
  400c54:	d012      	beq.n	400c7c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400c56:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400c5a:	f012 0f20 	tst.w	r2, #32
  400c5e:	d007      	beq.n	400c70 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400c60:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400c64:	f012 0f40 	tst.w	r2, #64	; 0x40
  400c68:	d005      	beq.n	400c76 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400c6a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400c6e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400c70:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400c74:	e7f6      	b.n	400c64 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400c76:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400c7a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400c7c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400c80:	4770      	bx	lr

00400c82 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400c82:	6401      	str	r1, [r0, #64]	; 0x40
  400c84:	4770      	bx	lr

00400c86 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400c86:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400c88:	4770      	bx	lr

00400c8a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400c8a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400c8c:	4770      	bx	lr
	...

00400c90 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c94:	4604      	mov	r4, r0
  400c96:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c98:	4b0e      	ldr	r3, [pc, #56]	; (400cd4 <pio_handler_process+0x44>)
  400c9a:	4798      	blx	r3
  400c9c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c9e:	4620      	mov	r0, r4
  400ca0:	4b0d      	ldr	r3, [pc, #52]	; (400cd8 <pio_handler_process+0x48>)
  400ca2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ca4:	4005      	ands	r5, r0
  400ca6:	d013      	beq.n	400cd0 <pio_handler_process+0x40>
  400ca8:	4c0c      	ldr	r4, [pc, #48]	; (400cdc <pio_handler_process+0x4c>)
  400caa:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400cae:	e003      	b.n	400cb8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400cb0:	42b4      	cmp	r4, r6
  400cb2:	d00d      	beq.n	400cd0 <pio_handler_process+0x40>
  400cb4:	3410      	adds	r4, #16
		while (status != 0) {
  400cb6:	b15d      	cbz	r5, 400cd0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400cb8:	6820      	ldr	r0, [r4, #0]
  400cba:	4540      	cmp	r0, r8
  400cbc:	d1f8      	bne.n	400cb0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400cbe:	6861      	ldr	r1, [r4, #4]
  400cc0:	4229      	tst	r1, r5
  400cc2:	d0f5      	beq.n	400cb0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400cc4:	68e3      	ldr	r3, [r4, #12]
  400cc6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400cc8:	6863      	ldr	r3, [r4, #4]
  400cca:	ea25 0503 	bic.w	r5, r5, r3
  400cce:	e7ef      	b.n	400cb0 <pio_handler_process+0x20>
  400cd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400cd4:	00400c87 	.word	0x00400c87
  400cd8:	00400c8b 	.word	0x00400c8b
  400cdc:	20400bfc 	.word	0x20400bfc

00400ce0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400ce2:	4c18      	ldr	r4, [pc, #96]	; (400d44 <pio_handler_set+0x64>)
  400ce4:	6826      	ldr	r6, [r4, #0]
  400ce6:	2e06      	cmp	r6, #6
  400ce8:	d82a      	bhi.n	400d40 <pio_handler_set+0x60>
  400cea:	f04f 0c00 	mov.w	ip, #0
  400cee:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400cf0:	4f15      	ldr	r7, [pc, #84]	; (400d48 <pio_handler_set+0x68>)
  400cf2:	e004      	b.n	400cfe <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400cf4:	3401      	adds	r4, #1
  400cf6:	b2e4      	uxtb	r4, r4
  400cf8:	46a4      	mov	ip, r4
  400cfa:	42a6      	cmp	r6, r4
  400cfc:	d309      	bcc.n	400d12 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400cfe:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d00:	0125      	lsls	r5, r4, #4
  400d02:	597d      	ldr	r5, [r7, r5]
  400d04:	428d      	cmp	r5, r1
  400d06:	d1f5      	bne.n	400cf4 <pio_handler_set+0x14>
  400d08:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400d0c:	686d      	ldr	r5, [r5, #4]
  400d0e:	4295      	cmp	r5, r2
  400d10:	d1f0      	bne.n	400cf4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400d12:	4d0d      	ldr	r5, [pc, #52]	; (400d48 <pio_handler_set+0x68>)
  400d14:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400d18:	eb05 040e 	add.w	r4, r5, lr
  400d1c:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400d20:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400d22:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400d24:	9906      	ldr	r1, [sp, #24]
  400d26:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400d28:	3601      	adds	r6, #1
  400d2a:	4566      	cmp	r6, ip
  400d2c:	d005      	beq.n	400d3a <pio_handler_set+0x5a>
  400d2e:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400d30:	461a      	mov	r2, r3
  400d32:	4b06      	ldr	r3, [pc, #24]	; (400d4c <pio_handler_set+0x6c>)
  400d34:	4798      	blx	r3

	return 0;
  400d36:	2000      	movs	r0, #0
  400d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400d3a:	4902      	ldr	r1, [pc, #8]	; (400d44 <pio_handler_set+0x64>)
  400d3c:	600e      	str	r6, [r1, #0]
  400d3e:	e7f6      	b.n	400d2e <pio_handler_set+0x4e>
		return 1;
  400d40:	2001      	movs	r0, #1
}
  400d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d44:	20400c6c 	.word	0x20400c6c
  400d48:	20400bfc 	.word	0x20400bfc
  400d4c:	00400c51 	.word	0x00400c51

00400d50 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d50:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400d52:	210a      	movs	r1, #10
  400d54:	4801      	ldr	r0, [pc, #4]	; (400d5c <PIOA_Handler+0xc>)
  400d56:	4b02      	ldr	r3, [pc, #8]	; (400d60 <PIOA_Handler+0x10>)
  400d58:	4798      	blx	r3
  400d5a:	bd08      	pop	{r3, pc}
  400d5c:	400e0e00 	.word	0x400e0e00
  400d60:	00400c91 	.word	0x00400c91

00400d64 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400d64:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400d66:	210b      	movs	r1, #11
  400d68:	4801      	ldr	r0, [pc, #4]	; (400d70 <PIOB_Handler+0xc>)
  400d6a:	4b02      	ldr	r3, [pc, #8]	; (400d74 <PIOB_Handler+0x10>)
  400d6c:	4798      	blx	r3
  400d6e:	bd08      	pop	{r3, pc}
  400d70:	400e1000 	.word	0x400e1000
  400d74:	00400c91 	.word	0x00400c91

00400d78 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400d78:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400d7a:	210c      	movs	r1, #12
  400d7c:	4801      	ldr	r0, [pc, #4]	; (400d84 <PIOC_Handler+0xc>)
  400d7e:	4b02      	ldr	r3, [pc, #8]	; (400d88 <PIOC_Handler+0x10>)
  400d80:	4798      	blx	r3
  400d82:	bd08      	pop	{r3, pc}
  400d84:	400e1200 	.word	0x400e1200
  400d88:	00400c91 	.word	0x00400c91

00400d8c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400d8c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400d8e:	2110      	movs	r1, #16
  400d90:	4801      	ldr	r0, [pc, #4]	; (400d98 <PIOD_Handler+0xc>)
  400d92:	4b02      	ldr	r3, [pc, #8]	; (400d9c <PIOD_Handler+0x10>)
  400d94:	4798      	blx	r3
  400d96:	bd08      	pop	{r3, pc}
  400d98:	400e1400 	.word	0x400e1400
  400d9c:	00400c91 	.word	0x00400c91

00400da0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400da0:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400da2:	2111      	movs	r1, #17
  400da4:	4801      	ldr	r0, [pc, #4]	; (400dac <PIOE_Handler+0xc>)
  400da6:	4b02      	ldr	r3, [pc, #8]	; (400db0 <PIOE_Handler+0x10>)
  400da8:	4798      	blx	r3
  400daa:	bd08      	pop	{r3, pc}
  400dac:	400e1600 	.word	0x400e1600
  400db0:	00400c91 	.word	0x00400c91

00400db4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400db4:	2803      	cmp	r0, #3
  400db6:	d011      	beq.n	400ddc <pmc_mck_set_division+0x28>
  400db8:	2804      	cmp	r0, #4
  400dba:	d012      	beq.n	400de2 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400dbc:	2802      	cmp	r0, #2
  400dbe:	bf0c      	ite	eq
  400dc0:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400dc4:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400dc6:	4a08      	ldr	r2, [pc, #32]	; (400de8 <pmc_mck_set_division+0x34>)
  400dc8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400dca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400dce:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400dd0:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400dd2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dd4:	f013 0f08 	tst.w	r3, #8
  400dd8:	d0fb      	beq.n	400dd2 <pmc_mck_set_division+0x1e>
}
  400dda:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ddc:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400de0:	e7f1      	b.n	400dc6 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400de2:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400de6:	e7ee      	b.n	400dc6 <pmc_mck_set_division+0x12>
  400de8:	400e0600 	.word	0x400e0600

00400dec <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400dec:	4a17      	ldr	r2, [pc, #92]	; (400e4c <pmc_switch_mck_to_pllack+0x60>)
  400dee:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400df0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400df4:	4318      	orrs	r0, r3
  400df6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400df8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dfa:	f013 0f08 	tst.w	r3, #8
  400dfe:	d10a      	bne.n	400e16 <pmc_switch_mck_to_pllack+0x2a>
  400e00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e04:	4911      	ldr	r1, [pc, #68]	; (400e4c <pmc_switch_mck_to_pllack+0x60>)
  400e06:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e08:	f012 0f08 	tst.w	r2, #8
  400e0c:	d103      	bne.n	400e16 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e0e:	3b01      	subs	r3, #1
  400e10:	d1f9      	bne.n	400e06 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400e12:	2001      	movs	r0, #1
  400e14:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400e16:	4a0d      	ldr	r2, [pc, #52]	; (400e4c <pmc_switch_mck_to_pllack+0x60>)
  400e18:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e1a:	f023 0303 	bic.w	r3, r3, #3
  400e1e:	f043 0302 	orr.w	r3, r3, #2
  400e22:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e24:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e26:	f013 0f08 	tst.w	r3, #8
  400e2a:	d10a      	bne.n	400e42 <pmc_switch_mck_to_pllack+0x56>
  400e2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e30:	4906      	ldr	r1, [pc, #24]	; (400e4c <pmc_switch_mck_to_pllack+0x60>)
  400e32:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e34:	f012 0f08 	tst.w	r2, #8
  400e38:	d105      	bne.n	400e46 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e3a:	3b01      	subs	r3, #1
  400e3c:	d1f9      	bne.n	400e32 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400e3e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400e40:	4770      	bx	lr
	return 0;
  400e42:	2000      	movs	r0, #0
  400e44:	4770      	bx	lr
  400e46:	2000      	movs	r0, #0
  400e48:	4770      	bx	lr
  400e4a:	bf00      	nop
  400e4c:	400e0600 	.word	0x400e0600

00400e50 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400e50:	b9a0      	cbnz	r0, 400e7c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e52:	480e      	ldr	r0, [pc, #56]	; (400e8c <pmc_switch_mainck_to_xtal+0x3c>)
  400e54:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e56:	0209      	lsls	r1, r1, #8
  400e58:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e5a:	4a0d      	ldr	r2, [pc, #52]	; (400e90 <pmc_switch_mainck_to_xtal+0x40>)
  400e5c:	401a      	ands	r2, r3
  400e5e:	4b0d      	ldr	r3, [pc, #52]	; (400e94 <pmc_switch_mainck_to_xtal+0x44>)
  400e60:	4313      	orrs	r3, r2
  400e62:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e64:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e66:	4602      	mov	r2, r0
  400e68:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e6a:	f013 0f01 	tst.w	r3, #1
  400e6e:	d0fb      	beq.n	400e68 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e70:	4a06      	ldr	r2, [pc, #24]	; (400e8c <pmc_switch_mainck_to_xtal+0x3c>)
  400e72:	6a11      	ldr	r1, [r2, #32]
  400e74:	4b08      	ldr	r3, [pc, #32]	; (400e98 <pmc_switch_mainck_to_xtal+0x48>)
  400e76:	430b      	orrs	r3, r1
  400e78:	6213      	str	r3, [r2, #32]
  400e7a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e7c:	4903      	ldr	r1, [pc, #12]	; (400e8c <pmc_switch_mainck_to_xtal+0x3c>)
  400e7e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e80:	4a06      	ldr	r2, [pc, #24]	; (400e9c <pmc_switch_mainck_to_xtal+0x4c>)
  400e82:	401a      	ands	r2, r3
  400e84:	4b06      	ldr	r3, [pc, #24]	; (400ea0 <pmc_switch_mainck_to_xtal+0x50>)
  400e86:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e88:	620b      	str	r3, [r1, #32]
  400e8a:	4770      	bx	lr
  400e8c:	400e0600 	.word	0x400e0600
  400e90:	ffc8fffc 	.word	0xffc8fffc
  400e94:	00370001 	.word	0x00370001
  400e98:	01370000 	.word	0x01370000
  400e9c:	fec8fffc 	.word	0xfec8fffc
  400ea0:	01370002 	.word	0x01370002

00400ea4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ea4:	4b02      	ldr	r3, [pc, #8]	; (400eb0 <pmc_osc_is_ready_mainck+0xc>)
  400ea6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ea8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400eac:	4770      	bx	lr
  400eae:	bf00      	nop
  400eb0:	400e0600 	.word	0x400e0600

00400eb4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400eb4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400eb8:	4b01      	ldr	r3, [pc, #4]	; (400ec0 <pmc_disable_pllack+0xc>)
  400eba:	629a      	str	r2, [r3, #40]	; 0x28
  400ebc:	4770      	bx	lr
  400ebe:	bf00      	nop
  400ec0:	400e0600 	.word	0x400e0600

00400ec4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400ec4:	4b02      	ldr	r3, [pc, #8]	; (400ed0 <pmc_is_locked_pllack+0xc>)
  400ec6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ec8:	f000 0002 	and.w	r0, r0, #2
  400ecc:	4770      	bx	lr
  400ece:	bf00      	nop
  400ed0:	400e0600 	.word	0x400e0600

00400ed4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400ed4:	283f      	cmp	r0, #63	; 0x3f
  400ed6:	d81e      	bhi.n	400f16 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400ed8:	281f      	cmp	r0, #31
  400eda:	d80c      	bhi.n	400ef6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400edc:	4b11      	ldr	r3, [pc, #68]	; (400f24 <pmc_enable_periph_clk+0x50>)
  400ede:	699a      	ldr	r2, [r3, #24]
  400ee0:	2301      	movs	r3, #1
  400ee2:	4083      	lsls	r3, r0
  400ee4:	4393      	bics	r3, r2
  400ee6:	d018      	beq.n	400f1a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ee8:	2301      	movs	r3, #1
  400eea:	fa03 f000 	lsl.w	r0, r3, r0
  400eee:	4b0d      	ldr	r3, [pc, #52]	; (400f24 <pmc_enable_periph_clk+0x50>)
  400ef0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400ef2:	2000      	movs	r0, #0
  400ef4:	4770      	bx	lr
		ul_id -= 32;
  400ef6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400ef8:	4b0a      	ldr	r3, [pc, #40]	; (400f24 <pmc_enable_periph_clk+0x50>)
  400efa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400efe:	2301      	movs	r3, #1
  400f00:	4083      	lsls	r3, r0
  400f02:	4393      	bics	r3, r2
  400f04:	d00b      	beq.n	400f1e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f06:	2301      	movs	r3, #1
  400f08:	fa03 f000 	lsl.w	r0, r3, r0
  400f0c:	4b05      	ldr	r3, [pc, #20]	; (400f24 <pmc_enable_periph_clk+0x50>)
  400f0e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400f12:	2000      	movs	r0, #0
  400f14:	4770      	bx	lr
		return 1;
  400f16:	2001      	movs	r0, #1
  400f18:	4770      	bx	lr
	return 0;
  400f1a:	2000      	movs	r0, #0
  400f1c:	4770      	bx	lr
  400f1e:	2000      	movs	r0, #0
}
  400f20:	4770      	bx	lr
  400f22:	bf00      	nop
  400f24:	400e0600 	.word	0x400e0600

00400f28 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f28:	e7fe      	b.n	400f28 <Dummy_Handler>
	...

00400f2c <Reset_Handler>:
{
  400f2c:	b500      	push	{lr}
  400f2e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400f30:	4b25      	ldr	r3, [pc, #148]	; (400fc8 <Reset_Handler+0x9c>)
  400f32:	4a26      	ldr	r2, [pc, #152]	; (400fcc <Reset_Handler+0xa0>)
  400f34:	429a      	cmp	r2, r3
  400f36:	d010      	beq.n	400f5a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400f38:	4b25      	ldr	r3, [pc, #148]	; (400fd0 <Reset_Handler+0xa4>)
  400f3a:	4a23      	ldr	r2, [pc, #140]	; (400fc8 <Reset_Handler+0x9c>)
  400f3c:	429a      	cmp	r2, r3
  400f3e:	d20c      	bcs.n	400f5a <Reset_Handler+0x2e>
  400f40:	3b01      	subs	r3, #1
  400f42:	1a9b      	subs	r3, r3, r2
  400f44:	f023 0303 	bic.w	r3, r3, #3
  400f48:	3304      	adds	r3, #4
  400f4a:	4413      	add	r3, r2
  400f4c:	491f      	ldr	r1, [pc, #124]	; (400fcc <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400f4e:	f851 0b04 	ldr.w	r0, [r1], #4
  400f52:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400f56:	429a      	cmp	r2, r3
  400f58:	d1f9      	bne.n	400f4e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400f5a:	4b1e      	ldr	r3, [pc, #120]	; (400fd4 <Reset_Handler+0xa8>)
  400f5c:	4a1e      	ldr	r2, [pc, #120]	; (400fd8 <Reset_Handler+0xac>)
  400f5e:	429a      	cmp	r2, r3
  400f60:	d20a      	bcs.n	400f78 <Reset_Handler+0x4c>
  400f62:	3b01      	subs	r3, #1
  400f64:	1a9b      	subs	r3, r3, r2
  400f66:	f023 0303 	bic.w	r3, r3, #3
  400f6a:	3304      	adds	r3, #4
  400f6c:	4413      	add	r3, r2
                *pDest++ = 0;
  400f6e:	2100      	movs	r1, #0
  400f70:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400f74:	4293      	cmp	r3, r2
  400f76:	d1fb      	bne.n	400f70 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400f78:	4a18      	ldr	r2, [pc, #96]	; (400fdc <Reset_Handler+0xb0>)
  400f7a:	4b19      	ldr	r3, [pc, #100]	; (400fe0 <Reset_Handler+0xb4>)
  400f7c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400f80:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400f82:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400f86:	fab3 f383 	clz	r3, r3
  400f8a:	095b      	lsrs	r3, r3, #5
  400f8c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400f8e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400f90:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400f94:	2200      	movs	r2, #0
  400f96:	4b13      	ldr	r3, [pc, #76]	; (400fe4 <Reset_Handler+0xb8>)
  400f98:	701a      	strb	r2, [r3, #0]
	return flags;
  400f9a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400f9c:	4a12      	ldr	r2, [pc, #72]	; (400fe8 <Reset_Handler+0xbc>)
  400f9e:	6813      	ldr	r3, [r2, #0]
  400fa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400fa4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400fa6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400faa:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400fae:	b129      	cbz	r1, 400fbc <Reset_Handler+0x90>
		cpu_irq_enable();
  400fb0:	2201      	movs	r2, #1
  400fb2:	4b0c      	ldr	r3, [pc, #48]	; (400fe4 <Reset_Handler+0xb8>)
  400fb4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400fb6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400fba:	b662      	cpsie	i
        __libc_init_array();
  400fbc:	4b0b      	ldr	r3, [pc, #44]	; (400fec <Reset_Handler+0xc0>)
  400fbe:	4798      	blx	r3
        main();
  400fc0:	4b0b      	ldr	r3, [pc, #44]	; (400ff0 <Reset_Handler+0xc4>)
  400fc2:	4798      	blx	r3
  400fc4:	e7fe      	b.n	400fc4 <Reset_Handler+0x98>
  400fc6:	bf00      	nop
  400fc8:	20400000 	.word	0x20400000
  400fcc:	00406b24 	.word	0x00406b24
  400fd0:	204009d8 	.word	0x204009d8
  400fd4:	20400cdc 	.word	0x20400cdc
  400fd8:	204009d8 	.word	0x204009d8
  400fdc:	e000ed00 	.word	0xe000ed00
  400fe0:	00400000 	.word	0x00400000
  400fe4:	20400018 	.word	0x20400018
  400fe8:	e000ed88 	.word	0xe000ed88
  400fec:	00401ca1 	.word	0x00401ca1
  400ff0:	00401375 	.word	0x00401375

00400ff4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400ff4:	4b3b      	ldr	r3, [pc, #236]	; (4010e4 <SystemCoreClockUpdate+0xf0>)
  400ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ff8:	f003 0303 	and.w	r3, r3, #3
  400ffc:	2b01      	cmp	r3, #1
  400ffe:	d01d      	beq.n	40103c <SystemCoreClockUpdate+0x48>
  401000:	b183      	cbz	r3, 401024 <SystemCoreClockUpdate+0x30>
  401002:	2b02      	cmp	r3, #2
  401004:	d036      	beq.n	401074 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401006:	4b37      	ldr	r3, [pc, #220]	; (4010e4 <SystemCoreClockUpdate+0xf0>)
  401008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40100a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40100e:	2b70      	cmp	r3, #112	; 0x70
  401010:	d05f      	beq.n	4010d2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401012:	4b34      	ldr	r3, [pc, #208]	; (4010e4 <SystemCoreClockUpdate+0xf0>)
  401014:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401016:	4934      	ldr	r1, [pc, #208]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  401018:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40101c:	680b      	ldr	r3, [r1, #0]
  40101e:	40d3      	lsrs	r3, r2
  401020:	600b      	str	r3, [r1, #0]
  401022:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401024:	4b31      	ldr	r3, [pc, #196]	; (4010ec <SystemCoreClockUpdate+0xf8>)
  401026:	695b      	ldr	r3, [r3, #20]
  401028:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40102c:	bf14      	ite	ne
  40102e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401032:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401036:	4b2c      	ldr	r3, [pc, #176]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  401038:	601a      	str	r2, [r3, #0]
  40103a:	e7e4      	b.n	401006 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40103c:	4b29      	ldr	r3, [pc, #164]	; (4010e4 <SystemCoreClockUpdate+0xf0>)
  40103e:	6a1b      	ldr	r3, [r3, #32]
  401040:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401044:	d003      	beq.n	40104e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401046:	4a2a      	ldr	r2, [pc, #168]	; (4010f0 <SystemCoreClockUpdate+0xfc>)
  401048:	4b27      	ldr	r3, [pc, #156]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  40104a:	601a      	str	r2, [r3, #0]
  40104c:	e7db      	b.n	401006 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40104e:	4a29      	ldr	r2, [pc, #164]	; (4010f4 <SystemCoreClockUpdate+0x100>)
  401050:	4b25      	ldr	r3, [pc, #148]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  401052:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401054:	4b23      	ldr	r3, [pc, #140]	; (4010e4 <SystemCoreClockUpdate+0xf0>)
  401056:	6a1b      	ldr	r3, [r3, #32]
  401058:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40105c:	2b10      	cmp	r3, #16
  40105e:	d005      	beq.n	40106c <SystemCoreClockUpdate+0x78>
  401060:	2b20      	cmp	r3, #32
  401062:	d1d0      	bne.n	401006 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401064:	4a22      	ldr	r2, [pc, #136]	; (4010f0 <SystemCoreClockUpdate+0xfc>)
  401066:	4b20      	ldr	r3, [pc, #128]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  401068:	601a      	str	r2, [r3, #0]
          break;
  40106a:	e7cc      	b.n	401006 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40106c:	4a22      	ldr	r2, [pc, #136]	; (4010f8 <SystemCoreClockUpdate+0x104>)
  40106e:	4b1e      	ldr	r3, [pc, #120]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  401070:	601a      	str	r2, [r3, #0]
          break;
  401072:	e7c8      	b.n	401006 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401074:	4b1b      	ldr	r3, [pc, #108]	; (4010e4 <SystemCoreClockUpdate+0xf0>)
  401076:	6a1b      	ldr	r3, [r3, #32]
  401078:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40107c:	d016      	beq.n	4010ac <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40107e:	4a1c      	ldr	r2, [pc, #112]	; (4010f0 <SystemCoreClockUpdate+0xfc>)
  401080:	4b19      	ldr	r3, [pc, #100]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  401082:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401084:	4b17      	ldr	r3, [pc, #92]	; (4010e4 <SystemCoreClockUpdate+0xf0>)
  401086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401088:	f003 0303 	and.w	r3, r3, #3
  40108c:	2b02      	cmp	r3, #2
  40108e:	d1ba      	bne.n	401006 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401090:	4a14      	ldr	r2, [pc, #80]	; (4010e4 <SystemCoreClockUpdate+0xf0>)
  401092:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401094:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401096:	4814      	ldr	r0, [pc, #80]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401098:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40109c:	6803      	ldr	r3, [r0, #0]
  40109e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4010a2:	b2d2      	uxtb	r2, r2
  4010a4:	fbb3 f3f2 	udiv	r3, r3, r2
  4010a8:	6003      	str	r3, [r0, #0]
  4010aa:	e7ac      	b.n	401006 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010ac:	4a11      	ldr	r2, [pc, #68]	; (4010f4 <SystemCoreClockUpdate+0x100>)
  4010ae:	4b0e      	ldr	r3, [pc, #56]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  4010b0:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4010b2:	4b0c      	ldr	r3, [pc, #48]	; (4010e4 <SystemCoreClockUpdate+0xf0>)
  4010b4:	6a1b      	ldr	r3, [r3, #32]
  4010b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010ba:	2b10      	cmp	r3, #16
  4010bc:	d005      	beq.n	4010ca <SystemCoreClockUpdate+0xd6>
  4010be:	2b20      	cmp	r3, #32
  4010c0:	d1e0      	bne.n	401084 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4010c2:	4a0b      	ldr	r2, [pc, #44]	; (4010f0 <SystemCoreClockUpdate+0xfc>)
  4010c4:	4b08      	ldr	r3, [pc, #32]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  4010c6:	601a      	str	r2, [r3, #0]
          break;
  4010c8:	e7dc      	b.n	401084 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4010ca:	4a0b      	ldr	r2, [pc, #44]	; (4010f8 <SystemCoreClockUpdate+0x104>)
  4010cc:	4b06      	ldr	r3, [pc, #24]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  4010ce:	601a      	str	r2, [r3, #0]
          break;
  4010d0:	e7d8      	b.n	401084 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4010d2:	4a05      	ldr	r2, [pc, #20]	; (4010e8 <SystemCoreClockUpdate+0xf4>)
  4010d4:	6813      	ldr	r3, [r2, #0]
  4010d6:	4909      	ldr	r1, [pc, #36]	; (4010fc <SystemCoreClockUpdate+0x108>)
  4010d8:	fba1 1303 	umull	r1, r3, r1, r3
  4010dc:	085b      	lsrs	r3, r3, #1
  4010de:	6013      	str	r3, [r2, #0]
  4010e0:	4770      	bx	lr
  4010e2:	bf00      	nop
  4010e4:	400e0600 	.word	0x400e0600
  4010e8:	2040001c 	.word	0x2040001c
  4010ec:	400e1810 	.word	0x400e1810
  4010f0:	00b71b00 	.word	0x00b71b00
  4010f4:	003d0900 	.word	0x003d0900
  4010f8:	007a1200 	.word	0x007a1200
  4010fc:	aaaaaaab 	.word	0xaaaaaaab

00401100 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401100:	4b16      	ldr	r3, [pc, #88]	; (40115c <system_init_flash+0x5c>)
  401102:	4298      	cmp	r0, r3
  401104:	d913      	bls.n	40112e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401106:	4b16      	ldr	r3, [pc, #88]	; (401160 <system_init_flash+0x60>)
  401108:	4298      	cmp	r0, r3
  40110a:	d915      	bls.n	401138 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40110c:	4b15      	ldr	r3, [pc, #84]	; (401164 <system_init_flash+0x64>)
  40110e:	4298      	cmp	r0, r3
  401110:	d916      	bls.n	401140 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401112:	4b15      	ldr	r3, [pc, #84]	; (401168 <system_init_flash+0x68>)
  401114:	4298      	cmp	r0, r3
  401116:	d917      	bls.n	401148 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401118:	4b14      	ldr	r3, [pc, #80]	; (40116c <system_init_flash+0x6c>)
  40111a:	4298      	cmp	r0, r3
  40111c:	d918      	bls.n	401150 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40111e:	4b14      	ldr	r3, [pc, #80]	; (401170 <system_init_flash+0x70>)
  401120:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401122:	bf94      	ite	ls
  401124:	4a13      	ldrls	r2, [pc, #76]	; (401174 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401126:	4a14      	ldrhi	r2, [pc, #80]	; (401178 <system_init_flash+0x78>)
  401128:	4b14      	ldr	r3, [pc, #80]	; (40117c <system_init_flash+0x7c>)
  40112a:	601a      	str	r2, [r3, #0]
  40112c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40112e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401132:	4b12      	ldr	r3, [pc, #72]	; (40117c <system_init_flash+0x7c>)
  401134:	601a      	str	r2, [r3, #0]
  401136:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401138:	4a11      	ldr	r2, [pc, #68]	; (401180 <system_init_flash+0x80>)
  40113a:	4b10      	ldr	r3, [pc, #64]	; (40117c <system_init_flash+0x7c>)
  40113c:	601a      	str	r2, [r3, #0]
  40113e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401140:	4a10      	ldr	r2, [pc, #64]	; (401184 <system_init_flash+0x84>)
  401142:	4b0e      	ldr	r3, [pc, #56]	; (40117c <system_init_flash+0x7c>)
  401144:	601a      	str	r2, [r3, #0]
  401146:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401148:	4a0f      	ldr	r2, [pc, #60]	; (401188 <system_init_flash+0x88>)
  40114a:	4b0c      	ldr	r3, [pc, #48]	; (40117c <system_init_flash+0x7c>)
  40114c:	601a      	str	r2, [r3, #0]
  40114e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401150:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401154:	4b09      	ldr	r3, [pc, #36]	; (40117c <system_init_flash+0x7c>)
  401156:	601a      	str	r2, [r3, #0]
  401158:	4770      	bx	lr
  40115a:	bf00      	nop
  40115c:	015ef3bf 	.word	0x015ef3bf
  401160:	02bde77f 	.word	0x02bde77f
  401164:	041cdb3f 	.word	0x041cdb3f
  401168:	057bceff 	.word	0x057bceff
  40116c:	06dac2bf 	.word	0x06dac2bf
  401170:	0839b67f 	.word	0x0839b67f
  401174:	04000500 	.word	0x04000500
  401178:	04000600 	.word	0x04000600
  40117c:	400e0c00 	.word	0x400e0c00
  401180:	04000100 	.word	0x04000100
  401184:	04000200 	.word	0x04000200
  401188:	04000300 	.word	0x04000300

0040118c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40118c:	4b0a      	ldr	r3, [pc, #40]	; (4011b8 <_sbrk+0x2c>)
  40118e:	681b      	ldr	r3, [r3, #0]
  401190:	b153      	cbz	r3, 4011a8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401192:	4b09      	ldr	r3, [pc, #36]	; (4011b8 <_sbrk+0x2c>)
  401194:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401196:	181a      	adds	r2, r3, r0
  401198:	4908      	ldr	r1, [pc, #32]	; (4011bc <_sbrk+0x30>)
  40119a:	4291      	cmp	r1, r2
  40119c:	db08      	blt.n	4011b0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40119e:	4610      	mov	r0, r2
  4011a0:	4a05      	ldr	r2, [pc, #20]	; (4011b8 <_sbrk+0x2c>)
  4011a2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4011a4:	4618      	mov	r0, r3
  4011a6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4011a8:	4a05      	ldr	r2, [pc, #20]	; (4011c0 <_sbrk+0x34>)
  4011aa:	4b03      	ldr	r3, [pc, #12]	; (4011b8 <_sbrk+0x2c>)
  4011ac:	601a      	str	r2, [r3, #0]
  4011ae:	e7f0      	b.n	401192 <_sbrk+0x6>
		return (caddr_t) -1;	
  4011b0:	f04f 30ff 	mov.w	r0, #4294967295
}
  4011b4:	4770      	bx	lr
  4011b6:	bf00      	nop
  4011b8:	20400c70 	.word	0x20400c70
  4011bc:	2045fffc 	.word	0x2045fffc
  4011c0:	20402ee0 	.word	0x20402ee0

004011c4 <but1_callback>:
		echo_flag = 0;
		display_flag = 1;
	}
}
void but1_callback (void) {
	but1_flag = 1;
  4011c4:	2201      	movs	r2, #1
  4011c6:	4b01      	ldr	r3, [pc, #4]	; (4011cc <but1_callback+0x8>)
  4011c8:	701a      	strb	r2, [r3, #0]
  4011ca:	4770      	bx	lr
  4011cc:	20400c74 	.word	0x20400c74

004011d0 <echo_callback>:
void echo_callback(void){
  4011d0:	b5d0      	push	{r4, r6, r7, lr}
  4011d2:	b082      	sub	sp, #8
	if(!echo_flag){
  4011d4:	4b20      	ldr	r3, [pc, #128]	; (401258 <echo_callback+0x88>)
  4011d6:	781b      	ldrb	r3, [r3, #0]
  4011d8:	b17b      	cbz	r3, 4011fa <echo_callback+0x2a>
		timer = rtt_read_timer_value(RTT);
  4011da:	4820      	ldr	r0, [pc, #128]	; (40125c <echo_callback+0x8c>)
  4011dc:	4b20      	ldr	r3, [pc, #128]	; (401260 <echo_callback+0x90>)
  4011de:	4798      	blx	r3
  4011e0:	4b20      	ldr	r3, [pc, #128]	; (401264 <echo_callback+0x94>)
  4011e2:	4798      	blx	r3
  4011e4:	4b20      	ldr	r3, [pc, #128]	; (401268 <echo_callback+0x98>)
  4011e6:	e9c3 0100 	strd	r0, r1, [r3]
		echo_flag = 0;
  4011ea:	2200      	movs	r2, #0
  4011ec:	4b1a      	ldr	r3, [pc, #104]	; (401258 <echo_callback+0x88>)
  4011ee:	701a      	strb	r2, [r3, #0]
		display_flag = 1;
  4011f0:	2201      	movs	r2, #1
  4011f2:	4b1e      	ldr	r3, [pc, #120]	; (40126c <echo_callback+0x9c>)
  4011f4:	701a      	strb	r2, [r3, #0]
}
  4011f6:	b002      	add	sp, #8
  4011f8:	bdd0      	pop	{r4, r6, r7, pc}
		RTT_init(freq, 0, 0);
  4011fa:	4b1d      	ldr	r3, [pc, #116]	; (401270 <echo_callback+0xa0>)
  4011fc:	e9d3 6700 	ldrd	r6, r7, [r3]
}
static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
	
	rtt_sel_source(RTT, false);
  401200:	4c16      	ldr	r4, [pc, #88]	; (40125c <echo_callback+0x8c>)
  401202:	2100      	movs	r1, #0
  401204:	4620      	mov	r0, r4
  401206:	4b1b      	ldr	r3, [pc, #108]	; (401274 <echo_callback+0xa4>)
  401208:	4798      	blx	r3
		RTT_init(freq, 0, 0);
  40120a:	4630      	mov	r0, r6
  40120c:	4639      	mov	r1, r7
  40120e:	4b1a      	ldr	r3, [pc, #104]	; (401278 <echo_callback+0xa8>)
  401210:	4798      	blx	r3
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  401212:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 40127c <echo_callback+0xac>
  401216:	ee06 0a90 	vmov	s13, r0
  40121a:	eec7 7a26 	vdiv.f32	s15, s14, s13
  40121e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  401222:	edcd 7a01 	vstr	s15, [sp, #4]
	rtt_init(RTT, pllPreScale);
  401226:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  40122a:	4620      	mov	r0, r4
  40122c:	4b14      	ldr	r3, [pc, #80]	; (401280 <echo_callback+0xb0>)
  40122e:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401230:	4b14      	ldr	r3, [pc, #80]	; (401284 <echo_callback+0xb4>)
  401232:	2208      	movs	r2, #8
  401234:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401238:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40123c:	2180      	movs	r1, #128	; 0x80
  40123e:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401242:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(RTT_IRQn);

	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
	rtt_enable_interrupt(RTT, rttIRQSource);
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  401244:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  401248:	4620      	mov	r0, r4
  40124a:	4b0f      	ldr	r3, [pc, #60]	; (401288 <echo_callback+0xb8>)
  40124c:	4798      	blx	r3
		echo_flag = 1;
  40124e:	2201      	movs	r2, #1
  401250:	4b01      	ldr	r3, [pc, #4]	; (401258 <echo_callback+0x88>)
  401252:	701a      	strb	r2, [r3, #0]
  401254:	e7cf      	b.n	4011f6 <echo_callback+0x26>
  401256:	bf00      	nop
  401258:	20400c76 	.word	0x20400c76
  40125c:	400e1830 	.word	0x400e1830
  401260:	00400201 	.word	0x00400201
  401264:	004016f1 	.word	0x004016f1
  401268:	20400c78 	.word	0x20400c78
  40126c:	20400c75 	.word	0x20400c75
  401270:	20400020 	.word	0x20400020
  401274:	004001c1 	.word	0x004001c1
  401278:	00401c01 	.word	0x00401c01
  40127c:	47000000 	.word	0x47000000
  401280:	004001ad 	.word	0x004001ad
  401284:	e000e100 	.word	0xe000e100
  401288:	004001ed 	.word	0x004001ed

0040128c <RTT_Handler>:
void RTT_Handler(void) {
  40128c:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  40128e:	4802      	ldr	r0, [pc, #8]	; (401298 <RTT_Handler+0xc>)
  401290:	4b02      	ldr	r3, [pc, #8]	; (40129c <RTT_Handler+0x10>)
  401292:	4798      	blx	r3
  401294:	bd08      	pop	{r3, pc}
  401296:	bf00      	nop
  401298:	400e1830 	.word	0x400e1830
  40129c:	00400215 	.word	0x00400215

004012a0 <io_init>:




void io_init(void)
{
  4012a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4012a2:	b083      	sub	sp, #12
	pmc_enable_periph_clk(TRIGGER_PIO_ID);
  4012a4:	2010      	movs	r0, #16
  4012a6:	4e27      	ldr	r6, [pc, #156]	; (401344 <io_init+0xa4>)
  4012a8:	47b0      	blx	r6
	pio_configure(TRIGGER_PIO, PIO_OUTPUT_0,TRIGGER_IDX_MASK, PIO_DEFAULT);
  4012aa:	4d27      	ldr	r5, [pc, #156]	; (401348 <io_init+0xa8>)
  4012ac:	2300      	movs	r3, #0
  4012ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4012b2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4012b6:	4628      	mov	r0, r5
  4012b8:	4f24      	ldr	r7, [pc, #144]	; (40134c <io_init+0xac>)
  4012ba:	47b8      	blx	r7

	pmc_enable_periph_clk(ECHO_PIO_ID);
  4012bc:	200a      	movs	r0, #10
  4012be:	47b0      	blx	r6
	pio_set_input(ECHO_PIO, ECHO_IDX_MASK, PIO_DEFAULT);
  4012c0:	4c23      	ldr	r4, [pc, #140]	; (401350 <io_init+0xb0>)
  4012c2:	2200      	movs	r2, #0
  4012c4:	2140      	movs	r1, #64	; 0x40
  4012c6:	4620      	mov	r0, r4
  4012c8:	4b22      	ldr	r3, [pc, #136]	; (401354 <io_init+0xb4>)
  4012ca:	4798      	blx	r3
	
	pmc_enable_periph_clk(BUT1_PIO_ID);
  4012cc:	2010      	movs	r0, #16
  4012ce:	47b0      	blx	r6
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE);
  4012d0:	2309      	movs	r3, #9
  4012d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4012d6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4012da:	4628      	mov	r0, r5
  4012dc:	47b8      	blx	r7
	pio_set_debounce_filter(ECHO_PIO, BUT1_PIO_IDX_MASK, 60);
  4012de:	223c      	movs	r2, #60	; 0x3c
  4012e0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012e4:	4620      	mov	r0, r4
  4012e6:	4b1c      	ldr	r3, [pc, #112]	; (401358 <io_init+0xb8>)
  4012e8:	4798      	blx	r3
	

	pio_handler_set(ECHO_PIO,
  4012ea:	4b1c      	ldr	r3, [pc, #112]	; (40135c <io_init+0xbc>)
  4012ec:	9300      	str	r3, [sp, #0]
  4012ee:	2340      	movs	r3, #64	; 0x40
  4012f0:	461a      	mov	r2, r3
  4012f2:	210a      	movs	r1, #10
  4012f4:	4620      	mov	r0, r4
  4012f6:	4e1a      	ldr	r6, [pc, #104]	; (401360 <io_init+0xc0>)
  4012f8:	47b0      	blx	r6
	ECHO_PIO_ID,
	ECHO_IDX_MASK,
	PIO_IT_EDGE,
	echo_callback);
	
	pio_handler_set(BUT1_PIO,
  4012fa:	4b1a      	ldr	r3, [pc, #104]	; (401364 <io_init+0xc4>)
  4012fc:	9300      	str	r3, [sp, #0]
  4012fe:	2340      	movs	r3, #64	; 0x40
  401300:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401304:	2110      	movs	r1, #16
  401306:	4628      	mov	r0, r5
  401308:	47b0      	blx	r6
	BUT1_PIO_ID,
	BUT1_PIO_IDX_MASK,
	PIO_IT_EDGE,
	but1_callback);

	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  40130a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40130e:	4628      	mov	r0, r5
  401310:	4e15      	ldr	r6, [pc, #84]	; (401368 <io_init+0xc8>)
  401312:	47b0      	blx	r6
	pio_get_interrupt_status(BUT1_PIO);
  401314:	4628      	mov	r0, r5
  401316:	4d15      	ldr	r5, [pc, #84]	; (40136c <io_init+0xcc>)
  401318:	47a8      	blx	r5
	
	pio_enable_interrupt(ECHO_PIO, ECHO_IDX_MASK);
  40131a:	2140      	movs	r1, #64	; 0x40
  40131c:	4620      	mov	r0, r4
  40131e:	47b0      	blx	r6
	pio_get_interrupt_status(ECHO_PIO);
  401320:	4620      	mov	r0, r4
  401322:	47a8      	blx	r5
  401324:	4b12      	ldr	r3, [pc, #72]	; (401370 <io_init+0xd0>)
  401326:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40132a:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40132c:	2240      	movs	r2, #64	; 0x40
  40132e:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401332:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401336:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401338:	2220      	movs	r2, #32
  40133a:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	NVIC_SetPriority(BUT1_PIO_ID, 2);
	
	NVIC_EnableIRQ(ECHO_PIO_ID);
	NVIC_SetPriority(ECHO_PIO_ID, 1);

}
  40133e:	b003      	add	sp, #12
  401340:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401342:	bf00      	nop
  401344:	00400ed5 	.word	0x00400ed5
  401348:	400e1400 	.word	0x400e1400
  40134c:	00400bc1 	.word	0x00400bc1
  401350:	400e0e00 	.word	0x400e0e00
  401354:	00400b61 	.word	0x00400b61
  401358:	00400aad 	.word	0x00400aad
  40135c:	004011d1 	.word	0x004011d1
  401360:	00400ce1 	.word	0x00400ce1
  401364:	004011c5 	.word	0x004011c5
  401368:	00400c83 	.word	0x00400c83
  40136c:	00400c87 	.word	0x00400c87
  401370:	e000e100 	.word	0xe000e100

00401374 <main>:
int main (void)
{
  401374:	e92d 4770 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, lr}
  401378:	b0a1      	sub	sp, #132	; 0x84
	board_init();
  40137a:	4b26      	ldr	r3, [pc, #152]	; (401414 <main+0xa0>)
  40137c:	4798      	blx	r3
	sysclk_init();
  40137e:	4b26      	ldr	r3, [pc, #152]	; (401418 <main+0xa4>)
  401380:	4798      	blx	r3
	io_init();
  401382:	4b26      	ldr	r3, [pc, #152]	; (40141c <main+0xa8>)
  401384:	4798      	blx	r3
	delay_init();
	
	WDT->WDT_MR = WDT_MR_WDDIS;
  401386:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40138a:	4b25      	ldr	r3, [pc, #148]	; (401420 <main+0xac>)
  40138c:	605a      	str	r2, [r3, #4]

	gfx_mono_ssd1306_init();
  40138e:	4b25      	ldr	r3, [pc, #148]	; (401424 <main+0xb0>)
  401390:	4798      	blx	r3
	char str[128];
	
	//Distância = [Tempo ECHO em nível alto * Velocidade do Som] / 2
	while(1) {
		if (but1_flag){
			pio_set(TRIGGER_PIO, TRIGGER_IDX_MASK);
  401392:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 401464 <main+0xf0>
			delay_us(10);
			pio_clear(TRIGGER_PIO, TRIGGER_IDX_MASK);
			but1_flag = 0;
		}
		if (display_flag){
  401396:	4d24      	ldr	r5, [pc, #144]	; (401428 <main+0xb4>)
			double dist = (((timer/freq))*320/2.0)*100;
  401398:	f04f 0800 	mov.w	r8, #0
  40139c:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 401468 <main+0xf4>
  4013a0:	e034      	b.n	40140c <main+0x98>
		if (display_flag){
  4013a2:	782b      	ldrb	r3, [r5, #0]
  4013a4:	b993      	cbnz	r3, 4013cc <main+0x58>
		if (but1_flag){
  4013a6:	7823      	ldrb	r3, [r4, #0]
  4013a8:	2b00      	cmp	r3, #0
  4013aa:	d0fa      	beq.n	4013a2 <main+0x2e>
			pio_set(TRIGGER_PIO, TRIGGER_IDX_MASK);
  4013ac:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4013b0:	4650      	mov	r0, sl
  4013b2:	47b0      	blx	r6
			delay_us(10);
  4013b4:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4013b8:	4b1c      	ldr	r3, [pc, #112]	; (40142c <main+0xb8>)
  4013ba:	4798      	blx	r3
			pio_clear(TRIGGER_PIO, TRIGGER_IDX_MASK);
  4013bc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4013c0:	4650      	mov	r0, sl
  4013c2:	4b1b      	ldr	r3, [pc, #108]	; (401430 <main+0xbc>)
  4013c4:	4798      	blx	r3
			but1_flag = 0;
  4013c6:	2300      	movs	r3, #0
  4013c8:	7023      	strb	r3, [r4, #0]
  4013ca:	e7ea      	b.n	4013a2 <main+0x2e>
			double dist = (((timer/freq))*320/2.0)*100;
  4013cc:	4b19      	ldr	r3, [pc, #100]	; (401434 <main+0xc0>)
  4013ce:	e9d3 0100 	ldrd	r0, r1, [r3]
  4013d2:	4b19      	ldr	r3, [pc, #100]	; (401438 <main+0xc4>)
  4013d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013d8:	4c18      	ldr	r4, [pc, #96]	; (40143c <main+0xc8>)
  4013da:	47a0      	blx	r4
  4013dc:	4c18      	ldr	r4, [pc, #96]	; (401440 <main+0xcc>)
  4013de:	4642      	mov	r2, r8
  4013e0:	464b      	mov	r3, r9
  4013e2:	47a0      	blx	r4
  4013e4:	2200      	movs	r2, #0
  4013e6:	4b17      	ldr	r3, [pc, #92]	; (401444 <main+0xd0>)
  4013e8:	47a0      	blx	r4
  4013ea:	2200      	movs	r2, #0
  4013ec:	4b16      	ldr	r3, [pc, #88]	; (401448 <main+0xd4>)
  4013ee:	47a0      	blx	r4
			sprintf(str, "%.1f", dist);
  4013f0:	4602      	mov	r2, r0
  4013f2:	460b      	mov	r3, r1
  4013f4:	4915      	ldr	r1, [pc, #84]	; (40144c <main+0xd8>)
  4013f6:	4668      	mov	r0, sp
  4013f8:	4c15      	ldr	r4, [pc, #84]	; (401450 <main+0xdc>)
  4013fa:	47a0      	blx	r4
			gfx_mono_draw_string(str, 8,8, &sysfont);
  4013fc:	4b15      	ldr	r3, [pc, #84]	; (401454 <main+0xe0>)
  4013fe:	2208      	movs	r2, #8
  401400:	4611      	mov	r1, r2
  401402:	4668      	mov	r0, sp
  401404:	4c14      	ldr	r4, [pc, #80]	; (401458 <main+0xe4>)
  401406:	47a0      	blx	r4
			display_flag = 0;
  401408:	2300      	movs	r3, #0
  40140a:	702b      	strb	r3, [r5, #0]
		if (but1_flag){
  40140c:	4c13      	ldr	r4, [pc, #76]	; (40145c <main+0xe8>)
			pio_set(TRIGGER_PIO, TRIGGER_IDX_MASK);
  40140e:	4e14      	ldr	r6, [pc, #80]	; (401460 <main+0xec>)
  401410:	e7c9      	b.n	4013a6 <main+0x32>
  401412:	bf00      	nop
  401414:	0040096d 	.word	0x0040096d
  401418:	004008fd 	.word	0x004008fd
  40141c:	004012a1 	.word	0x004012a1
  401420:	400e1850 	.word	0x400e1850
  401424:	004005dd 	.word	0x004005dd
  401428:	20400c75 	.word	0x20400c75
  40142c:	20400001 	.word	0x20400001
  401430:	00400acb 	.word	0x00400acb
  401434:	20400c78 	.word	0x20400c78
  401438:	20400020 	.word	0x20400020
  40143c:	00401a31 	.word	0x00401a31
  401440:	004017dd 	.word	0x004017dd
  401444:	3fe00000 	.word	0x3fe00000
  401448:	40590000 	.word	0x40590000
  40144c:	00406868 	.word	0x00406868
  401450:	00401d8d 	.word	0x00401d8d
  401454:	2040000c 	.word	0x2040000c
  401458:	00400545 	.word	0x00400545
  40145c:	20400c74 	.word	0x20400c74
  401460:	00400ac7 	.word	0x00400ac7
  401464:	400e1400 	.word	0x400e1400
  401468:	40740000 	.word	0x40740000

0040146c <__aeabi_drsub>:
  40146c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401470:	e002      	b.n	401478 <__adddf3>
  401472:	bf00      	nop

00401474 <__aeabi_dsub>:
  401474:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401478 <__adddf3>:
  401478:	b530      	push	{r4, r5, lr}
  40147a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40147e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401482:	ea94 0f05 	teq	r4, r5
  401486:	bf08      	it	eq
  401488:	ea90 0f02 	teqeq	r0, r2
  40148c:	bf1f      	itttt	ne
  40148e:	ea54 0c00 	orrsne.w	ip, r4, r0
  401492:	ea55 0c02 	orrsne.w	ip, r5, r2
  401496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40149a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40149e:	f000 80e2 	beq.w	401666 <__adddf3+0x1ee>
  4014a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4014a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4014aa:	bfb8      	it	lt
  4014ac:	426d      	neglt	r5, r5
  4014ae:	dd0c      	ble.n	4014ca <__adddf3+0x52>
  4014b0:	442c      	add	r4, r5
  4014b2:	ea80 0202 	eor.w	r2, r0, r2
  4014b6:	ea81 0303 	eor.w	r3, r1, r3
  4014ba:	ea82 0000 	eor.w	r0, r2, r0
  4014be:	ea83 0101 	eor.w	r1, r3, r1
  4014c2:	ea80 0202 	eor.w	r2, r0, r2
  4014c6:	ea81 0303 	eor.w	r3, r1, r3
  4014ca:	2d36      	cmp	r5, #54	; 0x36
  4014cc:	bf88      	it	hi
  4014ce:	bd30      	pophi	{r4, r5, pc}
  4014d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4014d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4014d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4014dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4014e0:	d002      	beq.n	4014e8 <__adddf3+0x70>
  4014e2:	4240      	negs	r0, r0
  4014e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4014e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4014ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4014f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4014f4:	d002      	beq.n	4014fc <__adddf3+0x84>
  4014f6:	4252      	negs	r2, r2
  4014f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4014fc:	ea94 0f05 	teq	r4, r5
  401500:	f000 80a7 	beq.w	401652 <__adddf3+0x1da>
  401504:	f1a4 0401 	sub.w	r4, r4, #1
  401508:	f1d5 0e20 	rsbs	lr, r5, #32
  40150c:	db0d      	blt.n	40152a <__adddf3+0xb2>
  40150e:	fa02 fc0e 	lsl.w	ip, r2, lr
  401512:	fa22 f205 	lsr.w	r2, r2, r5
  401516:	1880      	adds	r0, r0, r2
  401518:	f141 0100 	adc.w	r1, r1, #0
  40151c:	fa03 f20e 	lsl.w	r2, r3, lr
  401520:	1880      	adds	r0, r0, r2
  401522:	fa43 f305 	asr.w	r3, r3, r5
  401526:	4159      	adcs	r1, r3
  401528:	e00e      	b.n	401548 <__adddf3+0xd0>
  40152a:	f1a5 0520 	sub.w	r5, r5, #32
  40152e:	f10e 0e20 	add.w	lr, lr, #32
  401532:	2a01      	cmp	r2, #1
  401534:	fa03 fc0e 	lsl.w	ip, r3, lr
  401538:	bf28      	it	cs
  40153a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40153e:	fa43 f305 	asr.w	r3, r3, r5
  401542:	18c0      	adds	r0, r0, r3
  401544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40154c:	d507      	bpl.n	40155e <__adddf3+0xe6>
  40154e:	f04f 0e00 	mov.w	lr, #0
  401552:	f1dc 0c00 	rsbs	ip, ip, #0
  401556:	eb7e 0000 	sbcs.w	r0, lr, r0
  40155a:	eb6e 0101 	sbc.w	r1, lr, r1
  40155e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401562:	d31b      	bcc.n	40159c <__adddf3+0x124>
  401564:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401568:	d30c      	bcc.n	401584 <__adddf3+0x10c>
  40156a:	0849      	lsrs	r1, r1, #1
  40156c:	ea5f 0030 	movs.w	r0, r0, rrx
  401570:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401574:	f104 0401 	add.w	r4, r4, #1
  401578:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40157c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401580:	f080 809a 	bcs.w	4016b8 <__adddf3+0x240>
  401584:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401588:	bf08      	it	eq
  40158a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40158e:	f150 0000 	adcs.w	r0, r0, #0
  401592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401596:	ea41 0105 	orr.w	r1, r1, r5
  40159a:	bd30      	pop	{r4, r5, pc}
  40159c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4015a0:	4140      	adcs	r0, r0
  4015a2:	eb41 0101 	adc.w	r1, r1, r1
  4015a6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4015aa:	f1a4 0401 	sub.w	r4, r4, #1
  4015ae:	d1e9      	bne.n	401584 <__adddf3+0x10c>
  4015b0:	f091 0f00 	teq	r1, #0
  4015b4:	bf04      	itt	eq
  4015b6:	4601      	moveq	r1, r0
  4015b8:	2000      	moveq	r0, #0
  4015ba:	fab1 f381 	clz	r3, r1
  4015be:	bf08      	it	eq
  4015c0:	3320      	addeq	r3, #32
  4015c2:	f1a3 030b 	sub.w	r3, r3, #11
  4015c6:	f1b3 0220 	subs.w	r2, r3, #32
  4015ca:	da0c      	bge.n	4015e6 <__adddf3+0x16e>
  4015cc:	320c      	adds	r2, #12
  4015ce:	dd08      	ble.n	4015e2 <__adddf3+0x16a>
  4015d0:	f102 0c14 	add.w	ip, r2, #20
  4015d4:	f1c2 020c 	rsb	r2, r2, #12
  4015d8:	fa01 f00c 	lsl.w	r0, r1, ip
  4015dc:	fa21 f102 	lsr.w	r1, r1, r2
  4015e0:	e00c      	b.n	4015fc <__adddf3+0x184>
  4015e2:	f102 0214 	add.w	r2, r2, #20
  4015e6:	bfd8      	it	le
  4015e8:	f1c2 0c20 	rsble	ip, r2, #32
  4015ec:	fa01 f102 	lsl.w	r1, r1, r2
  4015f0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4015f4:	bfdc      	itt	le
  4015f6:	ea41 010c 	orrle.w	r1, r1, ip
  4015fa:	4090      	lslle	r0, r2
  4015fc:	1ae4      	subs	r4, r4, r3
  4015fe:	bfa2      	ittt	ge
  401600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401604:	4329      	orrge	r1, r5
  401606:	bd30      	popge	{r4, r5, pc}
  401608:	ea6f 0404 	mvn.w	r4, r4
  40160c:	3c1f      	subs	r4, #31
  40160e:	da1c      	bge.n	40164a <__adddf3+0x1d2>
  401610:	340c      	adds	r4, #12
  401612:	dc0e      	bgt.n	401632 <__adddf3+0x1ba>
  401614:	f104 0414 	add.w	r4, r4, #20
  401618:	f1c4 0220 	rsb	r2, r4, #32
  40161c:	fa20 f004 	lsr.w	r0, r0, r4
  401620:	fa01 f302 	lsl.w	r3, r1, r2
  401624:	ea40 0003 	orr.w	r0, r0, r3
  401628:	fa21 f304 	lsr.w	r3, r1, r4
  40162c:	ea45 0103 	orr.w	r1, r5, r3
  401630:	bd30      	pop	{r4, r5, pc}
  401632:	f1c4 040c 	rsb	r4, r4, #12
  401636:	f1c4 0220 	rsb	r2, r4, #32
  40163a:	fa20 f002 	lsr.w	r0, r0, r2
  40163e:	fa01 f304 	lsl.w	r3, r1, r4
  401642:	ea40 0003 	orr.w	r0, r0, r3
  401646:	4629      	mov	r1, r5
  401648:	bd30      	pop	{r4, r5, pc}
  40164a:	fa21 f004 	lsr.w	r0, r1, r4
  40164e:	4629      	mov	r1, r5
  401650:	bd30      	pop	{r4, r5, pc}
  401652:	f094 0f00 	teq	r4, #0
  401656:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40165a:	bf06      	itte	eq
  40165c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401660:	3401      	addeq	r4, #1
  401662:	3d01      	subne	r5, #1
  401664:	e74e      	b.n	401504 <__adddf3+0x8c>
  401666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40166a:	bf18      	it	ne
  40166c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401670:	d029      	beq.n	4016c6 <__adddf3+0x24e>
  401672:	ea94 0f05 	teq	r4, r5
  401676:	bf08      	it	eq
  401678:	ea90 0f02 	teqeq	r0, r2
  40167c:	d005      	beq.n	40168a <__adddf3+0x212>
  40167e:	ea54 0c00 	orrs.w	ip, r4, r0
  401682:	bf04      	itt	eq
  401684:	4619      	moveq	r1, r3
  401686:	4610      	moveq	r0, r2
  401688:	bd30      	pop	{r4, r5, pc}
  40168a:	ea91 0f03 	teq	r1, r3
  40168e:	bf1e      	ittt	ne
  401690:	2100      	movne	r1, #0
  401692:	2000      	movne	r0, #0
  401694:	bd30      	popne	{r4, r5, pc}
  401696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40169a:	d105      	bne.n	4016a8 <__adddf3+0x230>
  40169c:	0040      	lsls	r0, r0, #1
  40169e:	4149      	adcs	r1, r1
  4016a0:	bf28      	it	cs
  4016a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4016a6:	bd30      	pop	{r4, r5, pc}
  4016a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4016ac:	bf3c      	itt	cc
  4016ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4016b2:	bd30      	popcc	{r4, r5, pc}
  4016b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4016b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4016bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4016c0:	f04f 0000 	mov.w	r0, #0
  4016c4:	bd30      	pop	{r4, r5, pc}
  4016c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4016ca:	bf1a      	itte	ne
  4016cc:	4619      	movne	r1, r3
  4016ce:	4610      	movne	r0, r2
  4016d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4016d4:	bf1c      	itt	ne
  4016d6:	460b      	movne	r3, r1
  4016d8:	4602      	movne	r2, r0
  4016da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4016de:	bf06      	itte	eq
  4016e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4016e4:	ea91 0f03 	teqeq	r1, r3
  4016e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4016ec:	bd30      	pop	{r4, r5, pc}
  4016ee:	bf00      	nop

004016f0 <__aeabi_ui2d>:
  4016f0:	f090 0f00 	teq	r0, #0
  4016f4:	bf04      	itt	eq
  4016f6:	2100      	moveq	r1, #0
  4016f8:	4770      	bxeq	lr
  4016fa:	b530      	push	{r4, r5, lr}
  4016fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401700:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401704:	f04f 0500 	mov.w	r5, #0
  401708:	f04f 0100 	mov.w	r1, #0
  40170c:	e750      	b.n	4015b0 <__adddf3+0x138>
  40170e:	bf00      	nop

00401710 <__aeabi_i2d>:
  401710:	f090 0f00 	teq	r0, #0
  401714:	bf04      	itt	eq
  401716:	2100      	moveq	r1, #0
  401718:	4770      	bxeq	lr
  40171a:	b530      	push	{r4, r5, lr}
  40171c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401720:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401724:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401728:	bf48      	it	mi
  40172a:	4240      	negmi	r0, r0
  40172c:	f04f 0100 	mov.w	r1, #0
  401730:	e73e      	b.n	4015b0 <__adddf3+0x138>
  401732:	bf00      	nop

00401734 <__aeabi_f2d>:
  401734:	0042      	lsls	r2, r0, #1
  401736:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40173a:	ea4f 0131 	mov.w	r1, r1, rrx
  40173e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401742:	bf1f      	itttt	ne
  401744:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401748:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40174c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401750:	4770      	bxne	lr
  401752:	f092 0f00 	teq	r2, #0
  401756:	bf14      	ite	ne
  401758:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40175c:	4770      	bxeq	lr
  40175e:	b530      	push	{r4, r5, lr}
  401760:	f44f 7460 	mov.w	r4, #896	; 0x380
  401764:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401768:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40176c:	e720      	b.n	4015b0 <__adddf3+0x138>
  40176e:	bf00      	nop

00401770 <__aeabi_ul2d>:
  401770:	ea50 0201 	orrs.w	r2, r0, r1
  401774:	bf08      	it	eq
  401776:	4770      	bxeq	lr
  401778:	b530      	push	{r4, r5, lr}
  40177a:	f04f 0500 	mov.w	r5, #0
  40177e:	e00a      	b.n	401796 <__aeabi_l2d+0x16>

00401780 <__aeabi_l2d>:
  401780:	ea50 0201 	orrs.w	r2, r0, r1
  401784:	bf08      	it	eq
  401786:	4770      	bxeq	lr
  401788:	b530      	push	{r4, r5, lr}
  40178a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40178e:	d502      	bpl.n	401796 <__aeabi_l2d+0x16>
  401790:	4240      	negs	r0, r0
  401792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401796:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40179a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40179e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4017a2:	f43f aedc 	beq.w	40155e <__adddf3+0xe6>
  4017a6:	f04f 0203 	mov.w	r2, #3
  4017aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4017ae:	bf18      	it	ne
  4017b0:	3203      	addne	r2, #3
  4017b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4017b6:	bf18      	it	ne
  4017b8:	3203      	addne	r2, #3
  4017ba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4017be:	f1c2 0320 	rsb	r3, r2, #32
  4017c2:	fa00 fc03 	lsl.w	ip, r0, r3
  4017c6:	fa20 f002 	lsr.w	r0, r0, r2
  4017ca:	fa01 fe03 	lsl.w	lr, r1, r3
  4017ce:	ea40 000e 	orr.w	r0, r0, lr
  4017d2:	fa21 f102 	lsr.w	r1, r1, r2
  4017d6:	4414      	add	r4, r2
  4017d8:	e6c1      	b.n	40155e <__adddf3+0xe6>
  4017da:	bf00      	nop

004017dc <__aeabi_dmul>:
  4017dc:	b570      	push	{r4, r5, r6, lr}
  4017de:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4017e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4017e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4017ea:	bf1d      	ittte	ne
  4017ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4017f0:	ea94 0f0c 	teqne	r4, ip
  4017f4:	ea95 0f0c 	teqne	r5, ip
  4017f8:	f000 f8de 	bleq	4019b8 <__aeabi_dmul+0x1dc>
  4017fc:	442c      	add	r4, r5
  4017fe:	ea81 0603 	eor.w	r6, r1, r3
  401802:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401806:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40180a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40180e:	bf18      	it	ne
  401810:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401814:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401818:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40181c:	d038      	beq.n	401890 <__aeabi_dmul+0xb4>
  40181e:	fba0 ce02 	umull	ip, lr, r0, r2
  401822:	f04f 0500 	mov.w	r5, #0
  401826:	fbe1 e502 	umlal	lr, r5, r1, r2
  40182a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40182e:	fbe0 e503 	umlal	lr, r5, r0, r3
  401832:	f04f 0600 	mov.w	r6, #0
  401836:	fbe1 5603 	umlal	r5, r6, r1, r3
  40183a:	f09c 0f00 	teq	ip, #0
  40183e:	bf18      	it	ne
  401840:	f04e 0e01 	orrne.w	lr, lr, #1
  401844:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401848:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40184c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401850:	d204      	bcs.n	40185c <__aeabi_dmul+0x80>
  401852:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401856:	416d      	adcs	r5, r5
  401858:	eb46 0606 	adc.w	r6, r6, r6
  40185c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401860:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401864:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401868:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40186c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401870:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401874:	bf88      	it	hi
  401876:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40187a:	d81e      	bhi.n	4018ba <__aeabi_dmul+0xde>
  40187c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401880:	bf08      	it	eq
  401882:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401886:	f150 0000 	adcs.w	r0, r0, #0
  40188a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40188e:	bd70      	pop	{r4, r5, r6, pc}
  401890:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401894:	ea46 0101 	orr.w	r1, r6, r1
  401898:	ea40 0002 	orr.w	r0, r0, r2
  40189c:	ea81 0103 	eor.w	r1, r1, r3
  4018a0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4018a4:	bfc2      	ittt	gt
  4018a6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4018aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4018ae:	bd70      	popgt	{r4, r5, r6, pc}
  4018b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4018b4:	f04f 0e00 	mov.w	lr, #0
  4018b8:	3c01      	subs	r4, #1
  4018ba:	f300 80ab 	bgt.w	401a14 <__aeabi_dmul+0x238>
  4018be:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4018c2:	bfde      	ittt	le
  4018c4:	2000      	movle	r0, #0
  4018c6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4018ca:	bd70      	pople	{r4, r5, r6, pc}
  4018cc:	f1c4 0400 	rsb	r4, r4, #0
  4018d0:	3c20      	subs	r4, #32
  4018d2:	da35      	bge.n	401940 <__aeabi_dmul+0x164>
  4018d4:	340c      	adds	r4, #12
  4018d6:	dc1b      	bgt.n	401910 <__aeabi_dmul+0x134>
  4018d8:	f104 0414 	add.w	r4, r4, #20
  4018dc:	f1c4 0520 	rsb	r5, r4, #32
  4018e0:	fa00 f305 	lsl.w	r3, r0, r5
  4018e4:	fa20 f004 	lsr.w	r0, r0, r4
  4018e8:	fa01 f205 	lsl.w	r2, r1, r5
  4018ec:	ea40 0002 	orr.w	r0, r0, r2
  4018f0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4018f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4018f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4018fc:	fa21 f604 	lsr.w	r6, r1, r4
  401900:	eb42 0106 	adc.w	r1, r2, r6
  401904:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401908:	bf08      	it	eq
  40190a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40190e:	bd70      	pop	{r4, r5, r6, pc}
  401910:	f1c4 040c 	rsb	r4, r4, #12
  401914:	f1c4 0520 	rsb	r5, r4, #32
  401918:	fa00 f304 	lsl.w	r3, r0, r4
  40191c:	fa20 f005 	lsr.w	r0, r0, r5
  401920:	fa01 f204 	lsl.w	r2, r1, r4
  401924:	ea40 0002 	orr.w	r0, r0, r2
  401928:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40192c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401930:	f141 0100 	adc.w	r1, r1, #0
  401934:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401938:	bf08      	it	eq
  40193a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40193e:	bd70      	pop	{r4, r5, r6, pc}
  401940:	f1c4 0520 	rsb	r5, r4, #32
  401944:	fa00 f205 	lsl.w	r2, r0, r5
  401948:	ea4e 0e02 	orr.w	lr, lr, r2
  40194c:	fa20 f304 	lsr.w	r3, r0, r4
  401950:	fa01 f205 	lsl.w	r2, r1, r5
  401954:	ea43 0302 	orr.w	r3, r3, r2
  401958:	fa21 f004 	lsr.w	r0, r1, r4
  40195c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401960:	fa21 f204 	lsr.w	r2, r1, r4
  401964:	ea20 0002 	bic.w	r0, r0, r2
  401968:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40196c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401970:	bf08      	it	eq
  401972:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401976:	bd70      	pop	{r4, r5, r6, pc}
  401978:	f094 0f00 	teq	r4, #0
  40197c:	d10f      	bne.n	40199e <__aeabi_dmul+0x1c2>
  40197e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401982:	0040      	lsls	r0, r0, #1
  401984:	eb41 0101 	adc.w	r1, r1, r1
  401988:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40198c:	bf08      	it	eq
  40198e:	3c01      	subeq	r4, #1
  401990:	d0f7      	beq.n	401982 <__aeabi_dmul+0x1a6>
  401992:	ea41 0106 	orr.w	r1, r1, r6
  401996:	f095 0f00 	teq	r5, #0
  40199a:	bf18      	it	ne
  40199c:	4770      	bxne	lr
  40199e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4019a2:	0052      	lsls	r2, r2, #1
  4019a4:	eb43 0303 	adc.w	r3, r3, r3
  4019a8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4019ac:	bf08      	it	eq
  4019ae:	3d01      	subeq	r5, #1
  4019b0:	d0f7      	beq.n	4019a2 <__aeabi_dmul+0x1c6>
  4019b2:	ea43 0306 	orr.w	r3, r3, r6
  4019b6:	4770      	bx	lr
  4019b8:	ea94 0f0c 	teq	r4, ip
  4019bc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4019c0:	bf18      	it	ne
  4019c2:	ea95 0f0c 	teqne	r5, ip
  4019c6:	d00c      	beq.n	4019e2 <__aeabi_dmul+0x206>
  4019c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4019cc:	bf18      	it	ne
  4019ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4019d2:	d1d1      	bne.n	401978 <__aeabi_dmul+0x19c>
  4019d4:	ea81 0103 	eor.w	r1, r1, r3
  4019d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4019dc:	f04f 0000 	mov.w	r0, #0
  4019e0:	bd70      	pop	{r4, r5, r6, pc}
  4019e2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4019e6:	bf06      	itte	eq
  4019e8:	4610      	moveq	r0, r2
  4019ea:	4619      	moveq	r1, r3
  4019ec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4019f0:	d019      	beq.n	401a26 <__aeabi_dmul+0x24a>
  4019f2:	ea94 0f0c 	teq	r4, ip
  4019f6:	d102      	bne.n	4019fe <__aeabi_dmul+0x222>
  4019f8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4019fc:	d113      	bne.n	401a26 <__aeabi_dmul+0x24a>
  4019fe:	ea95 0f0c 	teq	r5, ip
  401a02:	d105      	bne.n	401a10 <__aeabi_dmul+0x234>
  401a04:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401a08:	bf1c      	itt	ne
  401a0a:	4610      	movne	r0, r2
  401a0c:	4619      	movne	r1, r3
  401a0e:	d10a      	bne.n	401a26 <__aeabi_dmul+0x24a>
  401a10:	ea81 0103 	eor.w	r1, r1, r3
  401a14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401a18:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401a1c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401a20:	f04f 0000 	mov.w	r0, #0
  401a24:	bd70      	pop	{r4, r5, r6, pc}
  401a26:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401a2a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401a2e:	bd70      	pop	{r4, r5, r6, pc}

00401a30 <__aeabi_ddiv>:
  401a30:	b570      	push	{r4, r5, r6, lr}
  401a32:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401a36:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401a3a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401a3e:	bf1d      	ittte	ne
  401a40:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401a44:	ea94 0f0c 	teqne	r4, ip
  401a48:	ea95 0f0c 	teqne	r5, ip
  401a4c:	f000 f8a7 	bleq	401b9e <__aeabi_ddiv+0x16e>
  401a50:	eba4 0405 	sub.w	r4, r4, r5
  401a54:	ea81 0e03 	eor.w	lr, r1, r3
  401a58:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401a5c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401a60:	f000 8088 	beq.w	401b74 <__aeabi_ddiv+0x144>
  401a64:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401a68:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401a6c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401a70:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401a74:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401a78:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401a7c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401a80:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401a84:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401a88:	429d      	cmp	r5, r3
  401a8a:	bf08      	it	eq
  401a8c:	4296      	cmpeq	r6, r2
  401a8e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401a92:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401a96:	d202      	bcs.n	401a9e <__aeabi_ddiv+0x6e>
  401a98:	085b      	lsrs	r3, r3, #1
  401a9a:	ea4f 0232 	mov.w	r2, r2, rrx
  401a9e:	1ab6      	subs	r6, r6, r2
  401aa0:	eb65 0503 	sbc.w	r5, r5, r3
  401aa4:	085b      	lsrs	r3, r3, #1
  401aa6:	ea4f 0232 	mov.w	r2, r2, rrx
  401aaa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401aae:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401ab2:	ebb6 0e02 	subs.w	lr, r6, r2
  401ab6:	eb75 0e03 	sbcs.w	lr, r5, r3
  401aba:	bf22      	ittt	cs
  401abc:	1ab6      	subcs	r6, r6, r2
  401abe:	4675      	movcs	r5, lr
  401ac0:	ea40 000c 	orrcs.w	r0, r0, ip
  401ac4:	085b      	lsrs	r3, r3, #1
  401ac6:	ea4f 0232 	mov.w	r2, r2, rrx
  401aca:	ebb6 0e02 	subs.w	lr, r6, r2
  401ace:	eb75 0e03 	sbcs.w	lr, r5, r3
  401ad2:	bf22      	ittt	cs
  401ad4:	1ab6      	subcs	r6, r6, r2
  401ad6:	4675      	movcs	r5, lr
  401ad8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401adc:	085b      	lsrs	r3, r3, #1
  401ade:	ea4f 0232 	mov.w	r2, r2, rrx
  401ae2:	ebb6 0e02 	subs.w	lr, r6, r2
  401ae6:	eb75 0e03 	sbcs.w	lr, r5, r3
  401aea:	bf22      	ittt	cs
  401aec:	1ab6      	subcs	r6, r6, r2
  401aee:	4675      	movcs	r5, lr
  401af0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401af4:	085b      	lsrs	r3, r3, #1
  401af6:	ea4f 0232 	mov.w	r2, r2, rrx
  401afa:	ebb6 0e02 	subs.w	lr, r6, r2
  401afe:	eb75 0e03 	sbcs.w	lr, r5, r3
  401b02:	bf22      	ittt	cs
  401b04:	1ab6      	subcs	r6, r6, r2
  401b06:	4675      	movcs	r5, lr
  401b08:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401b0c:	ea55 0e06 	orrs.w	lr, r5, r6
  401b10:	d018      	beq.n	401b44 <__aeabi_ddiv+0x114>
  401b12:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401b16:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401b1a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401b1e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401b22:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401b26:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401b2a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401b2e:	d1c0      	bne.n	401ab2 <__aeabi_ddiv+0x82>
  401b30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b34:	d10b      	bne.n	401b4e <__aeabi_ddiv+0x11e>
  401b36:	ea41 0100 	orr.w	r1, r1, r0
  401b3a:	f04f 0000 	mov.w	r0, #0
  401b3e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401b42:	e7b6      	b.n	401ab2 <__aeabi_ddiv+0x82>
  401b44:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b48:	bf04      	itt	eq
  401b4a:	4301      	orreq	r1, r0
  401b4c:	2000      	moveq	r0, #0
  401b4e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401b52:	bf88      	it	hi
  401b54:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401b58:	f63f aeaf 	bhi.w	4018ba <__aeabi_dmul+0xde>
  401b5c:	ebb5 0c03 	subs.w	ip, r5, r3
  401b60:	bf04      	itt	eq
  401b62:	ebb6 0c02 	subseq.w	ip, r6, r2
  401b66:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401b6a:	f150 0000 	adcs.w	r0, r0, #0
  401b6e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401b72:	bd70      	pop	{r4, r5, r6, pc}
  401b74:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401b78:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401b7c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401b80:	bfc2      	ittt	gt
  401b82:	ebd4 050c 	rsbsgt	r5, r4, ip
  401b86:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401b8a:	bd70      	popgt	{r4, r5, r6, pc}
  401b8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401b90:	f04f 0e00 	mov.w	lr, #0
  401b94:	3c01      	subs	r4, #1
  401b96:	e690      	b.n	4018ba <__aeabi_dmul+0xde>
  401b98:	ea45 0e06 	orr.w	lr, r5, r6
  401b9c:	e68d      	b.n	4018ba <__aeabi_dmul+0xde>
  401b9e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401ba2:	ea94 0f0c 	teq	r4, ip
  401ba6:	bf08      	it	eq
  401ba8:	ea95 0f0c 	teqeq	r5, ip
  401bac:	f43f af3b 	beq.w	401a26 <__aeabi_dmul+0x24a>
  401bb0:	ea94 0f0c 	teq	r4, ip
  401bb4:	d10a      	bne.n	401bcc <__aeabi_ddiv+0x19c>
  401bb6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401bba:	f47f af34 	bne.w	401a26 <__aeabi_dmul+0x24a>
  401bbe:	ea95 0f0c 	teq	r5, ip
  401bc2:	f47f af25 	bne.w	401a10 <__aeabi_dmul+0x234>
  401bc6:	4610      	mov	r0, r2
  401bc8:	4619      	mov	r1, r3
  401bca:	e72c      	b.n	401a26 <__aeabi_dmul+0x24a>
  401bcc:	ea95 0f0c 	teq	r5, ip
  401bd0:	d106      	bne.n	401be0 <__aeabi_ddiv+0x1b0>
  401bd2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401bd6:	f43f aefd 	beq.w	4019d4 <__aeabi_dmul+0x1f8>
  401bda:	4610      	mov	r0, r2
  401bdc:	4619      	mov	r1, r3
  401bde:	e722      	b.n	401a26 <__aeabi_dmul+0x24a>
  401be0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401be4:	bf18      	it	ne
  401be6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401bea:	f47f aec5 	bne.w	401978 <__aeabi_dmul+0x19c>
  401bee:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401bf2:	f47f af0d 	bne.w	401a10 <__aeabi_dmul+0x234>
  401bf6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401bfa:	f47f aeeb 	bne.w	4019d4 <__aeabi_dmul+0x1f8>
  401bfe:	e712      	b.n	401a26 <__aeabi_dmul+0x24a>

00401c00 <__aeabi_d2f>:
  401c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401c04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  401c08:	bf24      	itt	cs
  401c0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  401c0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  401c12:	d90d      	bls.n	401c30 <__aeabi_d2f+0x30>
  401c14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  401c18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  401c1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  401c20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  401c24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  401c28:	bf08      	it	eq
  401c2a:	f020 0001 	biceq.w	r0, r0, #1
  401c2e:	4770      	bx	lr
  401c30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  401c34:	d121      	bne.n	401c7a <__aeabi_d2f+0x7a>
  401c36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  401c3a:	bfbc      	itt	lt
  401c3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  401c40:	4770      	bxlt	lr
  401c42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401c46:	ea4f 5252 	mov.w	r2, r2, lsr #21
  401c4a:	f1c2 0218 	rsb	r2, r2, #24
  401c4e:	f1c2 0c20 	rsb	ip, r2, #32
  401c52:	fa10 f30c 	lsls.w	r3, r0, ip
  401c56:	fa20 f002 	lsr.w	r0, r0, r2
  401c5a:	bf18      	it	ne
  401c5c:	f040 0001 	orrne.w	r0, r0, #1
  401c60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401c64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  401c68:	fa03 fc0c 	lsl.w	ip, r3, ip
  401c6c:	ea40 000c 	orr.w	r0, r0, ip
  401c70:	fa23 f302 	lsr.w	r3, r3, r2
  401c74:	ea4f 0343 	mov.w	r3, r3, lsl #1
  401c78:	e7cc      	b.n	401c14 <__aeabi_d2f+0x14>
  401c7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  401c7e:	d107      	bne.n	401c90 <__aeabi_d2f+0x90>
  401c80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  401c84:	bf1e      	ittt	ne
  401c86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  401c8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  401c8e:	4770      	bxne	lr
  401c90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  401c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  401c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  401c9c:	4770      	bx	lr
  401c9e:	bf00      	nop

00401ca0 <__libc_init_array>:
  401ca0:	b570      	push	{r4, r5, r6, lr}
  401ca2:	4e0f      	ldr	r6, [pc, #60]	; (401ce0 <__libc_init_array+0x40>)
  401ca4:	4d0f      	ldr	r5, [pc, #60]	; (401ce4 <__libc_init_array+0x44>)
  401ca6:	1b76      	subs	r6, r6, r5
  401ca8:	10b6      	asrs	r6, r6, #2
  401caa:	bf18      	it	ne
  401cac:	2400      	movne	r4, #0
  401cae:	d005      	beq.n	401cbc <__libc_init_array+0x1c>
  401cb0:	3401      	adds	r4, #1
  401cb2:	f855 3b04 	ldr.w	r3, [r5], #4
  401cb6:	4798      	blx	r3
  401cb8:	42a6      	cmp	r6, r4
  401cba:	d1f9      	bne.n	401cb0 <__libc_init_array+0x10>
  401cbc:	4e0a      	ldr	r6, [pc, #40]	; (401ce8 <__libc_init_array+0x48>)
  401cbe:	4d0b      	ldr	r5, [pc, #44]	; (401cec <__libc_init_array+0x4c>)
  401cc0:	1b76      	subs	r6, r6, r5
  401cc2:	f004 ff19 	bl	406af8 <_init>
  401cc6:	10b6      	asrs	r6, r6, #2
  401cc8:	bf18      	it	ne
  401cca:	2400      	movne	r4, #0
  401ccc:	d006      	beq.n	401cdc <__libc_init_array+0x3c>
  401cce:	3401      	adds	r4, #1
  401cd0:	f855 3b04 	ldr.w	r3, [r5], #4
  401cd4:	4798      	blx	r3
  401cd6:	42a6      	cmp	r6, r4
  401cd8:	d1f9      	bne.n	401cce <__libc_init_array+0x2e>
  401cda:	bd70      	pop	{r4, r5, r6, pc}
  401cdc:	bd70      	pop	{r4, r5, r6, pc}
  401cde:	bf00      	nop
  401ce0:	00406b04 	.word	0x00406b04
  401ce4:	00406b04 	.word	0x00406b04
  401ce8:	00406b0c 	.word	0x00406b0c
  401cec:	00406b04 	.word	0x00406b04

00401cf0 <memset>:
  401cf0:	b470      	push	{r4, r5, r6}
  401cf2:	0786      	lsls	r6, r0, #30
  401cf4:	d046      	beq.n	401d84 <memset+0x94>
  401cf6:	1e54      	subs	r4, r2, #1
  401cf8:	2a00      	cmp	r2, #0
  401cfa:	d041      	beq.n	401d80 <memset+0x90>
  401cfc:	b2ca      	uxtb	r2, r1
  401cfe:	4603      	mov	r3, r0
  401d00:	e002      	b.n	401d08 <memset+0x18>
  401d02:	f114 34ff 	adds.w	r4, r4, #4294967295
  401d06:	d33b      	bcc.n	401d80 <memset+0x90>
  401d08:	f803 2b01 	strb.w	r2, [r3], #1
  401d0c:	079d      	lsls	r5, r3, #30
  401d0e:	d1f8      	bne.n	401d02 <memset+0x12>
  401d10:	2c03      	cmp	r4, #3
  401d12:	d92e      	bls.n	401d72 <memset+0x82>
  401d14:	b2cd      	uxtb	r5, r1
  401d16:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401d1a:	2c0f      	cmp	r4, #15
  401d1c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401d20:	d919      	bls.n	401d56 <memset+0x66>
  401d22:	f103 0210 	add.w	r2, r3, #16
  401d26:	4626      	mov	r6, r4
  401d28:	3e10      	subs	r6, #16
  401d2a:	2e0f      	cmp	r6, #15
  401d2c:	f842 5c10 	str.w	r5, [r2, #-16]
  401d30:	f842 5c0c 	str.w	r5, [r2, #-12]
  401d34:	f842 5c08 	str.w	r5, [r2, #-8]
  401d38:	f842 5c04 	str.w	r5, [r2, #-4]
  401d3c:	f102 0210 	add.w	r2, r2, #16
  401d40:	d8f2      	bhi.n	401d28 <memset+0x38>
  401d42:	f1a4 0210 	sub.w	r2, r4, #16
  401d46:	f022 020f 	bic.w	r2, r2, #15
  401d4a:	f004 040f 	and.w	r4, r4, #15
  401d4e:	3210      	adds	r2, #16
  401d50:	2c03      	cmp	r4, #3
  401d52:	4413      	add	r3, r2
  401d54:	d90d      	bls.n	401d72 <memset+0x82>
  401d56:	461e      	mov	r6, r3
  401d58:	4622      	mov	r2, r4
  401d5a:	3a04      	subs	r2, #4
  401d5c:	2a03      	cmp	r2, #3
  401d5e:	f846 5b04 	str.w	r5, [r6], #4
  401d62:	d8fa      	bhi.n	401d5a <memset+0x6a>
  401d64:	1f22      	subs	r2, r4, #4
  401d66:	f022 0203 	bic.w	r2, r2, #3
  401d6a:	3204      	adds	r2, #4
  401d6c:	4413      	add	r3, r2
  401d6e:	f004 0403 	and.w	r4, r4, #3
  401d72:	b12c      	cbz	r4, 401d80 <memset+0x90>
  401d74:	b2c9      	uxtb	r1, r1
  401d76:	441c      	add	r4, r3
  401d78:	f803 1b01 	strb.w	r1, [r3], #1
  401d7c:	429c      	cmp	r4, r3
  401d7e:	d1fb      	bne.n	401d78 <memset+0x88>
  401d80:	bc70      	pop	{r4, r5, r6}
  401d82:	4770      	bx	lr
  401d84:	4614      	mov	r4, r2
  401d86:	4603      	mov	r3, r0
  401d88:	e7c2      	b.n	401d10 <memset+0x20>
  401d8a:	bf00      	nop

00401d8c <sprintf>:
  401d8c:	b40e      	push	{r1, r2, r3}
  401d8e:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d90:	b09c      	sub	sp, #112	; 0x70
  401d92:	ab21      	add	r3, sp, #132	; 0x84
  401d94:	490f      	ldr	r1, [pc, #60]	; (401dd4 <sprintf+0x48>)
  401d96:	f853 2b04 	ldr.w	r2, [r3], #4
  401d9a:	9301      	str	r3, [sp, #4]
  401d9c:	4605      	mov	r5, r0
  401d9e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401da2:	6808      	ldr	r0, [r1, #0]
  401da4:	9502      	str	r5, [sp, #8]
  401da6:	f44f 7702 	mov.w	r7, #520	; 0x208
  401daa:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401dae:	a902      	add	r1, sp, #8
  401db0:	9506      	str	r5, [sp, #24]
  401db2:	f8ad 7014 	strh.w	r7, [sp, #20]
  401db6:	9404      	str	r4, [sp, #16]
  401db8:	9407      	str	r4, [sp, #28]
  401dba:	f8ad 6016 	strh.w	r6, [sp, #22]
  401dbe:	f000 f80b 	bl	401dd8 <_svfprintf_r>
  401dc2:	9b02      	ldr	r3, [sp, #8]
  401dc4:	2200      	movs	r2, #0
  401dc6:	701a      	strb	r2, [r3, #0]
  401dc8:	b01c      	add	sp, #112	; 0x70
  401dca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401dce:	b003      	add	sp, #12
  401dd0:	4770      	bx	lr
  401dd2:	bf00      	nop
  401dd4:	20400028 	.word	0x20400028

00401dd8 <_svfprintf_r>:
  401dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ddc:	b0c3      	sub	sp, #268	; 0x10c
  401dde:	460c      	mov	r4, r1
  401de0:	910b      	str	r1, [sp, #44]	; 0x2c
  401de2:	4692      	mov	sl, r2
  401de4:	930f      	str	r3, [sp, #60]	; 0x3c
  401de6:	900c      	str	r0, [sp, #48]	; 0x30
  401de8:	f002 fa0e 	bl	404208 <_localeconv_r>
  401dec:	6803      	ldr	r3, [r0, #0]
  401dee:	931a      	str	r3, [sp, #104]	; 0x68
  401df0:	4618      	mov	r0, r3
  401df2:	f003 f8e5 	bl	404fc0 <strlen>
  401df6:	89a3      	ldrh	r3, [r4, #12]
  401df8:	9019      	str	r0, [sp, #100]	; 0x64
  401dfa:	0619      	lsls	r1, r3, #24
  401dfc:	d503      	bpl.n	401e06 <_svfprintf_r+0x2e>
  401dfe:	6923      	ldr	r3, [r4, #16]
  401e00:	2b00      	cmp	r3, #0
  401e02:	f001 8003 	beq.w	402e0c <_svfprintf_r+0x1034>
  401e06:	2300      	movs	r3, #0
  401e08:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401e0c:	9313      	str	r3, [sp, #76]	; 0x4c
  401e0e:	9315      	str	r3, [sp, #84]	; 0x54
  401e10:	9314      	str	r3, [sp, #80]	; 0x50
  401e12:	9327      	str	r3, [sp, #156]	; 0x9c
  401e14:	9326      	str	r3, [sp, #152]	; 0x98
  401e16:	9318      	str	r3, [sp, #96]	; 0x60
  401e18:	931b      	str	r3, [sp, #108]	; 0x6c
  401e1a:	9309      	str	r3, [sp, #36]	; 0x24
  401e1c:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401e20:	46c8      	mov	r8, r9
  401e22:	9316      	str	r3, [sp, #88]	; 0x58
  401e24:	9317      	str	r3, [sp, #92]	; 0x5c
  401e26:	f89a 3000 	ldrb.w	r3, [sl]
  401e2a:	4654      	mov	r4, sl
  401e2c:	b1e3      	cbz	r3, 401e68 <_svfprintf_r+0x90>
  401e2e:	2b25      	cmp	r3, #37	; 0x25
  401e30:	d102      	bne.n	401e38 <_svfprintf_r+0x60>
  401e32:	e019      	b.n	401e68 <_svfprintf_r+0x90>
  401e34:	2b25      	cmp	r3, #37	; 0x25
  401e36:	d003      	beq.n	401e40 <_svfprintf_r+0x68>
  401e38:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401e3c:	2b00      	cmp	r3, #0
  401e3e:	d1f9      	bne.n	401e34 <_svfprintf_r+0x5c>
  401e40:	eba4 050a 	sub.w	r5, r4, sl
  401e44:	b185      	cbz	r5, 401e68 <_svfprintf_r+0x90>
  401e46:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e48:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401e4a:	f8c8 a000 	str.w	sl, [r8]
  401e4e:	3301      	adds	r3, #1
  401e50:	442a      	add	r2, r5
  401e52:	2b07      	cmp	r3, #7
  401e54:	f8c8 5004 	str.w	r5, [r8, #4]
  401e58:	9227      	str	r2, [sp, #156]	; 0x9c
  401e5a:	9326      	str	r3, [sp, #152]	; 0x98
  401e5c:	dc7f      	bgt.n	401f5e <_svfprintf_r+0x186>
  401e5e:	f108 0808 	add.w	r8, r8, #8
  401e62:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e64:	442b      	add	r3, r5
  401e66:	9309      	str	r3, [sp, #36]	; 0x24
  401e68:	7823      	ldrb	r3, [r4, #0]
  401e6a:	2b00      	cmp	r3, #0
  401e6c:	d07f      	beq.n	401f6e <_svfprintf_r+0x196>
  401e6e:	2300      	movs	r3, #0
  401e70:	461a      	mov	r2, r3
  401e72:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401e76:	4619      	mov	r1, r3
  401e78:	930d      	str	r3, [sp, #52]	; 0x34
  401e7a:	469b      	mov	fp, r3
  401e7c:	f04f 30ff 	mov.w	r0, #4294967295
  401e80:	7863      	ldrb	r3, [r4, #1]
  401e82:	900a      	str	r0, [sp, #40]	; 0x28
  401e84:	f104 0a01 	add.w	sl, r4, #1
  401e88:	f10a 0a01 	add.w	sl, sl, #1
  401e8c:	f1a3 0020 	sub.w	r0, r3, #32
  401e90:	2858      	cmp	r0, #88	; 0x58
  401e92:	f200 83c1 	bhi.w	402618 <_svfprintf_r+0x840>
  401e96:	e8df f010 	tbh	[pc, r0, lsl #1]
  401e9a:	0238      	.short	0x0238
  401e9c:	03bf03bf 	.word	0x03bf03bf
  401ea0:	03bf0240 	.word	0x03bf0240
  401ea4:	03bf03bf 	.word	0x03bf03bf
  401ea8:	03bf03bf 	.word	0x03bf03bf
  401eac:	024503bf 	.word	0x024503bf
  401eb0:	03bf0203 	.word	0x03bf0203
  401eb4:	026b005d 	.word	0x026b005d
  401eb8:	028603bf 	.word	0x028603bf
  401ebc:	039d039d 	.word	0x039d039d
  401ec0:	039d039d 	.word	0x039d039d
  401ec4:	039d039d 	.word	0x039d039d
  401ec8:	039d039d 	.word	0x039d039d
  401ecc:	03bf039d 	.word	0x03bf039d
  401ed0:	03bf03bf 	.word	0x03bf03bf
  401ed4:	03bf03bf 	.word	0x03bf03bf
  401ed8:	03bf03bf 	.word	0x03bf03bf
  401edc:	03bf03bf 	.word	0x03bf03bf
  401ee0:	033703bf 	.word	0x033703bf
  401ee4:	03bf0357 	.word	0x03bf0357
  401ee8:	03bf0357 	.word	0x03bf0357
  401eec:	03bf03bf 	.word	0x03bf03bf
  401ef0:	039803bf 	.word	0x039803bf
  401ef4:	03bf03bf 	.word	0x03bf03bf
  401ef8:	03bf03ad 	.word	0x03bf03ad
  401efc:	03bf03bf 	.word	0x03bf03bf
  401f00:	03bf03bf 	.word	0x03bf03bf
  401f04:	03bf0259 	.word	0x03bf0259
  401f08:	031e03bf 	.word	0x031e03bf
  401f0c:	03bf03bf 	.word	0x03bf03bf
  401f10:	03bf03bf 	.word	0x03bf03bf
  401f14:	03bf03bf 	.word	0x03bf03bf
  401f18:	03bf03bf 	.word	0x03bf03bf
  401f1c:	03bf03bf 	.word	0x03bf03bf
  401f20:	02db02c6 	.word	0x02db02c6
  401f24:	03570357 	.word	0x03570357
  401f28:	028b0357 	.word	0x028b0357
  401f2c:	03bf02db 	.word	0x03bf02db
  401f30:	029003bf 	.word	0x029003bf
  401f34:	029d03bf 	.word	0x029d03bf
  401f38:	02b401cc 	.word	0x02b401cc
  401f3c:	03bf0208 	.word	0x03bf0208
  401f40:	03bf01e1 	.word	0x03bf01e1
  401f44:	03bf007e 	.word	0x03bf007e
  401f48:	020d03bf 	.word	0x020d03bf
  401f4c:	980d      	ldr	r0, [sp, #52]	; 0x34
  401f4e:	930f      	str	r3, [sp, #60]	; 0x3c
  401f50:	4240      	negs	r0, r0
  401f52:	900d      	str	r0, [sp, #52]	; 0x34
  401f54:	f04b 0b04 	orr.w	fp, fp, #4
  401f58:	f89a 3000 	ldrb.w	r3, [sl]
  401f5c:	e794      	b.n	401e88 <_svfprintf_r+0xb0>
  401f5e:	aa25      	add	r2, sp, #148	; 0x94
  401f60:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f62:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f64:	f003 f89a 	bl	40509c <__ssprint_r>
  401f68:	b940      	cbnz	r0, 401f7c <_svfprintf_r+0x1a4>
  401f6a:	46c8      	mov	r8, r9
  401f6c:	e779      	b.n	401e62 <_svfprintf_r+0x8a>
  401f6e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401f70:	b123      	cbz	r3, 401f7c <_svfprintf_r+0x1a4>
  401f72:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f76:	aa25      	add	r2, sp, #148	; 0x94
  401f78:	f003 f890 	bl	40509c <__ssprint_r>
  401f7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401f7e:	899b      	ldrh	r3, [r3, #12]
  401f80:	f013 0f40 	tst.w	r3, #64	; 0x40
  401f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f86:	bf18      	it	ne
  401f88:	f04f 33ff 	movne.w	r3, #4294967295
  401f8c:	9309      	str	r3, [sp, #36]	; 0x24
  401f8e:	9809      	ldr	r0, [sp, #36]	; 0x24
  401f90:	b043      	add	sp, #268	; 0x10c
  401f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f96:	f01b 0f20 	tst.w	fp, #32
  401f9a:	9311      	str	r3, [sp, #68]	; 0x44
  401f9c:	f040 81dd 	bne.w	40235a <_svfprintf_r+0x582>
  401fa0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401fa2:	f01b 0f10 	tst.w	fp, #16
  401fa6:	4613      	mov	r3, r2
  401fa8:	f040 856e 	bne.w	402a88 <_svfprintf_r+0xcb0>
  401fac:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401fb0:	f000 856a 	beq.w	402a88 <_svfprintf_r+0xcb0>
  401fb4:	8814      	ldrh	r4, [r2, #0]
  401fb6:	3204      	adds	r2, #4
  401fb8:	2500      	movs	r5, #0
  401fba:	2301      	movs	r3, #1
  401fbc:	920f      	str	r2, [sp, #60]	; 0x3c
  401fbe:	2700      	movs	r7, #0
  401fc0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401fc4:	990a      	ldr	r1, [sp, #40]	; 0x28
  401fc6:	1c4a      	adds	r2, r1, #1
  401fc8:	f000 8265 	beq.w	402496 <_svfprintf_r+0x6be>
  401fcc:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401fd0:	9207      	str	r2, [sp, #28]
  401fd2:	ea54 0205 	orrs.w	r2, r4, r5
  401fd6:	f040 8264 	bne.w	4024a2 <_svfprintf_r+0x6ca>
  401fda:	2900      	cmp	r1, #0
  401fdc:	f040 843c 	bne.w	402858 <_svfprintf_r+0xa80>
  401fe0:	2b00      	cmp	r3, #0
  401fe2:	f040 84d7 	bne.w	402994 <_svfprintf_r+0xbbc>
  401fe6:	f01b 0301 	ands.w	r3, fp, #1
  401fea:	930e      	str	r3, [sp, #56]	; 0x38
  401fec:	f000 8604 	beq.w	402bf8 <_svfprintf_r+0xe20>
  401ff0:	ae42      	add	r6, sp, #264	; 0x108
  401ff2:	2330      	movs	r3, #48	; 0x30
  401ff4:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ffa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401ffc:	4293      	cmp	r3, r2
  401ffe:	bfb8      	it	lt
  402000:	4613      	movlt	r3, r2
  402002:	9308      	str	r3, [sp, #32]
  402004:	2300      	movs	r3, #0
  402006:	9312      	str	r3, [sp, #72]	; 0x48
  402008:	b117      	cbz	r7, 402010 <_svfprintf_r+0x238>
  40200a:	9b08      	ldr	r3, [sp, #32]
  40200c:	3301      	adds	r3, #1
  40200e:	9308      	str	r3, [sp, #32]
  402010:	9b07      	ldr	r3, [sp, #28]
  402012:	f013 0302 	ands.w	r3, r3, #2
  402016:	9310      	str	r3, [sp, #64]	; 0x40
  402018:	d002      	beq.n	402020 <_svfprintf_r+0x248>
  40201a:	9b08      	ldr	r3, [sp, #32]
  40201c:	3302      	adds	r3, #2
  40201e:	9308      	str	r3, [sp, #32]
  402020:	9b07      	ldr	r3, [sp, #28]
  402022:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402026:	f040 830e 	bne.w	402646 <_svfprintf_r+0x86e>
  40202a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40202c:	9a08      	ldr	r2, [sp, #32]
  40202e:	eba3 0b02 	sub.w	fp, r3, r2
  402032:	f1bb 0f00 	cmp.w	fp, #0
  402036:	f340 8306 	ble.w	402646 <_svfprintf_r+0x86e>
  40203a:	f1bb 0f10 	cmp.w	fp, #16
  40203e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402040:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402042:	dd29      	ble.n	402098 <_svfprintf_r+0x2c0>
  402044:	4643      	mov	r3, r8
  402046:	4621      	mov	r1, r4
  402048:	46a8      	mov	r8, r5
  40204a:	2710      	movs	r7, #16
  40204c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40204e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402050:	e006      	b.n	402060 <_svfprintf_r+0x288>
  402052:	f1ab 0b10 	sub.w	fp, fp, #16
  402056:	f1bb 0f10 	cmp.w	fp, #16
  40205a:	f103 0308 	add.w	r3, r3, #8
  40205e:	dd18      	ble.n	402092 <_svfprintf_r+0x2ba>
  402060:	3201      	adds	r2, #1
  402062:	48b7      	ldr	r0, [pc, #732]	; (402340 <_svfprintf_r+0x568>)
  402064:	9226      	str	r2, [sp, #152]	; 0x98
  402066:	3110      	adds	r1, #16
  402068:	2a07      	cmp	r2, #7
  40206a:	9127      	str	r1, [sp, #156]	; 0x9c
  40206c:	e883 0081 	stmia.w	r3, {r0, r7}
  402070:	ddef      	ble.n	402052 <_svfprintf_r+0x27a>
  402072:	aa25      	add	r2, sp, #148	; 0x94
  402074:	4629      	mov	r1, r5
  402076:	4620      	mov	r0, r4
  402078:	f003 f810 	bl	40509c <__ssprint_r>
  40207c:	2800      	cmp	r0, #0
  40207e:	f47f af7d 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402082:	f1ab 0b10 	sub.w	fp, fp, #16
  402086:	f1bb 0f10 	cmp.w	fp, #16
  40208a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40208c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40208e:	464b      	mov	r3, r9
  402090:	dce6      	bgt.n	402060 <_svfprintf_r+0x288>
  402092:	4645      	mov	r5, r8
  402094:	460c      	mov	r4, r1
  402096:	4698      	mov	r8, r3
  402098:	3201      	adds	r2, #1
  40209a:	4ba9      	ldr	r3, [pc, #676]	; (402340 <_svfprintf_r+0x568>)
  40209c:	9226      	str	r2, [sp, #152]	; 0x98
  40209e:	445c      	add	r4, fp
  4020a0:	2a07      	cmp	r2, #7
  4020a2:	9427      	str	r4, [sp, #156]	; 0x9c
  4020a4:	e888 0808 	stmia.w	r8, {r3, fp}
  4020a8:	f300 8498 	bgt.w	4029dc <_svfprintf_r+0xc04>
  4020ac:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4020b0:	f108 0808 	add.w	r8, r8, #8
  4020b4:	b177      	cbz	r7, 4020d4 <_svfprintf_r+0x2fc>
  4020b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020b8:	3301      	adds	r3, #1
  4020ba:	3401      	adds	r4, #1
  4020bc:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4020c0:	2201      	movs	r2, #1
  4020c2:	2b07      	cmp	r3, #7
  4020c4:	9427      	str	r4, [sp, #156]	; 0x9c
  4020c6:	9326      	str	r3, [sp, #152]	; 0x98
  4020c8:	e888 0006 	stmia.w	r8, {r1, r2}
  4020cc:	f300 83db 	bgt.w	402886 <_svfprintf_r+0xaae>
  4020d0:	f108 0808 	add.w	r8, r8, #8
  4020d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4020d6:	b16b      	cbz	r3, 4020f4 <_svfprintf_r+0x31c>
  4020d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020da:	3301      	adds	r3, #1
  4020dc:	3402      	adds	r4, #2
  4020de:	a91e      	add	r1, sp, #120	; 0x78
  4020e0:	2202      	movs	r2, #2
  4020e2:	2b07      	cmp	r3, #7
  4020e4:	9427      	str	r4, [sp, #156]	; 0x9c
  4020e6:	9326      	str	r3, [sp, #152]	; 0x98
  4020e8:	e888 0006 	stmia.w	r8, {r1, r2}
  4020ec:	f300 83d6 	bgt.w	40289c <_svfprintf_r+0xac4>
  4020f0:	f108 0808 	add.w	r8, r8, #8
  4020f4:	2d80      	cmp	r5, #128	; 0x80
  4020f6:	f000 8315 	beq.w	402724 <_svfprintf_r+0x94c>
  4020fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4020fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4020fe:	1a9f      	subs	r7, r3, r2
  402100:	2f00      	cmp	r7, #0
  402102:	dd36      	ble.n	402172 <_svfprintf_r+0x39a>
  402104:	2f10      	cmp	r7, #16
  402106:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402108:	4d8e      	ldr	r5, [pc, #568]	; (402344 <_svfprintf_r+0x56c>)
  40210a:	dd27      	ble.n	40215c <_svfprintf_r+0x384>
  40210c:	4642      	mov	r2, r8
  40210e:	4621      	mov	r1, r4
  402110:	46b0      	mov	r8, r6
  402112:	f04f 0b10 	mov.w	fp, #16
  402116:	462e      	mov	r6, r5
  402118:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40211a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40211c:	e004      	b.n	402128 <_svfprintf_r+0x350>
  40211e:	3f10      	subs	r7, #16
  402120:	2f10      	cmp	r7, #16
  402122:	f102 0208 	add.w	r2, r2, #8
  402126:	dd15      	ble.n	402154 <_svfprintf_r+0x37c>
  402128:	3301      	adds	r3, #1
  40212a:	3110      	adds	r1, #16
  40212c:	2b07      	cmp	r3, #7
  40212e:	9127      	str	r1, [sp, #156]	; 0x9c
  402130:	9326      	str	r3, [sp, #152]	; 0x98
  402132:	e882 0840 	stmia.w	r2, {r6, fp}
  402136:	ddf2      	ble.n	40211e <_svfprintf_r+0x346>
  402138:	aa25      	add	r2, sp, #148	; 0x94
  40213a:	4629      	mov	r1, r5
  40213c:	4620      	mov	r0, r4
  40213e:	f002 ffad 	bl	40509c <__ssprint_r>
  402142:	2800      	cmp	r0, #0
  402144:	f47f af1a 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402148:	3f10      	subs	r7, #16
  40214a:	2f10      	cmp	r7, #16
  40214c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40214e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402150:	464a      	mov	r2, r9
  402152:	dce9      	bgt.n	402128 <_svfprintf_r+0x350>
  402154:	4635      	mov	r5, r6
  402156:	460c      	mov	r4, r1
  402158:	4646      	mov	r6, r8
  40215a:	4690      	mov	r8, r2
  40215c:	3301      	adds	r3, #1
  40215e:	443c      	add	r4, r7
  402160:	2b07      	cmp	r3, #7
  402162:	9427      	str	r4, [sp, #156]	; 0x9c
  402164:	9326      	str	r3, [sp, #152]	; 0x98
  402166:	e888 00a0 	stmia.w	r8, {r5, r7}
  40216a:	f300 8381 	bgt.w	402870 <_svfprintf_r+0xa98>
  40216e:	f108 0808 	add.w	r8, r8, #8
  402172:	9b07      	ldr	r3, [sp, #28]
  402174:	05df      	lsls	r7, r3, #23
  402176:	f100 8268 	bmi.w	40264a <_svfprintf_r+0x872>
  40217a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40217c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40217e:	f8c8 6000 	str.w	r6, [r8]
  402182:	3301      	adds	r3, #1
  402184:	440c      	add	r4, r1
  402186:	2b07      	cmp	r3, #7
  402188:	9427      	str	r4, [sp, #156]	; 0x9c
  40218a:	f8c8 1004 	str.w	r1, [r8, #4]
  40218e:	9326      	str	r3, [sp, #152]	; 0x98
  402190:	f300 834d 	bgt.w	40282e <_svfprintf_r+0xa56>
  402194:	f108 0808 	add.w	r8, r8, #8
  402198:	9b07      	ldr	r3, [sp, #28]
  40219a:	075b      	lsls	r3, r3, #29
  40219c:	d53a      	bpl.n	402214 <_svfprintf_r+0x43c>
  40219e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4021a0:	9a08      	ldr	r2, [sp, #32]
  4021a2:	1a9d      	subs	r5, r3, r2
  4021a4:	2d00      	cmp	r5, #0
  4021a6:	dd35      	ble.n	402214 <_svfprintf_r+0x43c>
  4021a8:	2d10      	cmp	r5, #16
  4021aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021ac:	dd20      	ble.n	4021f0 <_svfprintf_r+0x418>
  4021ae:	2610      	movs	r6, #16
  4021b0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4021b2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4021b6:	e004      	b.n	4021c2 <_svfprintf_r+0x3ea>
  4021b8:	3d10      	subs	r5, #16
  4021ba:	2d10      	cmp	r5, #16
  4021bc:	f108 0808 	add.w	r8, r8, #8
  4021c0:	dd16      	ble.n	4021f0 <_svfprintf_r+0x418>
  4021c2:	3301      	adds	r3, #1
  4021c4:	4a5e      	ldr	r2, [pc, #376]	; (402340 <_svfprintf_r+0x568>)
  4021c6:	9326      	str	r3, [sp, #152]	; 0x98
  4021c8:	3410      	adds	r4, #16
  4021ca:	2b07      	cmp	r3, #7
  4021cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4021ce:	e888 0044 	stmia.w	r8, {r2, r6}
  4021d2:	ddf1      	ble.n	4021b8 <_svfprintf_r+0x3e0>
  4021d4:	aa25      	add	r2, sp, #148	; 0x94
  4021d6:	4659      	mov	r1, fp
  4021d8:	4638      	mov	r0, r7
  4021da:	f002 ff5f 	bl	40509c <__ssprint_r>
  4021de:	2800      	cmp	r0, #0
  4021e0:	f47f aecc 	bne.w	401f7c <_svfprintf_r+0x1a4>
  4021e4:	3d10      	subs	r5, #16
  4021e6:	2d10      	cmp	r5, #16
  4021e8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021ec:	46c8      	mov	r8, r9
  4021ee:	dce8      	bgt.n	4021c2 <_svfprintf_r+0x3ea>
  4021f0:	3301      	adds	r3, #1
  4021f2:	4a53      	ldr	r2, [pc, #332]	; (402340 <_svfprintf_r+0x568>)
  4021f4:	9326      	str	r3, [sp, #152]	; 0x98
  4021f6:	442c      	add	r4, r5
  4021f8:	2b07      	cmp	r3, #7
  4021fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4021fc:	e888 0024 	stmia.w	r8, {r2, r5}
  402200:	dd08      	ble.n	402214 <_svfprintf_r+0x43c>
  402202:	aa25      	add	r2, sp, #148	; 0x94
  402204:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402206:	980c      	ldr	r0, [sp, #48]	; 0x30
  402208:	f002 ff48 	bl	40509c <__ssprint_r>
  40220c:	2800      	cmp	r0, #0
  40220e:	f47f aeb5 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402212:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402214:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402216:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402218:	9908      	ldr	r1, [sp, #32]
  40221a:	428a      	cmp	r2, r1
  40221c:	bfac      	ite	ge
  40221e:	189b      	addge	r3, r3, r2
  402220:	185b      	addlt	r3, r3, r1
  402222:	9309      	str	r3, [sp, #36]	; 0x24
  402224:	2c00      	cmp	r4, #0
  402226:	f040 830d 	bne.w	402844 <_svfprintf_r+0xa6c>
  40222a:	2300      	movs	r3, #0
  40222c:	9326      	str	r3, [sp, #152]	; 0x98
  40222e:	46c8      	mov	r8, r9
  402230:	e5f9      	b.n	401e26 <_svfprintf_r+0x4e>
  402232:	9311      	str	r3, [sp, #68]	; 0x44
  402234:	f01b 0320 	ands.w	r3, fp, #32
  402238:	f040 81e3 	bne.w	402602 <_svfprintf_r+0x82a>
  40223c:	f01b 0210 	ands.w	r2, fp, #16
  402240:	f040 842e 	bne.w	402aa0 <_svfprintf_r+0xcc8>
  402244:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402248:	f000 842a 	beq.w	402aa0 <_svfprintf_r+0xcc8>
  40224c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40224e:	4613      	mov	r3, r2
  402250:	460a      	mov	r2, r1
  402252:	3204      	adds	r2, #4
  402254:	880c      	ldrh	r4, [r1, #0]
  402256:	920f      	str	r2, [sp, #60]	; 0x3c
  402258:	2500      	movs	r5, #0
  40225a:	e6b0      	b.n	401fbe <_svfprintf_r+0x1e6>
  40225c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40225e:	9311      	str	r3, [sp, #68]	; 0x44
  402260:	6816      	ldr	r6, [r2, #0]
  402262:	2400      	movs	r4, #0
  402264:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402268:	1d15      	adds	r5, r2, #4
  40226a:	2e00      	cmp	r6, #0
  40226c:	f000 86a7 	beq.w	402fbe <_svfprintf_r+0x11e6>
  402270:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402272:	1c53      	adds	r3, r2, #1
  402274:	f000 8609 	beq.w	402e8a <_svfprintf_r+0x10b2>
  402278:	4621      	mov	r1, r4
  40227a:	4630      	mov	r0, r6
  40227c:	f002 fa88 	bl	404790 <memchr>
  402280:	2800      	cmp	r0, #0
  402282:	f000 86e1 	beq.w	403048 <_svfprintf_r+0x1270>
  402286:	1b83      	subs	r3, r0, r6
  402288:	930e      	str	r3, [sp, #56]	; 0x38
  40228a:	940a      	str	r4, [sp, #40]	; 0x28
  40228c:	950f      	str	r5, [sp, #60]	; 0x3c
  40228e:	f8cd b01c 	str.w	fp, [sp, #28]
  402292:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402296:	9308      	str	r3, [sp, #32]
  402298:	9412      	str	r4, [sp, #72]	; 0x48
  40229a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40229e:	e6b3      	b.n	402008 <_svfprintf_r+0x230>
  4022a0:	f89a 3000 	ldrb.w	r3, [sl]
  4022a4:	2201      	movs	r2, #1
  4022a6:	212b      	movs	r1, #43	; 0x2b
  4022a8:	e5ee      	b.n	401e88 <_svfprintf_r+0xb0>
  4022aa:	f04b 0b20 	orr.w	fp, fp, #32
  4022ae:	f89a 3000 	ldrb.w	r3, [sl]
  4022b2:	e5e9      	b.n	401e88 <_svfprintf_r+0xb0>
  4022b4:	9311      	str	r3, [sp, #68]	; 0x44
  4022b6:	2a00      	cmp	r2, #0
  4022b8:	f040 8795 	bne.w	4031e6 <_svfprintf_r+0x140e>
  4022bc:	4b22      	ldr	r3, [pc, #136]	; (402348 <_svfprintf_r+0x570>)
  4022be:	9318      	str	r3, [sp, #96]	; 0x60
  4022c0:	f01b 0f20 	tst.w	fp, #32
  4022c4:	f040 8111 	bne.w	4024ea <_svfprintf_r+0x712>
  4022c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022ca:	f01b 0f10 	tst.w	fp, #16
  4022ce:	4613      	mov	r3, r2
  4022d0:	f040 83e1 	bne.w	402a96 <_svfprintf_r+0xcbe>
  4022d4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4022d8:	f000 83dd 	beq.w	402a96 <_svfprintf_r+0xcbe>
  4022dc:	3304      	adds	r3, #4
  4022de:	8814      	ldrh	r4, [r2, #0]
  4022e0:	930f      	str	r3, [sp, #60]	; 0x3c
  4022e2:	2500      	movs	r5, #0
  4022e4:	f01b 0f01 	tst.w	fp, #1
  4022e8:	f000 810c 	beq.w	402504 <_svfprintf_r+0x72c>
  4022ec:	ea54 0305 	orrs.w	r3, r4, r5
  4022f0:	f000 8108 	beq.w	402504 <_svfprintf_r+0x72c>
  4022f4:	2330      	movs	r3, #48	; 0x30
  4022f6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4022fa:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4022fe:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402302:	f04b 0b02 	orr.w	fp, fp, #2
  402306:	2302      	movs	r3, #2
  402308:	e659      	b.n	401fbe <_svfprintf_r+0x1e6>
  40230a:	f89a 3000 	ldrb.w	r3, [sl]
  40230e:	2900      	cmp	r1, #0
  402310:	f47f adba 	bne.w	401e88 <_svfprintf_r+0xb0>
  402314:	2201      	movs	r2, #1
  402316:	2120      	movs	r1, #32
  402318:	e5b6      	b.n	401e88 <_svfprintf_r+0xb0>
  40231a:	f04b 0b01 	orr.w	fp, fp, #1
  40231e:	f89a 3000 	ldrb.w	r3, [sl]
  402322:	e5b1      	b.n	401e88 <_svfprintf_r+0xb0>
  402324:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402326:	6823      	ldr	r3, [r4, #0]
  402328:	930d      	str	r3, [sp, #52]	; 0x34
  40232a:	4618      	mov	r0, r3
  40232c:	2800      	cmp	r0, #0
  40232e:	4623      	mov	r3, r4
  402330:	f103 0304 	add.w	r3, r3, #4
  402334:	f6ff ae0a 	blt.w	401f4c <_svfprintf_r+0x174>
  402338:	930f      	str	r3, [sp, #60]	; 0x3c
  40233a:	f89a 3000 	ldrb.w	r3, [sl]
  40233e:	e5a3      	b.n	401e88 <_svfprintf_r+0xb0>
  402340:	004068b8 	.word	0x004068b8
  402344:	004068c8 	.word	0x004068c8
  402348:	00406898 	.word	0x00406898
  40234c:	f04b 0b10 	orr.w	fp, fp, #16
  402350:	f01b 0f20 	tst.w	fp, #32
  402354:	9311      	str	r3, [sp, #68]	; 0x44
  402356:	f43f ae23 	beq.w	401fa0 <_svfprintf_r+0x1c8>
  40235a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40235c:	3507      	adds	r5, #7
  40235e:	f025 0307 	bic.w	r3, r5, #7
  402362:	f103 0208 	add.w	r2, r3, #8
  402366:	e9d3 4500 	ldrd	r4, r5, [r3]
  40236a:	920f      	str	r2, [sp, #60]	; 0x3c
  40236c:	2301      	movs	r3, #1
  40236e:	e626      	b.n	401fbe <_svfprintf_r+0x1e6>
  402370:	f89a 3000 	ldrb.w	r3, [sl]
  402374:	2b2a      	cmp	r3, #42	; 0x2a
  402376:	f10a 0401 	add.w	r4, sl, #1
  40237a:	f000 8727 	beq.w	4031cc <_svfprintf_r+0x13f4>
  40237e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402382:	2809      	cmp	r0, #9
  402384:	46a2      	mov	sl, r4
  402386:	f200 86ad 	bhi.w	4030e4 <_svfprintf_r+0x130c>
  40238a:	2300      	movs	r3, #0
  40238c:	461c      	mov	r4, r3
  40238e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402392:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402396:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40239a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40239e:	2809      	cmp	r0, #9
  4023a0:	d9f5      	bls.n	40238e <_svfprintf_r+0x5b6>
  4023a2:	940a      	str	r4, [sp, #40]	; 0x28
  4023a4:	e572      	b.n	401e8c <_svfprintf_r+0xb4>
  4023a6:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4023aa:	f89a 3000 	ldrb.w	r3, [sl]
  4023ae:	e56b      	b.n	401e88 <_svfprintf_r+0xb0>
  4023b0:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4023b4:	f89a 3000 	ldrb.w	r3, [sl]
  4023b8:	e566      	b.n	401e88 <_svfprintf_r+0xb0>
  4023ba:	f89a 3000 	ldrb.w	r3, [sl]
  4023be:	2b6c      	cmp	r3, #108	; 0x6c
  4023c0:	bf03      	ittte	eq
  4023c2:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4023c6:	f04b 0b20 	orreq.w	fp, fp, #32
  4023ca:	f10a 0a01 	addeq.w	sl, sl, #1
  4023ce:	f04b 0b10 	orrne.w	fp, fp, #16
  4023d2:	e559      	b.n	401e88 <_svfprintf_r+0xb0>
  4023d4:	2a00      	cmp	r2, #0
  4023d6:	f040 8711 	bne.w	4031fc <_svfprintf_r+0x1424>
  4023da:	f01b 0f20 	tst.w	fp, #32
  4023de:	f040 84f9 	bne.w	402dd4 <_svfprintf_r+0xffc>
  4023e2:	f01b 0f10 	tst.w	fp, #16
  4023e6:	f040 84ac 	bne.w	402d42 <_svfprintf_r+0xf6a>
  4023ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4023ee:	f000 84a8 	beq.w	402d42 <_svfprintf_r+0xf6a>
  4023f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023f4:	6813      	ldr	r3, [r2, #0]
  4023f6:	3204      	adds	r2, #4
  4023f8:	920f      	str	r2, [sp, #60]	; 0x3c
  4023fa:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4023fe:	801a      	strh	r2, [r3, #0]
  402400:	e511      	b.n	401e26 <_svfprintf_r+0x4e>
  402402:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402404:	4bb3      	ldr	r3, [pc, #716]	; (4026d4 <_svfprintf_r+0x8fc>)
  402406:	680c      	ldr	r4, [r1, #0]
  402408:	9318      	str	r3, [sp, #96]	; 0x60
  40240a:	2230      	movs	r2, #48	; 0x30
  40240c:	2378      	movs	r3, #120	; 0x78
  40240e:	3104      	adds	r1, #4
  402410:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402414:	9311      	str	r3, [sp, #68]	; 0x44
  402416:	f04b 0b02 	orr.w	fp, fp, #2
  40241a:	910f      	str	r1, [sp, #60]	; 0x3c
  40241c:	2500      	movs	r5, #0
  40241e:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402422:	2302      	movs	r3, #2
  402424:	e5cb      	b.n	401fbe <_svfprintf_r+0x1e6>
  402426:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402428:	9311      	str	r3, [sp, #68]	; 0x44
  40242a:	680a      	ldr	r2, [r1, #0]
  40242c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402430:	2300      	movs	r3, #0
  402432:	460a      	mov	r2, r1
  402434:	461f      	mov	r7, r3
  402436:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40243a:	3204      	adds	r2, #4
  40243c:	2301      	movs	r3, #1
  40243e:	9308      	str	r3, [sp, #32]
  402440:	f8cd b01c 	str.w	fp, [sp, #28]
  402444:	970a      	str	r7, [sp, #40]	; 0x28
  402446:	9712      	str	r7, [sp, #72]	; 0x48
  402448:	920f      	str	r2, [sp, #60]	; 0x3c
  40244a:	930e      	str	r3, [sp, #56]	; 0x38
  40244c:	ae28      	add	r6, sp, #160	; 0xa0
  40244e:	e5df      	b.n	402010 <_svfprintf_r+0x238>
  402450:	9311      	str	r3, [sp, #68]	; 0x44
  402452:	2a00      	cmp	r2, #0
  402454:	f040 86ea 	bne.w	40322c <_svfprintf_r+0x1454>
  402458:	f01b 0f20 	tst.w	fp, #32
  40245c:	d15d      	bne.n	40251a <_svfprintf_r+0x742>
  40245e:	f01b 0f10 	tst.w	fp, #16
  402462:	f040 8308 	bne.w	402a76 <_svfprintf_r+0xc9e>
  402466:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40246a:	f000 8304 	beq.w	402a76 <_svfprintf_r+0xc9e>
  40246e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402470:	f9b1 4000 	ldrsh.w	r4, [r1]
  402474:	3104      	adds	r1, #4
  402476:	17e5      	asrs	r5, r4, #31
  402478:	4622      	mov	r2, r4
  40247a:	462b      	mov	r3, r5
  40247c:	910f      	str	r1, [sp, #60]	; 0x3c
  40247e:	2a00      	cmp	r2, #0
  402480:	f173 0300 	sbcs.w	r3, r3, #0
  402484:	db58      	blt.n	402538 <_svfprintf_r+0x760>
  402486:	990a      	ldr	r1, [sp, #40]	; 0x28
  402488:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40248c:	1c4a      	adds	r2, r1, #1
  40248e:	f04f 0301 	mov.w	r3, #1
  402492:	f47f ad9b 	bne.w	401fcc <_svfprintf_r+0x1f4>
  402496:	ea54 0205 	orrs.w	r2, r4, r5
  40249a:	f000 81df 	beq.w	40285c <_svfprintf_r+0xa84>
  40249e:	f8cd b01c 	str.w	fp, [sp, #28]
  4024a2:	2b01      	cmp	r3, #1
  4024a4:	f000 827b 	beq.w	40299e <_svfprintf_r+0xbc6>
  4024a8:	2b02      	cmp	r3, #2
  4024aa:	f040 8206 	bne.w	4028ba <_svfprintf_r+0xae2>
  4024ae:	9818      	ldr	r0, [sp, #96]	; 0x60
  4024b0:	464e      	mov	r6, r9
  4024b2:	0923      	lsrs	r3, r4, #4
  4024b4:	f004 010f 	and.w	r1, r4, #15
  4024b8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4024bc:	092a      	lsrs	r2, r5, #4
  4024be:	461c      	mov	r4, r3
  4024c0:	4615      	mov	r5, r2
  4024c2:	5c43      	ldrb	r3, [r0, r1]
  4024c4:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4024c8:	ea54 0305 	orrs.w	r3, r4, r5
  4024cc:	d1f1      	bne.n	4024b2 <_svfprintf_r+0x6da>
  4024ce:	eba9 0306 	sub.w	r3, r9, r6
  4024d2:	930e      	str	r3, [sp, #56]	; 0x38
  4024d4:	e590      	b.n	401ff8 <_svfprintf_r+0x220>
  4024d6:	9311      	str	r3, [sp, #68]	; 0x44
  4024d8:	2a00      	cmp	r2, #0
  4024da:	f040 86a3 	bne.w	403224 <_svfprintf_r+0x144c>
  4024de:	4b7e      	ldr	r3, [pc, #504]	; (4026d8 <_svfprintf_r+0x900>)
  4024e0:	9318      	str	r3, [sp, #96]	; 0x60
  4024e2:	f01b 0f20 	tst.w	fp, #32
  4024e6:	f43f aeef 	beq.w	4022c8 <_svfprintf_r+0x4f0>
  4024ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4024ec:	3507      	adds	r5, #7
  4024ee:	f025 0307 	bic.w	r3, r5, #7
  4024f2:	f103 0208 	add.w	r2, r3, #8
  4024f6:	f01b 0f01 	tst.w	fp, #1
  4024fa:	920f      	str	r2, [sp, #60]	; 0x3c
  4024fc:	e9d3 4500 	ldrd	r4, r5, [r3]
  402500:	f47f aef4 	bne.w	4022ec <_svfprintf_r+0x514>
  402504:	2302      	movs	r3, #2
  402506:	e55a      	b.n	401fbe <_svfprintf_r+0x1e6>
  402508:	9311      	str	r3, [sp, #68]	; 0x44
  40250a:	2a00      	cmp	r2, #0
  40250c:	f040 8686 	bne.w	40321c <_svfprintf_r+0x1444>
  402510:	f04b 0b10 	orr.w	fp, fp, #16
  402514:	f01b 0f20 	tst.w	fp, #32
  402518:	d0a1      	beq.n	40245e <_svfprintf_r+0x686>
  40251a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40251c:	3507      	adds	r5, #7
  40251e:	f025 0507 	bic.w	r5, r5, #7
  402522:	e9d5 2300 	ldrd	r2, r3, [r5]
  402526:	2a00      	cmp	r2, #0
  402528:	f105 0108 	add.w	r1, r5, #8
  40252c:	461d      	mov	r5, r3
  40252e:	f173 0300 	sbcs.w	r3, r3, #0
  402532:	910f      	str	r1, [sp, #60]	; 0x3c
  402534:	4614      	mov	r4, r2
  402536:	daa6      	bge.n	402486 <_svfprintf_r+0x6ae>
  402538:	272d      	movs	r7, #45	; 0x2d
  40253a:	4264      	negs	r4, r4
  40253c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402540:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402544:	2301      	movs	r3, #1
  402546:	e53d      	b.n	401fc4 <_svfprintf_r+0x1ec>
  402548:	9311      	str	r3, [sp, #68]	; 0x44
  40254a:	2a00      	cmp	r2, #0
  40254c:	f040 8662 	bne.w	403214 <_svfprintf_r+0x143c>
  402550:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402552:	3507      	adds	r5, #7
  402554:	f025 0307 	bic.w	r3, r5, #7
  402558:	f103 0208 	add.w	r2, r3, #8
  40255c:	920f      	str	r2, [sp, #60]	; 0x3c
  40255e:	681a      	ldr	r2, [r3, #0]
  402560:	9215      	str	r2, [sp, #84]	; 0x54
  402562:	685b      	ldr	r3, [r3, #4]
  402564:	9314      	str	r3, [sp, #80]	; 0x50
  402566:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402568:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40256a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40256e:	4628      	mov	r0, r5
  402570:	4621      	mov	r1, r4
  402572:	f04f 32ff 	mov.w	r2, #4294967295
  402576:	4b59      	ldr	r3, [pc, #356]	; (4026dc <_svfprintf_r+0x904>)
  402578:	f003 fa8c 	bl	405a94 <__aeabi_dcmpun>
  40257c:	2800      	cmp	r0, #0
  40257e:	f040 834a 	bne.w	402c16 <_svfprintf_r+0xe3e>
  402582:	4628      	mov	r0, r5
  402584:	4621      	mov	r1, r4
  402586:	f04f 32ff 	mov.w	r2, #4294967295
  40258a:	4b54      	ldr	r3, [pc, #336]	; (4026dc <_svfprintf_r+0x904>)
  40258c:	f003 fa64 	bl	405a58 <__aeabi_dcmple>
  402590:	2800      	cmp	r0, #0
  402592:	f040 8340 	bne.w	402c16 <_svfprintf_r+0xe3e>
  402596:	a815      	add	r0, sp, #84	; 0x54
  402598:	c80d      	ldmia	r0, {r0, r2, r3}
  40259a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40259c:	f003 fa52 	bl	405a44 <__aeabi_dcmplt>
  4025a0:	2800      	cmp	r0, #0
  4025a2:	f040 8530 	bne.w	403006 <_svfprintf_r+0x122e>
  4025a6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025aa:	4e4d      	ldr	r6, [pc, #308]	; (4026e0 <_svfprintf_r+0x908>)
  4025ac:	4b4d      	ldr	r3, [pc, #308]	; (4026e4 <_svfprintf_r+0x90c>)
  4025ae:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4025b2:	9007      	str	r0, [sp, #28]
  4025b4:	9811      	ldr	r0, [sp, #68]	; 0x44
  4025b6:	2203      	movs	r2, #3
  4025b8:	2100      	movs	r1, #0
  4025ba:	9208      	str	r2, [sp, #32]
  4025bc:	910a      	str	r1, [sp, #40]	; 0x28
  4025be:	2847      	cmp	r0, #71	; 0x47
  4025c0:	bfd8      	it	le
  4025c2:	461e      	movle	r6, r3
  4025c4:	920e      	str	r2, [sp, #56]	; 0x38
  4025c6:	9112      	str	r1, [sp, #72]	; 0x48
  4025c8:	e51e      	b.n	402008 <_svfprintf_r+0x230>
  4025ca:	f04b 0b08 	orr.w	fp, fp, #8
  4025ce:	f89a 3000 	ldrb.w	r3, [sl]
  4025d2:	e459      	b.n	401e88 <_svfprintf_r+0xb0>
  4025d4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4025d8:	2300      	movs	r3, #0
  4025da:	461c      	mov	r4, r3
  4025dc:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4025e0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4025e4:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4025e8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4025ec:	2809      	cmp	r0, #9
  4025ee:	d9f5      	bls.n	4025dc <_svfprintf_r+0x804>
  4025f0:	940d      	str	r4, [sp, #52]	; 0x34
  4025f2:	e44b      	b.n	401e8c <_svfprintf_r+0xb4>
  4025f4:	f04b 0b10 	orr.w	fp, fp, #16
  4025f8:	9311      	str	r3, [sp, #68]	; 0x44
  4025fa:	f01b 0320 	ands.w	r3, fp, #32
  4025fe:	f43f ae1d 	beq.w	40223c <_svfprintf_r+0x464>
  402602:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402604:	3507      	adds	r5, #7
  402606:	f025 0307 	bic.w	r3, r5, #7
  40260a:	f103 0208 	add.w	r2, r3, #8
  40260e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402612:	920f      	str	r2, [sp, #60]	; 0x3c
  402614:	2300      	movs	r3, #0
  402616:	e4d2      	b.n	401fbe <_svfprintf_r+0x1e6>
  402618:	9311      	str	r3, [sp, #68]	; 0x44
  40261a:	2a00      	cmp	r2, #0
  40261c:	f040 85e7 	bne.w	4031ee <_svfprintf_r+0x1416>
  402620:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402622:	2a00      	cmp	r2, #0
  402624:	f43f aca3 	beq.w	401f6e <_svfprintf_r+0x196>
  402628:	2300      	movs	r3, #0
  40262a:	2101      	movs	r1, #1
  40262c:	461f      	mov	r7, r3
  40262e:	9108      	str	r1, [sp, #32]
  402630:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402634:	f8cd b01c 	str.w	fp, [sp, #28]
  402638:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40263c:	930a      	str	r3, [sp, #40]	; 0x28
  40263e:	9312      	str	r3, [sp, #72]	; 0x48
  402640:	910e      	str	r1, [sp, #56]	; 0x38
  402642:	ae28      	add	r6, sp, #160	; 0xa0
  402644:	e4e4      	b.n	402010 <_svfprintf_r+0x238>
  402646:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402648:	e534      	b.n	4020b4 <_svfprintf_r+0x2dc>
  40264a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40264c:	2b65      	cmp	r3, #101	; 0x65
  40264e:	f340 80a7 	ble.w	4027a0 <_svfprintf_r+0x9c8>
  402652:	a815      	add	r0, sp, #84	; 0x54
  402654:	c80d      	ldmia	r0, {r0, r2, r3}
  402656:	9914      	ldr	r1, [sp, #80]	; 0x50
  402658:	f003 f9ea 	bl	405a30 <__aeabi_dcmpeq>
  40265c:	2800      	cmp	r0, #0
  40265e:	f000 8150 	beq.w	402902 <_svfprintf_r+0xb2a>
  402662:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402664:	4a20      	ldr	r2, [pc, #128]	; (4026e8 <_svfprintf_r+0x910>)
  402666:	f8c8 2000 	str.w	r2, [r8]
  40266a:	3301      	adds	r3, #1
  40266c:	3401      	adds	r4, #1
  40266e:	2201      	movs	r2, #1
  402670:	2b07      	cmp	r3, #7
  402672:	9427      	str	r4, [sp, #156]	; 0x9c
  402674:	9326      	str	r3, [sp, #152]	; 0x98
  402676:	f8c8 2004 	str.w	r2, [r8, #4]
  40267a:	f300 836a 	bgt.w	402d52 <_svfprintf_r+0xf7a>
  40267e:	f108 0808 	add.w	r8, r8, #8
  402682:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402684:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402686:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402688:	4293      	cmp	r3, r2
  40268a:	db03      	blt.n	402694 <_svfprintf_r+0x8bc>
  40268c:	9b07      	ldr	r3, [sp, #28]
  40268e:	07dd      	lsls	r5, r3, #31
  402690:	f57f ad82 	bpl.w	402198 <_svfprintf_r+0x3c0>
  402694:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402696:	9919      	ldr	r1, [sp, #100]	; 0x64
  402698:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40269a:	f8c8 2000 	str.w	r2, [r8]
  40269e:	3301      	adds	r3, #1
  4026a0:	440c      	add	r4, r1
  4026a2:	2b07      	cmp	r3, #7
  4026a4:	f8c8 1004 	str.w	r1, [r8, #4]
  4026a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4026aa:	9326      	str	r3, [sp, #152]	; 0x98
  4026ac:	f300 839e 	bgt.w	402dec <_svfprintf_r+0x1014>
  4026b0:	f108 0808 	add.w	r8, r8, #8
  4026b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4026b6:	1e5e      	subs	r6, r3, #1
  4026b8:	2e00      	cmp	r6, #0
  4026ba:	f77f ad6d 	ble.w	402198 <_svfprintf_r+0x3c0>
  4026be:	2e10      	cmp	r6, #16
  4026c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026c2:	4d0a      	ldr	r5, [pc, #40]	; (4026ec <_svfprintf_r+0x914>)
  4026c4:	f340 81f5 	ble.w	402ab2 <_svfprintf_r+0xcda>
  4026c8:	4622      	mov	r2, r4
  4026ca:	2710      	movs	r7, #16
  4026cc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4026d0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4026d2:	e013      	b.n	4026fc <_svfprintf_r+0x924>
  4026d4:	00406898 	.word	0x00406898
  4026d8:	00406884 	.word	0x00406884
  4026dc:	7fefffff 	.word	0x7fefffff
  4026e0:	00406878 	.word	0x00406878
  4026e4:	00406874 	.word	0x00406874
  4026e8:	004068b4 	.word	0x004068b4
  4026ec:	004068c8 	.word	0x004068c8
  4026f0:	f108 0808 	add.w	r8, r8, #8
  4026f4:	3e10      	subs	r6, #16
  4026f6:	2e10      	cmp	r6, #16
  4026f8:	f340 81da 	ble.w	402ab0 <_svfprintf_r+0xcd8>
  4026fc:	3301      	adds	r3, #1
  4026fe:	3210      	adds	r2, #16
  402700:	2b07      	cmp	r3, #7
  402702:	9227      	str	r2, [sp, #156]	; 0x9c
  402704:	9326      	str	r3, [sp, #152]	; 0x98
  402706:	e888 00a0 	stmia.w	r8, {r5, r7}
  40270a:	ddf1      	ble.n	4026f0 <_svfprintf_r+0x918>
  40270c:	aa25      	add	r2, sp, #148	; 0x94
  40270e:	4621      	mov	r1, r4
  402710:	4658      	mov	r0, fp
  402712:	f002 fcc3 	bl	40509c <__ssprint_r>
  402716:	2800      	cmp	r0, #0
  402718:	f47f ac30 	bne.w	401f7c <_svfprintf_r+0x1a4>
  40271c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40271e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402720:	46c8      	mov	r8, r9
  402722:	e7e7      	b.n	4026f4 <_svfprintf_r+0x91c>
  402724:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402726:	9a08      	ldr	r2, [sp, #32]
  402728:	1a9f      	subs	r7, r3, r2
  40272a:	2f00      	cmp	r7, #0
  40272c:	f77f ace5 	ble.w	4020fa <_svfprintf_r+0x322>
  402730:	2f10      	cmp	r7, #16
  402732:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402734:	4db6      	ldr	r5, [pc, #728]	; (402a10 <_svfprintf_r+0xc38>)
  402736:	dd27      	ble.n	402788 <_svfprintf_r+0x9b0>
  402738:	4642      	mov	r2, r8
  40273a:	4621      	mov	r1, r4
  40273c:	46b0      	mov	r8, r6
  40273e:	f04f 0b10 	mov.w	fp, #16
  402742:	462e      	mov	r6, r5
  402744:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402746:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402748:	e004      	b.n	402754 <_svfprintf_r+0x97c>
  40274a:	3f10      	subs	r7, #16
  40274c:	2f10      	cmp	r7, #16
  40274e:	f102 0208 	add.w	r2, r2, #8
  402752:	dd15      	ble.n	402780 <_svfprintf_r+0x9a8>
  402754:	3301      	adds	r3, #1
  402756:	3110      	adds	r1, #16
  402758:	2b07      	cmp	r3, #7
  40275a:	9127      	str	r1, [sp, #156]	; 0x9c
  40275c:	9326      	str	r3, [sp, #152]	; 0x98
  40275e:	e882 0840 	stmia.w	r2, {r6, fp}
  402762:	ddf2      	ble.n	40274a <_svfprintf_r+0x972>
  402764:	aa25      	add	r2, sp, #148	; 0x94
  402766:	4629      	mov	r1, r5
  402768:	4620      	mov	r0, r4
  40276a:	f002 fc97 	bl	40509c <__ssprint_r>
  40276e:	2800      	cmp	r0, #0
  402770:	f47f ac04 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402774:	3f10      	subs	r7, #16
  402776:	2f10      	cmp	r7, #16
  402778:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40277a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40277c:	464a      	mov	r2, r9
  40277e:	dce9      	bgt.n	402754 <_svfprintf_r+0x97c>
  402780:	4635      	mov	r5, r6
  402782:	460c      	mov	r4, r1
  402784:	4646      	mov	r6, r8
  402786:	4690      	mov	r8, r2
  402788:	3301      	adds	r3, #1
  40278a:	443c      	add	r4, r7
  40278c:	2b07      	cmp	r3, #7
  40278e:	9427      	str	r4, [sp, #156]	; 0x9c
  402790:	9326      	str	r3, [sp, #152]	; 0x98
  402792:	e888 00a0 	stmia.w	r8, {r5, r7}
  402796:	f300 8232 	bgt.w	402bfe <_svfprintf_r+0xe26>
  40279a:	f108 0808 	add.w	r8, r8, #8
  40279e:	e4ac      	b.n	4020fa <_svfprintf_r+0x322>
  4027a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027a2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4027a4:	2b01      	cmp	r3, #1
  4027a6:	f340 81fe 	ble.w	402ba6 <_svfprintf_r+0xdce>
  4027aa:	3701      	adds	r7, #1
  4027ac:	3401      	adds	r4, #1
  4027ae:	2301      	movs	r3, #1
  4027b0:	2f07      	cmp	r7, #7
  4027b2:	9427      	str	r4, [sp, #156]	; 0x9c
  4027b4:	9726      	str	r7, [sp, #152]	; 0x98
  4027b6:	f8c8 6000 	str.w	r6, [r8]
  4027ba:	f8c8 3004 	str.w	r3, [r8, #4]
  4027be:	f300 8203 	bgt.w	402bc8 <_svfprintf_r+0xdf0>
  4027c2:	f108 0808 	add.w	r8, r8, #8
  4027c6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4027c8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4027ca:	f8c8 3000 	str.w	r3, [r8]
  4027ce:	3701      	adds	r7, #1
  4027d0:	4414      	add	r4, r2
  4027d2:	2f07      	cmp	r7, #7
  4027d4:	9427      	str	r4, [sp, #156]	; 0x9c
  4027d6:	9726      	str	r7, [sp, #152]	; 0x98
  4027d8:	f8c8 2004 	str.w	r2, [r8, #4]
  4027dc:	f300 8200 	bgt.w	402be0 <_svfprintf_r+0xe08>
  4027e0:	f108 0808 	add.w	r8, r8, #8
  4027e4:	a815      	add	r0, sp, #84	; 0x54
  4027e6:	c80d      	ldmia	r0, {r0, r2, r3}
  4027e8:	9914      	ldr	r1, [sp, #80]	; 0x50
  4027ea:	f003 f921 	bl	405a30 <__aeabi_dcmpeq>
  4027ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027f0:	2800      	cmp	r0, #0
  4027f2:	f040 8101 	bne.w	4029f8 <_svfprintf_r+0xc20>
  4027f6:	3b01      	subs	r3, #1
  4027f8:	3701      	adds	r7, #1
  4027fa:	3601      	adds	r6, #1
  4027fc:	441c      	add	r4, r3
  4027fe:	2f07      	cmp	r7, #7
  402800:	9726      	str	r7, [sp, #152]	; 0x98
  402802:	9427      	str	r4, [sp, #156]	; 0x9c
  402804:	f8c8 6000 	str.w	r6, [r8]
  402808:	f8c8 3004 	str.w	r3, [r8, #4]
  40280c:	f300 8127 	bgt.w	402a5e <_svfprintf_r+0xc86>
  402810:	f108 0808 	add.w	r8, r8, #8
  402814:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402816:	f8c8 2004 	str.w	r2, [r8, #4]
  40281a:	3701      	adds	r7, #1
  40281c:	4414      	add	r4, r2
  40281e:	ab21      	add	r3, sp, #132	; 0x84
  402820:	2f07      	cmp	r7, #7
  402822:	9427      	str	r4, [sp, #156]	; 0x9c
  402824:	9726      	str	r7, [sp, #152]	; 0x98
  402826:	f8c8 3000 	str.w	r3, [r8]
  40282a:	f77f acb3 	ble.w	402194 <_svfprintf_r+0x3bc>
  40282e:	aa25      	add	r2, sp, #148	; 0x94
  402830:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402832:	980c      	ldr	r0, [sp, #48]	; 0x30
  402834:	f002 fc32 	bl	40509c <__ssprint_r>
  402838:	2800      	cmp	r0, #0
  40283a:	f47f ab9f 	bne.w	401f7c <_svfprintf_r+0x1a4>
  40283e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402840:	46c8      	mov	r8, r9
  402842:	e4a9      	b.n	402198 <_svfprintf_r+0x3c0>
  402844:	aa25      	add	r2, sp, #148	; 0x94
  402846:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402848:	980c      	ldr	r0, [sp, #48]	; 0x30
  40284a:	f002 fc27 	bl	40509c <__ssprint_r>
  40284e:	2800      	cmp	r0, #0
  402850:	f43f aceb 	beq.w	40222a <_svfprintf_r+0x452>
  402854:	f7ff bb92 	b.w	401f7c <_svfprintf_r+0x1a4>
  402858:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40285c:	2b01      	cmp	r3, #1
  40285e:	f000 8134 	beq.w	402aca <_svfprintf_r+0xcf2>
  402862:	2b02      	cmp	r3, #2
  402864:	d125      	bne.n	4028b2 <_svfprintf_r+0xada>
  402866:	f8cd b01c 	str.w	fp, [sp, #28]
  40286a:	2400      	movs	r4, #0
  40286c:	2500      	movs	r5, #0
  40286e:	e61e      	b.n	4024ae <_svfprintf_r+0x6d6>
  402870:	aa25      	add	r2, sp, #148	; 0x94
  402872:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402874:	980c      	ldr	r0, [sp, #48]	; 0x30
  402876:	f002 fc11 	bl	40509c <__ssprint_r>
  40287a:	2800      	cmp	r0, #0
  40287c:	f47f ab7e 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402880:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402882:	46c8      	mov	r8, r9
  402884:	e475      	b.n	402172 <_svfprintf_r+0x39a>
  402886:	aa25      	add	r2, sp, #148	; 0x94
  402888:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40288a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40288c:	f002 fc06 	bl	40509c <__ssprint_r>
  402890:	2800      	cmp	r0, #0
  402892:	f47f ab73 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402896:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402898:	46c8      	mov	r8, r9
  40289a:	e41b      	b.n	4020d4 <_svfprintf_r+0x2fc>
  40289c:	aa25      	add	r2, sp, #148	; 0x94
  40289e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028a2:	f002 fbfb 	bl	40509c <__ssprint_r>
  4028a6:	2800      	cmp	r0, #0
  4028a8:	f47f ab68 	bne.w	401f7c <_svfprintf_r+0x1a4>
  4028ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028ae:	46c8      	mov	r8, r9
  4028b0:	e420      	b.n	4020f4 <_svfprintf_r+0x31c>
  4028b2:	f8cd b01c 	str.w	fp, [sp, #28]
  4028b6:	2400      	movs	r4, #0
  4028b8:	2500      	movs	r5, #0
  4028ba:	4649      	mov	r1, r9
  4028bc:	e000      	b.n	4028c0 <_svfprintf_r+0xae8>
  4028be:	4631      	mov	r1, r6
  4028c0:	08e2      	lsrs	r2, r4, #3
  4028c2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4028c6:	08e8      	lsrs	r0, r5, #3
  4028c8:	f004 0307 	and.w	r3, r4, #7
  4028cc:	4605      	mov	r5, r0
  4028ce:	4614      	mov	r4, r2
  4028d0:	3330      	adds	r3, #48	; 0x30
  4028d2:	ea54 0205 	orrs.w	r2, r4, r5
  4028d6:	f801 3c01 	strb.w	r3, [r1, #-1]
  4028da:	f101 36ff 	add.w	r6, r1, #4294967295
  4028de:	d1ee      	bne.n	4028be <_svfprintf_r+0xae6>
  4028e0:	9a07      	ldr	r2, [sp, #28]
  4028e2:	07d2      	lsls	r2, r2, #31
  4028e4:	f57f adf3 	bpl.w	4024ce <_svfprintf_r+0x6f6>
  4028e8:	2b30      	cmp	r3, #48	; 0x30
  4028ea:	f43f adf0 	beq.w	4024ce <_svfprintf_r+0x6f6>
  4028ee:	3902      	subs	r1, #2
  4028f0:	2330      	movs	r3, #48	; 0x30
  4028f2:	f806 3c01 	strb.w	r3, [r6, #-1]
  4028f6:	eba9 0301 	sub.w	r3, r9, r1
  4028fa:	930e      	str	r3, [sp, #56]	; 0x38
  4028fc:	460e      	mov	r6, r1
  4028fe:	f7ff bb7b 	b.w	401ff8 <_svfprintf_r+0x220>
  402902:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402904:	2900      	cmp	r1, #0
  402906:	f340 822e 	ble.w	402d66 <_svfprintf_r+0xf8e>
  40290a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40290c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40290e:	4293      	cmp	r3, r2
  402910:	bfa8      	it	ge
  402912:	4613      	movge	r3, r2
  402914:	2b00      	cmp	r3, #0
  402916:	461f      	mov	r7, r3
  402918:	dd0d      	ble.n	402936 <_svfprintf_r+0xb5e>
  40291a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40291c:	f8c8 6000 	str.w	r6, [r8]
  402920:	3301      	adds	r3, #1
  402922:	443c      	add	r4, r7
  402924:	2b07      	cmp	r3, #7
  402926:	9427      	str	r4, [sp, #156]	; 0x9c
  402928:	f8c8 7004 	str.w	r7, [r8, #4]
  40292c:	9326      	str	r3, [sp, #152]	; 0x98
  40292e:	f300 831f 	bgt.w	402f70 <_svfprintf_r+0x1198>
  402932:	f108 0808 	add.w	r8, r8, #8
  402936:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402938:	2f00      	cmp	r7, #0
  40293a:	bfa8      	it	ge
  40293c:	1bdb      	subge	r3, r3, r7
  40293e:	2b00      	cmp	r3, #0
  402940:	461f      	mov	r7, r3
  402942:	f340 80d6 	ble.w	402af2 <_svfprintf_r+0xd1a>
  402946:	2f10      	cmp	r7, #16
  402948:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40294a:	4d31      	ldr	r5, [pc, #196]	; (402a10 <_svfprintf_r+0xc38>)
  40294c:	f340 81ed 	ble.w	402d2a <_svfprintf_r+0xf52>
  402950:	4642      	mov	r2, r8
  402952:	4621      	mov	r1, r4
  402954:	46b0      	mov	r8, r6
  402956:	f04f 0b10 	mov.w	fp, #16
  40295a:	462e      	mov	r6, r5
  40295c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40295e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402960:	e004      	b.n	40296c <_svfprintf_r+0xb94>
  402962:	3208      	adds	r2, #8
  402964:	3f10      	subs	r7, #16
  402966:	2f10      	cmp	r7, #16
  402968:	f340 81db 	ble.w	402d22 <_svfprintf_r+0xf4a>
  40296c:	3301      	adds	r3, #1
  40296e:	3110      	adds	r1, #16
  402970:	2b07      	cmp	r3, #7
  402972:	9127      	str	r1, [sp, #156]	; 0x9c
  402974:	9326      	str	r3, [sp, #152]	; 0x98
  402976:	e882 0840 	stmia.w	r2, {r6, fp}
  40297a:	ddf2      	ble.n	402962 <_svfprintf_r+0xb8a>
  40297c:	aa25      	add	r2, sp, #148	; 0x94
  40297e:	4629      	mov	r1, r5
  402980:	4620      	mov	r0, r4
  402982:	f002 fb8b 	bl	40509c <__ssprint_r>
  402986:	2800      	cmp	r0, #0
  402988:	f47f aaf8 	bne.w	401f7c <_svfprintf_r+0x1a4>
  40298c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40298e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402990:	464a      	mov	r2, r9
  402992:	e7e7      	b.n	402964 <_svfprintf_r+0xb8c>
  402994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402996:	930e      	str	r3, [sp, #56]	; 0x38
  402998:	464e      	mov	r6, r9
  40299a:	f7ff bb2d 	b.w	401ff8 <_svfprintf_r+0x220>
  40299e:	2d00      	cmp	r5, #0
  4029a0:	bf08      	it	eq
  4029a2:	2c0a      	cmpeq	r4, #10
  4029a4:	f0c0 808f 	bcc.w	402ac6 <_svfprintf_r+0xcee>
  4029a8:	464e      	mov	r6, r9
  4029aa:	4620      	mov	r0, r4
  4029ac:	4629      	mov	r1, r5
  4029ae:	220a      	movs	r2, #10
  4029b0:	2300      	movs	r3, #0
  4029b2:	f003 f8ad 	bl	405b10 <__aeabi_uldivmod>
  4029b6:	3230      	adds	r2, #48	; 0x30
  4029b8:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4029bc:	4620      	mov	r0, r4
  4029be:	4629      	mov	r1, r5
  4029c0:	2300      	movs	r3, #0
  4029c2:	220a      	movs	r2, #10
  4029c4:	f003 f8a4 	bl	405b10 <__aeabi_uldivmod>
  4029c8:	4604      	mov	r4, r0
  4029ca:	460d      	mov	r5, r1
  4029cc:	ea54 0305 	orrs.w	r3, r4, r5
  4029d0:	d1eb      	bne.n	4029aa <_svfprintf_r+0xbd2>
  4029d2:	eba9 0306 	sub.w	r3, r9, r6
  4029d6:	930e      	str	r3, [sp, #56]	; 0x38
  4029d8:	f7ff bb0e 	b.w	401ff8 <_svfprintf_r+0x220>
  4029dc:	aa25      	add	r2, sp, #148	; 0x94
  4029de:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029e0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029e2:	f002 fb5b 	bl	40509c <__ssprint_r>
  4029e6:	2800      	cmp	r0, #0
  4029e8:	f47f aac8 	bne.w	401f7c <_svfprintf_r+0x1a4>
  4029ec:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029f2:	46c8      	mov	r8, r9
  4029f4:	f7ff bb5e 	b.w	4020b4 <_svfprintf_r+0x2dc>
  4029f8:	1e5e      	subs	r6, r3, #1
  4029fa:	2e00      	cmp	r6, #0
  4029fc:	f77f af0a 	ble.w	402814 <_svfprintf_r+0xa3c>
  402a00:	2e10      	cmp	r6, #16
  402a02:	4d03      	ldr	r5, [pc, #12]	; (402a10 <_svfprintf_r+0xc38>)
  402a04:	dd22      	ble.n	402a4c <_svfprintf_r+0xc74>
  402a06:	4622      	mov	r2, r4
  402a08:	f04f 0b10 	mov.w	fp, #16
  402a0c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a0e:	e006      	b.n	402a1e <_svfprintf_r+0xc46>
  402a10:	004068c8 	.word	0x004068c8
  402a14:	3e10      	subs	r6, #16
  402a16:	2e10      	cmp	r6, #16
  402a18:	f108 0808 	add.w	r8, r8, #8
  402a1c:	dd15      	ble.n	402a4a <_svfprintf_r+0xc72>
  402a1e:	3701      	adds	r7, #1
  402a20:	3210      	adds	r2, #16
  402a22:	2f07      	cmp	r7, #7
  402a24:	9227      	str	r2, [sp, #156]	; 0x9c
  402a26:	9726      	str	r7, [sp, #152]	; 0x98
  402a28:	e888 0820 	stmia.w	r8, {r5, fp}
  402a2c:	ddf2      	ble.n	402a14 <_svfprintf_r+0xc3c>
  402a2e:	aa25      	add	r2, sp, #148	; 0x94
  402a30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a32:	4620      	mov	r0, r4
  402a34:	f002 fb32 	bl	40509c <__ssprint_r>
  402a38:	2800      	cmp	r0, #0
  402a3a:	f47f aa9f 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402a3e:	3e10      	subs	r6, #16
  402a40:	2e10      	cmp	r6, #16
  402a42:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a44:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a46:	46c8      	mov	r8, r9
  402a48:	dce9      	bgt.n	402a1e <_svfprintf_r+0xc46>
  402a4a:	4614      	mov	r4, r2
  402a4c:	3701      	adds	r7, #1
  402a4e:	4434      	add	r4, r6
  402a50:	2f07      	cmp	r7, #7
  402a52:	9427      	str	r4, [sp, #156]	; 0x9c
  402a54:	9726      	str	r7, [sp, #152]	; 0x98
  402a56:	e888 0060 	stmia.w	r8, {r5, r6}
  402a5a:	f77f aed9 	ble.w	402810 <_svfprintf_r+0xa38>
  402a5e:	aa25      	add	r2, sp, #148	; 0x94
  402a60:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a62:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a64:	f002 fb1a 	bl	40509c <__ssprint_r>
  402a68:	2800      	cmp	r0, #0
  402a6a:	f47f aa87 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402a6e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a70:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a72:	46c8      	mov	r8, r9
  402a74:	e6ce      	b.n	402814 <_svfprintf_r+0xa3c>
  402a76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a78:	6814      	ldr	r4, [r2, #0]
  402a7a:	4613      	mov	r3, r2
  402a7c:	3304      	adds	r3, #4
  402a7e:	17e5      	asrs	r5, r4, #31
  402a80:	930f      	str	r3, [sp, #60]	; 0x3c
  402a82:	4622      	mov	r2, r4
  402a84:	462b      	mov	r3, r5
  402a86:	e4fa      	b.n	40247e <_svfprintf_r+0x6a6>
  402a88:	3204      	adds	r2, #4
  402a8a:	681c      	ldr	r4, [r3, #0]
  402a8c:	920f      	str	r2, [sp, #60]	; 0x3c
  402a8e:	2301      	movs	r3, #1
  402a90:	2500      	movs	r5, #0
  402a92:	f7ff ba94 	b.w	401fbe <_svfprintf_r+0x1e6>
  402a96:	681c      	ldr	r4, [r3, #0]
  402a98:	3304      	adds	r3, #4
  402a9a:	930f      	str	r3, [sp, #60]	; 0x3c
  402a9c:	2500      	movs	r5, #0
  402a9e:	e421      	b.n	4022e4 <_svfprintf_r+0x50c>
  402aa0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402aa2:	460a      	mov	r2, r1
  402aa4:	3204      	adds	r2, #4
  402aa6:	680c      	ldr	r4, [r1, #0]
  402aa8:	920f      	str	r2, [sp, #60]	; 0x3c
  402aaa:	2500      	movs	r5, #0
  402aac:	f7ff ba87 	b.w	401fbe <_svfprintf_r+0x1e6>
  402ab0:	4614      	mov	r4, r2
  402ab2:	3301      	adds	r3, #1
  402ab4:	4434      	add	r4, r6
  402ab6:	2b07      	cmp	r3, #7
  402ab8:	9427      	str	r4, [sp, #156]	; 0x9c
  402aba:	9326      	str	r3, [sp, #152]	; 0x98
  402abc:	e888 0060 	stmia.w	r8, {r5, r6}
  402ac0:	f77f ab68 	ble.w	402194 <_svfprintf_r+0x3bc>
  402ac4:	e6b3      	b.n	40282e <_svfprintf_r+0xa56>
  402ac6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402aca:	f8cd b01c 	str.w	fp, [sp, #28]
  402ace:	ae42      	add	r6, sp, #264	; 0x108
  402ad0:	3430      	adds	r4, #48	; 0x30
  402ad2:	2301      	movs	r3, #1
  402ad4:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402ad8:	930e      	str	r3, [sp, #56]	; 0x38
  402ada:	f7ff ba8d 	b.w	401ff8 <_svfprintf_r+0x220>
  402ade:	aa25      	add	r2, sp, #148	; 0x94
  402ae0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ae2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ae4:	f002 fada 	bl	40509c <__ssprint_r>
  402ae8:	2800      	cmp	r0, #0
  402aea:	f47f aa47 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402aee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402af0:	46c8      	mov	r8, r9
  402af2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402af4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402af6:	429a      	cmp	r2, r3
  402af8:	db44      	blt.n	402b84 <_svfprintf_r+0xdac>
  402afa:	9b07      	ldr	r3, [sp, #28]
  402afc:	07d9      	lsls	r1, r3, #31
  402afe:	d441      	bmi.n	402b84 <_svfprintf_r+0xdac>
  402b00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b02:	9812      	ldr	r0, [sp, #72]	; 0x48
  402b04:	1a9a      	subs	r2, r3, r2
  402b06:	1a1d      	subs	r5, r3, r0
  402b08:	4295      	cmp	r5, r2
  402b0a:	bfa8      	it	ge
  402b0c:	4615      	movge	r5, r2
  402b0e:	2d00      	cmp	r5, #0
  402b10:	dd0e      	ble.n	402b30 <_svfprintf_r+0xd58>
  402b12:	9926      	ldr	r1, [sp, #152]	; 0x98
  402b14:	f8c8 5004 	str.w	r5, [r8, #4]
  402b18:	3101      	adds	r1, #1
  402b1a:	4406      	add	r6, r0
  402b1c:	442c      	add	r4, r5
  402b1e:	2907      	cmp	r1, #7
  402b20:	f8c8 6000 	str.w	r6, [r8]
  402b24:	9427      	str	r4, [sp, #156]	; 0x9c
  402b26:	9126      	str	r1, [sp, #152]	; 0x98
  402b28:	f300 823b 	bgt.w	402fa2 <_svfprintf_r+0x11ca>
  402b2c:	f108 0808 	add.w	r8, r8, #8
  402b30:	2d00      	cmp	r5, #0
  402b32:	bfac      	ite	ge
  402b34:	1b56      	subge	r6, r2, r5
  402b36:	4616      	movlt	r6, r2
  402b38:	2e00      	cmp	r6, #0
  402b3a:	f77f ab2d 	ble.w	402198 <_svfprintf_r+0x3c0>
  402b3e:	2e10      	cmp	r6, #16
  402b40:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b42:	4db0      	ldr	r5, [pc, #704]	; (402e04 <_svfprintf_r+0x102c>)
  402b44:	ddb5      	ble.n	402ab2 <_svfprintf_r+0xcda>
  402b46:	4622      	mov	r2, r4
  402b48:	2710      	movs	r7, #16
  402b4a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402b4e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402b50:	e004      	b.n	402b5c <_svfprintf_r+0xd84>
  402b52:	f108 0808 	add.w	r8, r8, #8
  402b56:	3e10      	subs	r6, #16
  402b58:	2e10      	cmp	r6, #16
  402b5a:	dda9      	ble.n	402ab0 <_svfprintf_r+0xcd8>
  402b5c:	3301      	adds	r3, #1
  402b5e:	3210      	adds	r2, #16
  402b60:	2b07      	cmp	r3, #7
  402b62:	9227      	str	r2, [sp, #156]	; 0x9c
  402b64:	9326      	str	r3, [sp, #152]	; 0x98
  402b66:	e888 00a0 	stmia.w	r8, {r5, r7}
  402b6a:	ddf2      	ble.n	402b52 <_svfprintf_r+0xd7a>
  402b6c:	aa25      	add	r2, sp, #148	; 0x94
  402b6e:	4621      	mov	r1, r4
  402b70:	4658      	mov	r0, fp
  402b72:	f002 fa93 	bl	40509c <__ssprint_r>
  402b76:	2800      	cmp	r0, #0
  402b78:	f47f aa00 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402b7c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402b7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b80:	46c8      	mov	r8, r9
  402b82:	e7e8      	b.n	402b56 <_svfprintf_r+0xd7e>
  402b84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b86:	9819      	ldr	r0, [sp, #100]	; 0x64
  402b88:	991a      	ldr	r1, [sp, #104]	; 0x68
  402b8a:	f8c8 1000 	str.w	r1, [r8]
  402b8e:	3301      	adds	r3, #1
  402b90:	4404      	add	r4, r0
  402b92:	2b07      	cmp	r3, #7
  402b94:	9427      	str	r4, [sp, #156]	; 0x9c
  402b96:	f8c8 0004 	str.w	r0, [r8, #4]
  402b9a:	9326      	str	r3, [sp, #152]	; 0x98
  402b9c:	f300 81f5 	bgt.w	402f8a <_svfprintf_r+0x11b2>
  402ba0:	f108 0808 	add.w	r8, r8, #8
  402ba4:	e7ac      	b.n	402b00 <_svfprintf_r+0xd28>
  402ba6:	9b07      	ldr	r3, [sp, #28]
  402ba8:	07da      	lsls	r2, r3, #31
  402baa:	f53f adfe 	bmi.w	4027aa <_svfprintf_r+0x9d2>
  402bae:	3701      	adds	r7, #1
  402bb0:	3401      	adds	r4, #1
  402bb2:	2301      	movs	r3, #1
  402bb4:	2f07      	cmp	r7, #7
  402bb6:	9427      	str	r4, [sp, #156]	; 0x9c
  402bb8:	9726      	str	r7, [sp, #152]	; 0x98
  402bba:	f8c8 6000 	str.w	r6, [r8]
  402bbe:	f8c8 3004 	str.w	r3, [r8, #4]
  402bc2:	f77f ae25 	ble.w	402810 <_svfprintf_r+0xa38>
  402bc6:	e74a      	b.n	402a5e <_svfprintf_r+0xc86>
  402bc8:	aa25      	add	r2, sp, #148	; 0x94
  402bca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bcc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bce:	f002 fa65 	bl	40509c <__ssprint_r>
  402bd2:	2800      	cmp	r0, #0
  402bd4:	f47f a9d2 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402bd8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bda:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bdc:	46c8      	mov	r8, r9
  402bde:	e5f2      	b.n	4027c6 <_svfprintf_r+0x9ee>
  402be0:	aa25      	add	r2, sp, #148	; 0x94
  402be2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402be4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402be6:	f002 fa59 	bl	40509c <__ssprint_r>
  402bea:	2800      	cmp	r0, #0
  402bec:	f47f a9c6 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402bf0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bf2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bf4:	46c8      	mov	r8, r9
  402bf6:	e5f5      	b.n	4027e4 <_svfprintf_r+0xa0c>
  402bf8:	464e      	mov	r6, r9
  402bfa:	f7ff b9fd 	b.w	401ff8 <_svfprintf_r+0x220>
  402bfe:	aa25      	add	r2, sp, #148	; 0x94
  402c00:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c02:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c04:	f002 fa4a 	bl	40509c <__ssprint_r>
  402c08:	2800      	cmp	r0, #0
  402c0a:	f47f a9b7 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402c0e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c10:	46c8      	mov	r8, r9
  402c12:	f7ff ba72 	b.w	4020fa <_svfprintf_r+0x322>
  402c16:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402c18:	4622      	mov	r2, r4
  402c1a:	4620      	mov	r0, r4
  402c1c:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402c1e:	4623      	mov	r3, r4
  402c20:	4621      	mov	r1, r4
  402c22:	f002 ff37 	bl	405a94 <__aeabi_dcmpun>
  402c26:	2800      	cmp	r0, #0
  402c28:	f040 8286 	bne.w	403138 <_svfprintf_r+0x1360>
  402c2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c2e:	3301      	adds	r3, #1
  402c30:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c32:	f023 0320 	bic.w	r3, r3, #32
  402c36:	930e      	str	r3, [sp, #56]	; 0x38
  402c38:	f000 81e2 	beq.w	403000 <_svfprintf_r+0x1228>
  402c3c:	2b47      	cmp	r3, #71	; 0x47
  402c3e:	f000 811e 	beq.w	402e7e <_svfprintf_r+0x10a6>
  402c42:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402c46:	9307      	str	r3, [sp, #28]
  402c48:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402c4a:	1e1f      	subs	r7, r3, #0
  402c4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402c4e:	9308      	str	r3, [sp, #32]
  402c50:	bfbb      	ittet	lt
  402c52:	463b      	movlt	r3, r7
  402c54:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402c58:	2300      	movge	r3, #0
  402c5a:	232d      	movlt	r3, #45	; 0x2d
  402c5c:	9310      	str	r3, [sp, #64]	; 0x40
  402c5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c60:	2b66      	cmp	r3, #102	; 0x66
  402c62:	f000 81bb 	beq.w	402fdc <_svfprintf_r+0x1204>
  402c66:	2b46      	cmp	r3, #70	; 0x46
  402c68:	f000 80df 	beq.w	402e2a <_svfprintf_r+0x1052>
  402c6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c6e:	9a08      	ldr	r2, [sp, #32]
  402c70:	2b45      	cmp	r3, #69	; 0x45
  402c72:	bf0c      	ite	eq
  402c74:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402c76:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402c78:	a823      	add	r0, sp, #140	; 0x8c
  402c7a:	a920      	add	r1, sp, #128	; 0x80
  402c7c:	bf08      	it	eq
  402c7e:	1c5d      	addeq	r5, r3, #1
  402c80:	9004      	str	r0, [sp, #16]
  402c82:	9103      	str	r1, [sp, #12]
  402c84:	a81f      	add	r0, sp, #124	; 0x7c
  402c86:	2102      	movs	r1, #2
  402c88:	463b      	mov	r3, r7
  402c8a:	9002      	str	r0, [sp, #8]
  402c8c:	9501      	str	r5, [sp, #4]
  402c8e:	9100      	str	r1, [sp, #0]
  402c90:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c92:	f000 fb75 	bl	403380 <_dtoa_r>
  402c96:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c98:	2b67      	cmp	r3, #103	; 0x67
  402c9a:	4606      	mov	r6, r0
  402c9c:	f040 81e0 	bne.w	403060 <_svfprintf_r+0x1288>
  402ca0:	f01b 0f01 	tst.w	fp, #1
  402ca4:	f000 8246 	beq.w	403134 <_svfprintf_r+0x135c>
  402ca8:	1974      	adds	r4, r6, r5
  402caa:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402cac:	9808      	ldr	r0, [sp, #32]
  402cae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402cb0:	4639      	mov	r1, r7
  402cb2:	f002 febd 	bl	405a30 <__aeabi_dcmpeq>
  402cb6:	2800      	cmp	r0, #0
  402cb8:	f040 8165 	bne.w	402f86 <_svfprintf_r+0x11ae>
  402cbc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402cbe:	42a3      	cmp	r3, r4
  402cc0:	d206      	bcs.n	402cd0 <_svfprintf_r+0xef8>
  402cc2:	2130      	movs	r1, #48	; 0x30
  402cc4:	1c5a      	adds	r2, r3, #1
  402cc6:	9223      	str	r2, [sp, #140]	; 0x8c
  402cc8:	7019      	strb	r1, [r3, #0]
  402cca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402ccc:	429c      	cmp	r4, r3
  402cce:	d8f9      	bhi.n	402cc4 <_svfprintf_r+0xeec>
  402cd0:	1b9b      	subs	r3, r3, r6
  402cd2:	9313      	str	r3, [sp, #76]	; 0x4c
  402cd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402cd6:	2b47      	cmp	r3, #71	; 0x47
  402cd8:	f000 80e9 	beq.w	402eae <_svfprintf_r+0x10d6>
  402cdc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cde:	2b65      	cmp	r3, #101	; 0x65
  402ce0:	f340 81cd 	ble.w	40307e <_svfprintf_r+0x12a6>
  402ce4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ce6:	2b66      	cmp	r3, #102	; 0x66
  402ce8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402cea:	9312      	str	r3, [sp, #72]	; 0x48
  402cec:	f000 819e 	beq.w	40302c <_svfprintf_r+0x1254>
  402cf0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cf2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402cf4:	4619      	mov	r1, r3
  402cf6:	4291      	cmp	r1, r2
  402cf8:	f300 818a 	bgt.w	403010 <_svfprintf_r+0x1238>
  402cfc:	f01b 0f01 	tst.w	fp, #1
  402d00:	f040 8213 	bne.w	40312a <_svfprintf_r+0x1352>
  402d04:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402d08:	9308      	str	r3, [sp, #32]
  402d0a:	2367      	movs	r3, #103	; 0x67
  402d0c:	920e      	str	r2, [sp, #56]	; 0x38
  402d0e:	9311      	str	r3, [sp, #68]	; 0x44
  402d10:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402d12:	2b00      	cmp	r3, #0
  402d14:	f040 80c4 	bne.w	402ea0 <_svfprintf_r+0x10c8>
  402d18:	930a      	str	r3, [sp, #40]	; 0x28
  402d1a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d1e:	f7ff b973 	b.w	402008 <_svfprintf_r+0x230>
  402d22:	4635      	mov	r5, r6
  402d24:	460c      	mov	r4, r1
  402d26:	4646      	mov	r6, r8
  402d28:	4690      	mov	r8, r2
  402d2a:	3301      	adds	r3, #1
  402d2c:	443c      	add	r4, r7
  402d2e:	2b07      	cmp	r3, #7
  402d30:	9427      	str	r4, [sp, #156]	; 0x9c
  402d32:	9326      	str	r3, [sp, #152]	; 0x98
  402d34:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d38:	f73f aed1 	bgt.w	402ade <_svfprintf_r+0xd06>
  402d3c:	f108 0808 	add.w	r8, r8, #8
  402d40:	e6d7      	b.n	402af2 <_svfprintf_r+0xd1a>
  402d42:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d44:	6813      	ldr	r3, [r2, #0]
  402d46:	3204      	adds	r2, #4
  402d48:	920f      	str	r2, [sp, #60]	; 0x3c
  402d4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402d4c:	601a      	str	r2, [r3, #0]
  402d4e:	f7ff b86a 	b.w	401e26 <_svfprintf_r+0x4e>
  402d52:	aa25      	add	r2, sp, #148	; 0x94
  402d54:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d56:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d58:	f002 f9a0 	bl	40509c <__ssprint_r>
  402d5c:	2800      	cmp	r0, #0
  402d5e:	f47f a90d 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402d62:	46c8      	mov	r8, r9
  402d64:	e48d      	b.n	402682 <_svfprintf_r+0x8aa>
  402d66:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d68:	4a27      	ldr	r2, [pc, #156]	; (402e08 <_svfprintf_r+0x1030>)
  402d6a:	f8c8 2000 	str.w	r2, [r8]
  402d6e:	3301      	adds	r3, #1
  402d70:	3401      	adds	r4, #1
  402d72:	2201      	movs	r2, #1
  402d74:	2b07      	cmp	r3, #7
  402d76:	9427      	str	r4, [sp, #156]	; 0x9c
  402d78:	9326      	str	r3, [sp, #152]	; 0x98
  402d7a:	f8c8 2004 	str.w	r2, [r8, #4]
  402d7e:	dc72      	bgt.n	402e66 <_svfprintf_r+0x108e>
  402d80:	f108 0808 	add.w	r8, r8, #8
  402d84:	b929      	cbnz	r1, 402d92 <_svfprintf_r+0xfba>
  402d86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d88:	b91b      	cbnz	r3, 402d92 <_svfprintf_r+0xfba>
  402d8a:	9b07      	ldr	r3, [sp, #28]
  402d8c:	07d8      	lsls	r0, r3, #31
  402d8e:	f57f aa03 	bpl.w	402198 <_svfprintf_r+0x3c0>
  402d92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d94:	9819      	ldr	r0, [sp, #100]	; 0x64
  402d96:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402d98:	f8c8 2000 	str.w	r2, [r8]
  402d9c:	3301      	adds	r3, #1
  402d9e:	4602      	mov	r2, r0
  402da0:	4422      	add	r2, r4
  402da2:	2b07      	cmp	r3, #7
  402da4:	9227      	str	r2, [sp, #156]	; 0x9c
  402da6:	f8c8 0004 	str.w	r0, [r8, #4]
  402daa:	9326      	str	r3, [sp, #152]	; 0x98
  402dac:	f300 818d 	bgt.w	4030ca <_svfprintf_r+0x12f2>
  402db0:	f108 0808 	add.w	r8, r8, #8
  402db4:	2900      	cmp	r1, #0
  402db6:	f2c0 8165 	blt.w	403084 <_svfprintf_r+0x12ac>
  402dba:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402dbc:	f8c8 6000 	str.w	r6, [r8]
  402dc0:	3301      	adds	r3, #1
  402dc2:	188c      	adds	r4, r1, r2
  402dc4:	2b07      	cmp	r3, #7
  402dc6:	9427      	str	r4, [sp, #156]	; 0x9c
  402dc8:	9326      	str	r3, [sp, #152]	; 0x98
  402dca:	f8c8 1004 	str.w	r1, [r8, #4]
  402dce:	f77f a9e1 	ble.w	402194 <_svfprintf_r+0x3bc>
  402dd2:	e52c      	b.n	40282e <_svfprintf_r+0xa56>
  402dd4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dd6:	9909      	ldr	r1, [sp, #36]	; 0x24
  402dd8:	6813      	ldr	r3, [r2, #0]
  402dda:	17cd      	asrs	r5, r1, #31
  402ddc:	4608      	mov	r0, r1
  402dde:	3204      	adds	r2, #4
  402de0:	4629      	mov	r1, r5
  402de2:	920f      	str	r2, [sp, #60]	; 0x3c
  402de4:	e9c3 0100 	strd	r0, r1, [r3]
  402de8:	f7ff b81d 	b.w	401e26 <_svfprintf_r+0x4e>
  402dec:	aa25      	add	r2, sp, #148	; 0x94
  402dee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402df0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402df2:	f002 f953 	bl	40509c <__ssprint_r>
  402df6:	2800      	cmp	r0, #0
  402df8:	f47f a8c0 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402dfc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402dfe:	46c8      	mov	r8, r9
  402e00:	e458      	b.n	4026b4 <_svfprintf_r+0x8dc>
  402e02:	bf00      	nop
  402e04:	004068c8 	.word	0x004068c8
  402e08:	004068b4 	.word	0x004068b4
  402e0c:	2140      	movs	r1, #64	; 0x40
  402e0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e10:	f001 fa0c 	bl	40422c <_malloc_r>
  402e14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402e16:	6010      	str	r0, [r2, #0]
  402e18:	6110      	str	r0, [r2, #16]
  402e1a:	2800      	cmp	r0, #0
  402e1c:	f000 81f2 	beq.w	403204 <_svfprintf_r+0x142c>
  402e20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402e22:	2340      	movs	r3, #64	; 0x40
  402e24:	6153      	str	r3, [r2, #20]
  402e26:	f7fe bfee 	b.w	401e06 <_svfprintf_r+0x2e>
  402e2a:	a823      	add	r0, sp, #140	; 0x8c
  402e2c:	a920      	add	r1, sp, #128	; 0x80
  402e2e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402e30:	9004      	str	r0, [sp, #16]
  402e32:	9103      	str	r1, [sp, #12]
  402e34:	a81f      	add	r0, sp, #124	; 0x7c
  402e36:	2103      	movs	r1, #3
  402e38:	9002      	str	r0, [sp, #8]
  402e3a:	9a08      	ldr	r2, [sp, #32]
  402e3c:	9401      	str	r4, [sp, #4]
  402e3e:	463b      	mov	r3, r7
  402e40:	9100      	str	r1, [sp, #0]
  402e42:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e44:	f000 fa9c 	bl	403380 <_dtoa_r>
  402e48:	4625      	mov	r5, r4
  402e4a:	4606      	mov	r6, r0
  402e4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e4e:	2b46      	cmp	r3, #70	; 0x46
  402e50:	eb06 0405 	add.w	r4, r6, r5
  402e54:	f47f af29 	bne.w	402caa <_svfprintf_r+0xed2>
  402e58:	7833      	ldrb	r3, [r6, #0]
  402e5a:	2b30      	cmp	r3, #48	; 0x30
  402e5c:	f000 8178 	beq.w	403150 <_svfprintf_r+0x1378>
  402e60:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402e62:	442c      	add	r4, r5
  402e64:	e721      	b.n	402caa <_svfprintf_r+0xed2>
  402e66:	aa25      	add	r2, sp, #148	; 0x94
  402e68:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e6c:	f002 f916 	bl	40509c <__ssprint_r>
  402e70:	2800      	cmp	r0, #0
  402e72:	f47f a883 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402e76:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402e78:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e7a:	46c8      	mov	r8, r9
  402e7c:	e782      	b.n	402d84 <_svfprintf_r+0xfac>
  402e7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e80:	2b00      	cmp	r3, #0
  402e82:	bf08      	it	eq
  402e84:	2301      	moveq	r3, #1
  402e86:	930a      	str	r3, [sp, #40]	; 0x28
  402e88:	e6db      	b.n	402c42 <_svfprintf_r+0xe6a>
  402e8a:	4630      	mov	r0, r6
  402e8c:	940a      	str	r4, [sp, #40]	; 0x28
  402e8e:	f002 f897 	bl	404fc0 <strlen>
  402e92:	950f      	str	r5, [sp, #60]	; 0x3c
  402e94:	900e      	str	r0, [sp, #56]	; 0x38
  402e96:	f8cd b01c 	str.w	fp, [sp, #28]
  402e9a:	4603      	mov	r3, r0
  402e9c:	f7ff b9f9 	b.w	402292 <_svfprintf_r+0x4ba>
  402ea0:	272d      	movs	r7, #45	; 0x2d
  402ea2:	2300      	movs	r3, #0
  402ea4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402ea8:	930a      	str	r3, [sp, #40]	; 0x28
  402eaa:	f7ff b8ae 	b.w	40200a <_svfprintf_r+0x232>
  402eae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402eb0:	9312      	str	r3, [sp, #72]	; 0x48
  402eb2:	461a      	mov	r2, r3
  402eb4:	3303      	adds	r3, #3
  402eb6:	db04      	blt.n	402ec2 <_svfprintf_r+0x10ea>
  402eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402eba:	4619      	mov	r1, r3
  402ebc:	4291      	cmp	r1, r2
  402ebe:	f6bf af17 	bge.w	402cf0 <_svfprintf_r+0xf18>
  402ec2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ec4:	3b02      	subs	r3, #2
  402ec6:	9311      	str	r3, [sp, #68]	; 0x44
  402ec8:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402ecc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402ed0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ed2:	3b01      	subs	r3, #1
  402ed4:	2b00      	cmp	r3, #0
  402ed6:	931f      	str	r3, [sp, #124]	; 0x7c
  402ed8:	bfbd      	ittte	lt
  402eda:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402edc:	f1c3 0301 	rsblt	r3, r3, #1
  402ee0:	222d      	movlt	r2, #45	; 0x2d
  402ee2:	222b      	movge	r2, #43	; 0x2b
  402ee4:	2b09      	cmp	r3, #9
  402ee6:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402eea:	f340 8116 	ble.w	40311a <_svfprintf_r+0x1342>
  402eee:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402ef2:	4620      	mov	r0, r4
  402ef4:	4dab      	ldr	r5, [pc, #684]	; (4031a4 <_svfprintf_r+0x13cc>)
  402ef6:	e000      	b.n	402efa <_svfprintf_r+0x1122>
  402ef8:	4610      	mov	r0, r2
  402efa:	fb85 1203 	smull	r1, r2, r5, r3
  402efe:	17d9      	asrs	r1, r3, #31
  402f00:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402f04:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402f08:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402f0c:	3230      	adds	r2, #48	; 0x30
  402f0e:	2909      	cmp	r1, #9
  402f10:	f800 2c01 	strb.w	r2, [r0, #-1]
  402f14:	460b      	mov	r3, r1
  402f16:	f100 32ff 	add.w	r2, r0, #4294967295
  402f1a:	dced      	bgt.n	402ef8 <_svfprintf_r+0x1120>
  402f1c:	3330      	adds	r3, #48	; 0x30
  402f1e:	3802      	subs	r0, #2
  402f20:	b2d9      	uxtb	r1, r3
  402f22:	4284      	cmp	r4, r0
  402f24:	f802 1c01 	strb.w	r1, [r2, #-1]
  402f28:	f240 8165 	bls.w	4031f6 <_svfprintf_r+0x141e>
  402f2c:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402f30:	4613      	mov	r3, r2
  402f32:	e001      	b.n	402f38 <_svfprintf_r+0x1160>
  402f34:	f813 1b01 	ldrb.w	r1, [r3], #1
  402f38:	f800 1b01 	strb.w	r1, [r0], #1
  402f3c:	42a3      	cmp	r3, r4
  402f3e:	d1f9      	bne.n	402f34 <_svfprintf_r+0x115c>
  402f40:	3301      	adds	r3, #1
  402f42:	1a9b      	subs	r3, r3, r2
  402f44:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402f48:	4413      	add	r3, r2
  402f4a:	aa21      	add	r2, sp, #132	; 0x84
  402f4c:	1a9b      	subs	r3, r3, r2
  402f4e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f50:	931b      	str	r3, [sp, #108]	; 0x6c
  402f52:	2a01      	cmp	r2, #1
  402f54:	4413      	add	r3, r2
  402f56:	930e      	str	r3, [sp, #56]	; 0x38
  402f58:	f340 8119 	ble.w	40318e <_svfprintf_r+0x13b6>
  402f5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f5e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f60:	4413      	add	r3, r2
  402f62:	930e      	str	r3, [sp, #56]	; 0x38
  402f64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402f68:	9308      	str	r3, [sp, #32]
  402f6a:	2300      	movs	r3, #0
  402f6c:	9312      	str	r3, [sp, #72]	; 0x48
  402f6e:	e6cf      	b.n	402d10 <_svfprintf_r+0xf38>
  402f70:	aa25      	add	r2, sp, #148	; 0x94
  402f72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f74:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f76:	f002 f891 	bl	40509c <__ssprint_r>
  402f7a:	2800      	cmp	r0, #0
  402f7c:	f47e affe 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402f80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f82:	46c8      	mov	r8, r9
  402f84:	e4d7      	b.n	402936 <_svfprintf_r+0xb5e>
  402f86:	4623      	mov	r3, r4
  402f88:	e6a2      	b.n	402cd0 <_svfprintf_r+0xef8>
  402f8a:	aa25      	add	r2, sp, #148	; 0x94
  402f8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f90:	f002 f884 	bl	40509c <__ssprint_r>
  402f94:	2800      	cmp	r0, #0
  402f96:	f47e aff1 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402f9a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402f9c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f9e:	46c8      	mov	r8, r9
  402fa0:	e5ae      	b.n	402b00 <_svfprintf_r+0xd28>
  402fa2:	aa25      	add	r2, sp, #148	; 0x94
  402fa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fa6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fa8:	f002 f878 	bl	40509c <__ssprint_r>
  402fac:	2800      	cmp	r0, #0
  402fae:	f47e afe5 	bne.w	401f7c <_svfprintf_r+0x1a4>
  402fb2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402fb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fb6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fb8:	1a9a      	subs	r2, r3, r2
  402fba:	46c8      	mov	r8, r9
  402fbc:	e5b8      	b.n	402b30 <_svfprintf_r+0xd58>
  402fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fc0:	9612      	str	r6, [sp, #72]	; 0x48
  402fc2:	2b06      	cmp	r3, #6
  402fc4:	bf28      	it	cs
  402fc6:	2306      	movcs	r3, #6
  402fc8:	960a      	str	r6, [sp, #40]	; 0x28
  402fca:	4637      	mov	r7, r6
  402fcc:	9308      	str	r3, [sp, #32]
  402fce:	950f      	str	r5, [sp, #60]	; 0x3c
  402fd0:	f8cd b01c 	str.w	fp, [sp, #28]
  402fd4:	930e      	str	r3, [sp, #56]	; 0x38
  402fd6:	4e74      	ldr	r6, [pc, #464]	; (4031a8 <_svfprintf_r+0x13d0>)
  402fd8:	f7ff b816 	b.w	402008 <_svfprintf_r+0x230>
  402fdc:	a823      	add	r0, sp, #140	; 0x8c
  402fde:	a920      	add	r1, sp, #128	; 0x80
  402fe0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402fe2:	9004      	str	r0, [sp, #16]
  402fe4:	9103      	str	r1, [sp, #12]
  402fe6:	a81f      	add	r0, sp, #124	; 0x7c
  402fe8:	2103      	movs	r1, #3
  402fea:	9002      	str	r0, [sp, #8]
  402fec:	9a08      	ldr	r2, [sp, #32]
  402fee:	9501      	str	r5, [sp, #4]
  402ff0:	463b      	mov	r3, r7
  402ff2:	9100      	str	r1, [sp, #0]
  402ff4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ff6:	f000 f9c3 	bl	403380 <_dtoa_r>
  402ffa:	4606      	mov	r6, r0
  402ffc:	1944      	adds	r4, r0, r5
  402ffe:	e72b      	b.n	402e58 <_svfprintf_r+0x1080>
  403000:	2306      	movs	r3, #6
  403002:	930a      	str	r3, [sp, #40]	; 0x28
  403004:	e61d      	b.n	402c42 <_svfprintf_r+0xe6a>
  403006:	272d      	movs	r7, #45	; 0x2d
  403008:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40300c:	f7ff bacd 	b.w	4025aa <_svfprintf_r+0x7d2>
  403010:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403012:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403014:	4413      	add	r3, r2
  403016:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403018:	930e      	str	r3, [sp, #56]	; 0x38
  40301a:	2a00      	cmp	r2, #0
  40301c:	f340 80b0 	ble.w	403180 <_svfprintf_r+0x13a8>
  403020:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403024:	9308      	str	r3, [sp, #32]
  403026:	2367      	movs	r3, #103	; 0x67
  403028:	9311      	str	r3, [sp, #68]	; 0x44
  40302a:	e671      	b.n	402d10 <_svfprintf_r+0xf38>
  40302c:	2b00      	cmp	r3, #0
  40302e:	f340 80c3 	ble.w	4031b8 <_svfprintf_r+0x13e0>
  403032:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403034:	2a00      	cmp	r2, #0
  403036:	f040 8099 	bne.w	40316c <_svfprintf_r+0x1394>
  40303a:	f01b 0f01 	tst.w	fp, #1
  40303e:	f040 8095 	bne.w	40316c <_svfprintf_r+0x1394>
  403042:	9308      	str	r3, [sp, #32]
  403044:	930e      	str	r3, [sp, #56]	; 0x38
  403046:	e663      	b.n	402d10 <_svfprintf_r+0xf38>
  403048:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40304a:	9308      	str	r3, [sp, #32]
  40304c:	930e      	str	r3, [sp, #56]	; 0x38
  40304e:	900a      	str	r0, [sp, #40]	; 0x28
  403050:	950f      	str	r5, [sp, #60]	; 0x3c
  403052:	f8cd b01c 	str.w	fp, [sp, #28]
  403056:	9012      	str	r0, [sp, #72]	; 0x48
  403058:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40305c:	f7fe bfd4 	b.w	402008 <_svfprintf_r+0x230>
  403060:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403062:	2b47      	cmp	r3, #71	; 0x47
  403064:	f47f ae20 	bne.w	402ca8 <_svfprintf_r+0xed0>
  403068:	f01b 0f01 	tst.w	fp, #1
  40306c:	f47f aeee 	bne.w	402e4c <_svfprintf_r+0x1074>
  403070:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403072:	1b9b      	subs	r3, r3, r6
  403074:	9313      	str	r3, [sp, #76]	; 0x4c
  403076:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403078:	2b47      	cmp	r3, #71	; 0x47
  40307a:	f43f af18 	beq.w	402eae <_svfprintf_r+0x10d6>
  40307e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403080:	9312      	str	r3, [sp, #72]	; 0x48
  403082:	e721      	b.n	402ec8 <_svfprintf_r+0x10f0>
  403084:	424f      	negs	r7, r1
  403086:	3110      	adds	r1, #16
  403088:	4d48      	ldr	r5, [pc, #288]	; (4031ac <_svfprintf_r+0x13d4>)
  40308a:	da2f      	bge.n	4030ec <_svfprintf_r+0x1314>
  40308c:	2410      	movs	r4, #16
  40308e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403092:	e004      	b.n	40309e <_svfprintf_r+0x12c6>
  403094:	f108 0808 	add.w	r8, r8, #8
  403098:	3f10      	subs	r7, #16
  40309a:	2f10      	cmp	r7, #16
  40309c:	dd26      	ble.n	4030ec <_svfprintf_r+0x1314>
  40309e:	3301      	adds	r3, #1
  4030a0:	3210      	adds	r2, #16
  4030a2:	2b07      	cmp	r3, #7
  4030a4:	9227      	str	r2, [sp, #156]	; 0x9c
  4030a6:	9326      	str	r3, [sp, #152]	; 0x98
  4030a8:	f8c8 5000 	str.w	r5, [r8]
  4030ac:	f8c8 4004 	str.w	r4, [r8, #4]
  4030b0:	ddf0      	ble.n	403094 <_svfprintf_r+0x12bc>
  4030b2:	aa25      	add	r2, sp, #148	; 0x94
  4030b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030b6:	4658      	mov	r0, fp
  4030b8:	f001 fff0 	bl	40509c <__ssprint_r>
  4030bc:	2800      	cmp	r0, #0
  4030be:	f47e af5d 	bne.w	401f7c <_svfprintf_r+0x1a4>
  4030c2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030c6:	46c8      	mov	r8, r9
  4030c8:	e7e6      	b.n	403098 <_svfprintf_r+0x12c0>
  4030ca:	aa25      	add	r2, sp, #148	; 0x94
  4030cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030d0:	f001 ffe4 	bl	40509c <__ssprint_r>
  4030d4:	2800      	cmp	r0, #0
  4030d6:	f47e af51 	bne.w	401f7c <_svfprintf_r+0x1a4>
  4030da:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4030dc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030e0:	46c8      	mov	r8, r9
  4030e2:	e667      	b.n	402db4 <_svfprintf_r+0xfdc>
  4030e4:	2000      	movs	r0, #0
  4030e6:	900a      	str	r0, [sp, #40]	; 0x28
  4030e8:	f7fe bed0 	b.w	401e8c <_svfprintf_r+0xb4>
  4030ec:	3301      	adds	r3, #1
  4030ee:	443a      	add	r2, r7
  4030f0:	2b07      	cmp	r3, #7
  4030f2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4030f6:	9227      	str	r2, [sp, #156]	; 0x9c
  4030f8:	9326      	str	r3, [sp, #152]	; 0x98
  4030fa:	f108 0808 	add.w	r8, r8, #8
  4030fe:	f77f ae5c 	ble.w	402dba <_svfprintf_r+0xfe2>
  403102:	aa25      	add	r2, sp, #148	; 0x94
  403104:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403106:	980c      	ldr	r0, [sp, #48]	; 0x30
  403108:	f001 ffc8 	bl	40509c <__ssprint_r>
  40310c:	2800      	cmp	r0, #0
  40310e:	f47e af35 	bne.w	401f7c <_svfprintf_r+0x1a4>
  403112:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403114:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403116:	46c8      	mov	r8, r9
  403118:	e64f      	b.n	402dba <_svfprintf_r+0xfe2>
  40311a:	3330      	adds	r3, #48	; 0x30
  40311c:	2230      	movs	r2, #48	; 0x30
  40311e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403122:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403126:	ab22      	add	r3, sp, #136	; 0x88
  403128:	e70f      	b.n	402f4a <_svfprintf_r+0x1172>
  40312a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40312c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40312e:	4413      	add	r3, r2
  403130:	930e      	str	r3, [sp, #56]	; 0x38
  403132:	e775      	b.n	403020 <_svfprintf_r+0x1248>
  403134:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403136:	e5cb      	b.n	402cd0 <_svfprintf_r+0xef8>
  403138:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40313a:	4e1d      	ldr	r6, [pc, #116]	; (4031b0 <_svfprintf_r+0x13d8>)
  40313c:	2b00      	cmp	r3, #0
  40313e:	bfb6      	itet	lt
  403140:	272d      	movlt	r7, #45	; 0x2d
  403142:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403146:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40314a:	4b1a      	ldr	r3, [pc, #104]	; (4031b4 <_svfprintf_r+0x13dc>)
  40314c:	f7ff ba2f 	b.w	4025ae <_svfprintf_r+0x7d6>
  403150:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403152:	9808      	ldr	r0, [sp, #32]
  403154:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403156:	4639      	mov	r1, r7
  403158:	f002 fc6a 	bl	405a30 <__aeabi_dcmpeq>
  40315c:	2800      	cmp	r0, #0
  40315e:	f47f ae7f 	bne.w	402e60 <_svfprintf_r+0x1088>
  403162:	f1c5 0501 	rsb	r5, r5, #1
  403166:	951f      	str	r5, [sp, #124]	; 0x7c
  403168:	442c      	add	r4, r5
  40316a:	e59e      	b.n	402caa <_svfprintf_r+0xed2>
  40316c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40316e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403170:	4413      	add	r3, r2
  403172:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403174:	441a      	add	r2, r3
  403176:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40317a:	920e      	str	r2, [sp, #56]	; 0x38
  40317c:	9308      	str	r3, [sp, #32]
  40317e:	e5c7      	b.n	402d10 <_svfprintf_r+0xf38>
  403180:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403182:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403184:	f1c3 0301 	rsb	r3, r3, #1
  403188:	441a      	add	r2, r3
  40318a:	4613      	mov	r3, r2
  40318c:	e7d0      	b.n	403130 <_svfprintf_r+0x1358>
  40318e:	f01b 0301 	ands.w	r3, fp, #1
  403192:	9312      	str	r3, [sp, #72]	; 0x48
  403194:	f47f aee2 	bne.w	402f5c <_svfprintf_r+0x1184>
  403198:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40319a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40319e:	9308      	str	r3, [sp, #32]
  4031a0:	e5b6      	b.n	402d10 <_svfprintf_r+0xf38>
  4031a2:	bf00      	nop
  4031a4:	66666667 	.word	0x66666667
  4031a8:	004068ac 	.word	0x004068ac
  4031ac:	004068c8 	.word	0x004068c8
  4031b0:	00406880 	.word	0x00406880
  4031b4:	0040687c 	.word	0x0040687c
  4031b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031ba:	b913      	cbnz	r3, 4031c2 <_svfprintf_r+0x13ea>
  4031bc:	f01b 0f01 	tst.w	fp, #1
  4031c0:	d002      	beq.n	4031c8 <_svfprintf_r+0x13f0>
  4031c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4031c4:	3301      	adds	r3, #1
  4031c6:	e7d4      	b.n	403172 <_svfprintf_r+0x139a>
  4031c8:	2301      	movs	r3, #1
  4031ca:	e73a      	b.n	403042 <_svfprintf_r+0x126a>
  4031cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4031ce:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4031d2:	6828      	ldr	r0, [r5, #0]
  4031d4:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4031d8:	900a      	str	r0, [sp, #40]	; 0x28
  4031da:	4628      	mov	r0, r5
  4031dc:	3004      	adds	r0, #4
  4031de:	46a2      	mov	sl, r4
  4031e0:	900f      	str	r0, [sp, #60]	; 0x3c
  4031e2:	f7fe be51 	b.w	401e88 <_svfprintf_r+0xb0>
  4031e6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031ea:	f7ff b867 	b.w	4022bc <_svfprintf_r+0x4e4>
  4031ee:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031f2:	f7ff ba15 	b.w	402620 <_svfprintf_r+0x848>
  4031f6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4031fa:	e6a6      	b.n	402f4a <_svfprintf_r+0x1172>
  4031fc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403200:	f7ff b8eb 	b.w	4023da <_svfprintf_r+0x602>
  403204:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403206:	230c      	movs	r3, #12
  403208:	6013      	str	r3, [r2, #0]
  40320a:	f04f 33ff 	mov.w	r3, #4294967295
  40320e:	9309      	str	r3, [sp, #36]	; 0x24
  403210:	f7fe bebd 	b.w	401f8e <_svfprintf_r+0x1b6>
  403214:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403218:	f7ff b99a 	b.w	402550 <_svfprintf_r+0x778>
  40321c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403220:	f7ff b976 	b.w	402510 <_svfprintf_r+0x738>
  403224:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403228:	f7ff b959 	b.w	4024de <_svfprintf_r+0x706>
  40322c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403230:	f7ff b912 	b.w	402458 <_svfprintf_r+0x680>

00403234 <register_fini>:
  403234:	4b02      	ldr	r3, [pc, #8]	; (403240 <register_fini+0xc>)
  403236:	b113      	cbz	r3, 40323e <register_fini+0xa>
  403238:	4802      	ldr	r0, [pc, #8]	; (403244 <register_fini+0x10>)
  40323a:	f000 b805 	b.w	403248 <atexit>
  40323e:	4770      	bx	lr
  403240:	00000000 	.word	0x00000000
  403244:	004041d5 	.word	0x004041d5

00403248 <atexit>:
  403248:	2300      	movs	r3, #0
  40324a:	4601      	mov	r1, r0
  40324c:	461a      	mov	r2, r3
  40324e:	4618      	mov	r0, r3
  403250:	f001 bfa2 	b.w	405198 <__register_exitproc>

00403254 <quorem>:
  403254:	6902      	ldr	r2, [r0, #16]
  403256:	690b      	ldr	r3, [r1, #16]
  403258:	4293      	cmp	r3, r2
  40325a:	f300 808d 	bgt.w	403378 <quorem+0x124>
  40325e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403262:	f103 38ff 	add.w	r8, r3, #4294967295
  403266:	f101 0714 	add.w	r7, r1, #20
  40326a:	f100 0b14 	add.w	fp, r0, #20
  40326e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403272:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403276:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40327a:	b083      	sub	sp, #12
  40327c:	3201      	adds	r2, #1
  40327e:	fbb3 f9f2 	udiv	r9, r3, r2
  403282:	eb0b 0304 	add.w	r3, fp, r4
  403286:	9400      	str	r4, [sp, #0]
  403288:	eb07 0a04 	add.w	sl, r7, r4
  40328c:	9301      	str	r3, [sp, #4]
  40328e:	f1b9 0f00 	cmp.w	r9, #0
  403292:	d039      	beq.n	403308 <quorem+0xb4>
  403294:	2500      	movs	r5, #0
  403296:	462e      	mov	r6, r5
  403298:	46bc      	mov	ip, r7
  40329a:	46de      	mov	lr, fp
  40329c:	f85c 4b04 	ldr.w	r4, [ip], #4
  4032a0:	f8de 3000 	ldr.w	r3, [lr]
  4032a4:	b2a2      	uxth	r2, r4
  4032a6:	fb09 5502 	mla	r5, r9, r2, r5
  4032aa:	0c22      	lsrs	r2, r4, #16
  4032ac:	0c2c      	lsrs	r4, r5, #16
  4032ae:	fb09 4202 	mla	r2, r9, r2, r4
  4032b2:	b2ad      	uxth	r5, r5
  4032b4:	1b75      	subs	r5, r6, r5
  4032b6:	b296      	uxth	r6, r2
  4032b8:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4032bc:	fa15 f383 	uxtah	r3, r5, r3
  4032c0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4032c4:	b29b      	uxth	r3, r3
  4032c6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4032ca:	45e2      	cmp	sl, ip
  4032cc:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4032d0:	f84e 3b04 	str.w	r3, [lr], #4
  4032d4:	ea4f 4626 	mov.w	r6, r6, asr #16
  4032d8:	d2e0      	bcs.n	40329c <quorem+0x48>
  4032da:	9b00      	ldr	r3, [sp, #0]
  4032dc:	f85b 3003 	ldr.w	r3, [fp, r3]
  4032e0:	b993      	cbnz	r3, 403308 <quorem+0xb4>
  4032e2:	9c01      	ldr	r4, [sp, #4]
  4032e4:	1f23      	subs	r3, r4, #4
  4032e6:	459b      	cmp	fp, r3
  4032e8:	d20c      	bcs.n	403304 <quorem+0xb0>
  4032ea:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4032ee:	b94b      	cbnz	r3, 403304 <quorem+0xb0>
  4032f0:	f1a4 0308 	sub.w	r3, r4, #8
  4032f4:	e002      	b.n	4032fc <quorem+0xa8>
  4032f6:	681a      	ldr	r2, [r3, #0]
  4032f8:	3b04      	subs	r3, #4
  4032fa:	b91a      	cbnz	r2, 403304 <quorem+0xb0>
  4032fc:	459b      	cmp	fp, r3
  4032fe:	f108 38ff 	add.w	r8, r8, #4294967295
  403302:	d3f8      	bcc.n	4032f6 <quorem+0xa2>
  403304:	f8c0 8010 	str.w	r8, [r0, #16]
  403308:	4604      	mov	r4, r0
  40330a:	f001 fd35 	bl	404d78 <__mcmp>
  40330e:	2800      	cmp	r0, #0
  403310:	db2e      	blt.n	403370 <quorem+0x11c>
  403312:	f109 0901 	add.w	r9, r9, #1
  403316:	465d      	mov	r5, fp
  403318:	2300      	movs	r3, #0
  40331a:	f857 1b04 	ldr.w	r1, [r7], #4
  40331e:	6828      	ldr	r0, [r5, #0]
  403320:	b28a      	uxth	r2, r1
  403322:	1a9a      	subs	r2, r3, r2
  403324:	0c0b      	lsrs	r3, r1, #16
  403326:	fa12 f280 	uxtah	r2, r2, r0
  40332a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40332e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403332:	b292      	uxth	r2, r2
  403334:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403338:	45ba      	cmp	sl, r7
  40333a:	f845 2b04 	str.w	r2, [r5], #4
  40333e:	ea4f 4323 	mov.w	r3, r3, asr #16
  403342:	d2ea      	bcs.n	40331a <quorem+0xc6>
  403344:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403348:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40334c:	b982      	cbnz	r2, 403370 <quorem+0x11c>
  40334e:	1f1a      	subs	r2, r3, #4
  403350:	4593      	cmp	fp, r2
  403352:	d20b      	bcs.n	40336c <quorem+0x118>
  403354:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403358:	b942      	cbnz	r2, 40336c <quorem+0x118>
  40335a:	3b08      	subs	r3, #8
  40335c:	e002      	b.n	403364 <quorem+0x110>
  40335e:	681a      	ldr	r2, [r3, #0]
  403360:	3b04      	subs	r3, #4
  403362:	b91a      	cbnz	r2, 40336c <quorem+0x118>
  403364:	459b      	cmp	fp, r3
  403366:	f108 38ff 	add.w	r8, r8, #4294967295
  40336a:	d3f8      	bcc.n	40335e <quorem+0x10a>
  40336c:	f8c4 8010 	str.w	r8, [r4, #16]
  403370:	4648      	mov	r0, r9
  403372:	b003      	add	sp, #12
  403374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403378:	2000      	movs	r0, #0
  40337a:	4770      	bx	lr
  40337c:	0000      	movs	r0, r0
	...

00403380 <_dtoa_r>:
  403380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403384:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403386:	b09b      	sub	sp, #108	; 0x6c
  403388:	4604      	mov	r4, r0
  40338a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40338c:	4692      	mov	sl, r2
  40338e:	469b      	mov	fp, r3
  403390:	b141      	cbz	r1, 4033a4 <_dtoa_r+0x24>
  403392:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403394:	604a      	str	r2, [r1, #4]
  403396:	2301      	movs	r3, #1
  403398:	4093      	lsls	r3, r2
  40339a:	608b      	str	r3, [r1, #8]
  40339c:	f001 fb14 	bl	4049c8 <_Bfree>
  4033a0:	2300      	movs	r3, #0
  4033a2:	6423      	str	r3, [r4, #64]	; 0x40
  4033a4:	f1bb 0f00 	cmp.w	fp, #0
  4033a8:	465d      	mov	r5, fp
  4033aa:	db35      	blt.n	403418 <_dtoa_r+0x98>
  4033ac:	2300      	movs	r3, #0
  4033ae:	6033      	str	r3, [r6, #0]
  4033b0:	4b9d      	ldr	r3, [pc, #628]	; (403628 <_dtoa_r+0x2a8>)
  4033b2:	43ab      	bics	r3, r5
  4033b4:	d015      	beq.n	4033e2 <_dtoa_r+0x62>
  4033b6:	4650      	mov	r0, sl
  4033b8:	4659      	mov	r1, fp
  4033ba:	2200      	movs	r2, #0
  4033bc:	2300      	movs	r3, #0
  4033be:	f002 fb37 	bl	405a30 <__aeabi_dcmpeq>
  4033c2:	4680      	mov	r8, r0
  4033c4:	2800      	cmp	r0, #0
  4033c6:	d02d      	beq.n	403424 <_dtoa_r+0xa4>
  4033c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4033ca:	2301      	movs	r3, #1
  4033cc:	6013      	str	r3, [r2, #0]
  4033ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4033d0:	2b00      	cmp	r3, #0
  4033d2:	f000 80bd 	beq.w	403550 <_dtoa_r+0x1d0>
  4033d6:	4895      	ldr	r0, [pc, #596]	; (40362c <_dtoa_r+0x2ac>)
  4033d8:	6018      	str	r0, [r3, #0]
  4033da:	3801      	subs	r0, #1
  4033dc:	b01b      	add	sp, #108	; 0x6c
  4033de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4033e4:	f242 730f 	movw	r3, #9999	; 0x270f
  4033e8:	6013      	str	r3, [r2, #0]
  4033ea:	f1ba 0f00 	cmp.w	sl, #0
  4033ee:	d10d      	bne.n	40340c <_dtoa_r+0x8c>
  4033f0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4033f4:	b955      	cbnz	r5, 40340c <_dtoa_r+0x8c>
  4033f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4033f8:	488d      	ldr	r0, [pc, #564]	; (403630 <_dtoa_r+0x2b0>)
  4033fa:	2b00      	cmp	r3, #0
  4033fc:	d0ee      	beq.n	4033dc <_dtoa_r+0x5c>
  4033fe:	f100 0308 	add.w	r3, r0, #8
  403402:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403404:	6013      	str	r3, [r2, #0]
  403406:	b01b      	add	sp, #108	; 0x6c
  403408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40340c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40340e:	4889      	ldr	r0, [pc, #548]	; (403634 <_dtoa_r+0x2b4>)
  403410:	2b00      	cmp	r3, #0
  403412:	d0e3      	beq.n	4033dc <_dtoa_r+0x5c>
  403414:	1cc3      	adds	r3, r0, #3
  403416:	e7f4      	b.n	403402 <_dtoa_r+0x82>
  403418:	2301      	movs	r3, #1
  40341a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40341e:	6033      	str	r3, [r6, #0]
  403420:	46ab      	mov	fp, r5
  403422:	e7c5      	b.n	4033b0 <_dtoa_r+0x30>
  403424:	aa18      	add	r2, sp, #96	; 0x60
  403426:	ab19      	add	r3, sp, #100	; 0x64
  403428:	9201      	str	r2, [sp, #4]
  40342a:	9300      	str	r3, [sp, #0]
  40342c:	4652      	mov	r2, sl
  40342e:	465b      	mov	r3, fp
  403430:	4620      	mov	r0, r4
  403432:	f001 fd41 	bl	404eb8 <__d2b>
  403436:	0d2b      	lsrs	r3, r5, #20
  403438:	4681      	mov	r9, r0
  40343a:	d071      	beq.n	403520 <_dtoa_r+0x1a0>
  40343c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403440:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403444:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403446:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40344a:	4650      	mov	r0, sl
  40344c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403450:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403454:	2200      	movs	r2, #0
  403456:	4b78      	ldr	r3, [pc, #480]	; (403638 <_dtoa_r+0x2b8>)
  403458:	f7fe f80c 	bl	401474 <__aeabi_dsub>
  40345c:	a36c      	add	r3, pc, #432	; (adr r3, 403610 <_dtoa_r+0x290>)
  40345e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403462:	f7fe f9bb 	bl	4017dc <__aeabi_dmul>
  403466:	a36c      	add	r3, pc, #432	; (adr r3, 403618 <_dtoa_r+0x298>)
  403468:	e9d3 2300 	ldrd	r2, r3, [r3]
  40346c:	f7fe f804 	bl	401478 <__adddf3>
  403470:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403474:	4630      	mov	r0, r6
  403476:	f7fe f94b 	bl	401710 <__aeabi_i2d>
  40347a:	a369      	add	r3, pc, #420	; (adr r3, 403620 <_dtoa_r+0x2a0>)
  40347c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403480:	f7fe f9ac 	bl	4017dc <__aeabi_dmul>
  403484:	4602      	mov	r2, r0
  403486:	460b      	mov	r3, r1
  403488:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40348c:	f7fd fff4 	bl	401478 <__adddf3>
  403490:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403494:	f002 fb14 	bl	405ac0 <__aeabi_d2iz>
  403498:	2200      	movs	r2, #0
  40349a:	9002      	str	r0, [sp, #8]
  40349c:	2300      	movs	r3, #0
  40349e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4034a2:	f002 facf 	bl	405a44 <__aeabi_dcmplt>
  4034a6:	2800      	cmp	r0, #0
  4034a8:	f040 8173 	bne.w	403792 <_dtoa_r+0x412>
  4034ac:	9d02      	ldr	r5, [sp, #8]
  4034ae:	2d16      	cmp	r5, #22
  4034b0:	f200 815d 	bhi.w	40376e <_dtoa_r+0x3ee>
  4034b4:	4b61      	ldr	r3, [pc, #388]	; (40363c <_dtoa_r+0x2bc>)
  4034b6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4034ba:	e9d3 0100 	ldrd	r0, r1, [r3]
  4034be:	4652      	mov	r2, sl
  4034c0:	465b      	mov	r3, fp
  4034c2:	f002 fadd 	bl	405a80 <__aeabi_dcmpgt>
  4034c6:	2800      	cmp	r0, #0
  4034c8:	f000 81c5 	beq.w	403856 <_dtoa_r+0x4d6>
  4034cc:	1e6b      	subs	r3, r5, #1
  4034ce:	9302      	str	r3, [sp, #8]
  4034d0:	2300      	movs	r3, #0
  4034d2:	930e      	str	r3, [sp, #56]	; 0x38
  4034d4:	1bbf      	subs	r7, r7, r6
  4034d6:	1e7b      	subs	r3, r7, #1
  4034d8:	9306      	str	r3, [sp, #24]
  4034da:	f100 8154 	bmi.w	403786 <_dtoa_r+0x406>
  4034de:	2300      	movs	r3, #0
  4034e0:	9308      	str	r3, [sp, #32]
  4034e2:	9b02      	ldr	r3, [sp, #8]
  4034e4:	2b00      	cmp	r3, #0
  4034e6:	f2c0 8145 	blt.w	403774 <_dtoa_r+0x3f4>
  4034ea:	9a06      	ldr	r2, [sp, #24]
  4034ec:	930d      	str	r3, [sp, #52]	; 0x34
  4034ee:	4611      	mov	r1, r2
  4034f0:	4419      	add	r1, r3
  4034f2:	2300      	movs	r3, #0
  4034f4:	9106      	str	r1, [sp, #24]
  4034f6:	930c      	str	r3, [sp, #48]	; 0x30
  4034f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034fa:	2b09      	cmp	r3, #9
  4034fc:	d82a      	bhi.n	403554 <_dtoa_r+0x1d4>
  4034fe:	2b05      	cmp	r3, #5
  403500:	f340 865b 	ble.w	4041ba <_dtoa_r+0xe3a>
  403504:	3b04      	subs	r3, #4
  403506:	9324      	str	r3, [sp, #144]	; 0x90
  403508:	2500      	movs	r5, #0
  40350a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40350c:	3b02      	subs	r3, #2
  40350e:	2b03      	cmp	r3, #3
  403510:	f200 8642 	bhi.w	404198 <_dtoa_r+0xe18>
  403514:	e8df f013 	tbh	[pc, r3, lsl #1]
  403518:	02c903d4 	.word	0x02c903d4
  40351c:	046103df 	.word	0x046103df
  403520:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403522:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403524:	443e      	add	r6, r7
  403526:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40352a:	2b20      	cmp	r3, #32
  40352c:	f340 818e 	ble.w	40384c <_dtoa_r+0x4cc>
  403530:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403534:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403538:	409d      	lsls	r5, r3
  40353a:	fa2a f000 	lsr.w	r0, sl, r0
  40353e:	4328      	orrs	r0, r5
  403540:	f7fe f8d6 	bl	4016f0 <__aeabi_ui2d>
  403544:	2301      	movs	r3, #1
  403546:	3e01      	subs	r6, #1
  403548:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40354c:	9314      	str	r3, [sp, #80]	; 0x50
  40354e:	e781      	b.n	403454 <_dtoa_r+0xd4>
  403550:	483b      	ldr	r0, [pc, #236]	; (403640 <_dtoa_r+0x2c0>)
  403552:	e743      	b.n	4033dc <_dtoa_r+0x5c>
  403554:	2100      	movs	r1, #0
  403556:	6461      	str	r1, [r4, #68]	; 0x44
  403558:	4620      	mov	r0, r4
  40355a:	9125      	str	r1, [sp, #148]	; 0x94
  40355c:	f001 fa0e 	bl	40497c <_Balloc>
  403560:	f04f 33ff 	mov.w	r3, #4294967295
  403564:	930a      	str	r3, [sp, #40]	; 0x28
  403566:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403568:	930f      	str	r3, [sp, #60]	; 0x3c
  40356a:	2301      	movs	r3, #1
  40356c:	9004      	str	r0, [sp, #16]
  40356e:	6420      	str	r0, [r4, #64]	; 0x40
  403570:	9224      	str	r2, [sp, #144]	; 0x90
  403572:	930b      	str	r3, [sp, #44]	; 0x2c
  403574:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403576:	2b00      	cmp	r3, #0
  403578:	f2c0 80d9 	blt.w	40372e <_dtoa_r+0x3ae>
  40357c:	9a02      	ldr	r2, [sp, #8]
  40357e:	2a0e      	cmp	r2, #14
  403580:	f300 80d5 	bgt.w	40372e <_dtoa_r+0x3ae>
  403584:	4b2d      	ldr	r3, [pc, #180]	; (40363c <_dtoa_r+0x2bc>)
  403586:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40358a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40358e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403592:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403594:	2b00      	cmp	r3, #0
  403596:	f2c0 83ba 	blt.w	403d0e <_dtoa_r+0x98e>
  40359a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40359e:	4650      	mov	r0, sl
  4035a0:	462a      	mov	r2, r5
  4035a2:	4633      	mov	r3, r6
  4035a4:	4659      	mov	r1, fp
  4035a6:	f7fe fa43 	bl	401a30 <__aeabi_ddiv>
  4035aa:	f002 fa89 	bl	405ac0 <__aeabi_d2iz>
  4035ae:	4680      	mov	r8, r0
  4035b0:	f7fe f8ae 	bl	401710 <__aeabi_i2d>
  4035b4:	462a      	mov	r2, r5
  4035b6:	4633      	mov	r3, r6
  4035b8:	f7fe f910 	bl	4017dc <__aeabi_dmul>
  4035bc:	460b      	mov	r3, r1
  4035be:	4602      	mov	r2, r0
  4035c0:	4659      	mov	r1, fp
  4035c2:	4650      	mov	r0, sl
  4035c4:	f7fd ff56 	bl	401474 <__aeabi_dsub>
  4035c8:	9d04      	ldr	r5, [sp, #16]
  4035ca:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4035ce:	702b      	strb	r3, [r5, #0]
  4035d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035d2:	2b01      	cmp	r3, #1
  4035d4:	4606      	mov	r6, r0
  4035d6:	460f      	mov	r7, r1
  4035d8:	f105 0501 	add.w	r5, r5, #1
  4035dc:	d068      	beq.n	4036b0 <_dtoa_r+0x330>
  4035de:	2200      	movs	r2, #0
  4035e0:	4b18      	ldr	r3, [pc, #96]	; (403644 <_dtoa_r+0x2c4>)
  4035e2:	f7fe f8fb 	bl	4017dc <__aeabi_dmul>
  4035e6:	2200      	movs	r2, #0
  4035e8:	2300      	movs	r3, #0
  4035ea:	4606      	mov	r6, r0
  4035ec:	460f      	mov	r7, r1
  4035ee:	f002 fa1f 	bl	405a30 <__aeabi_dcmpeq>
  4035f2:	2800      	cmp	r0, #0
  4035f4:	f040 8088 	bne.w	403708 <_dtoa_r+0x388>
  4035f8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4035fc:	f04f 0a00 	mov.w	sl, #0
  403600:	f8df b040 	ldr.w	fp, [pc, #64]	; 403644 <_dtoa_r+0x2c4>
  403604:	940c      	str	r4, [sp, #48]	; 0x30
  403606:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40360a:	e028      	b.n	40365e <_dtoa_r+0x2de>
  40360c:	f3af 8000 	nop.w
  403610:	636f4361 	.word	0x636f4361
  403614:	3fd287a7 	.word	0x3fd287a7
  403618:	8b60c8b3 	.word	0x8b60c8b3
  40361c:	3fc68a28 	.word	0x3fc68a28
  403620:	509f79fb 	.word	0x509f79fb
  403624:	3fd34413 	.word	0x3fd34413
  403628:	7ff00000 	.word	0x7ff00000
  40362c:	004068b5 	.word	0x004068b5
  403630:	004068d8 	.word	0x004068d8
  403634:	004068e4 	.word	0x004068e4
  403638:	3ff80000 	.word	0x3ff80000
  40363c:	00406910 	.word	0x00406910
  403640:	004068b4 	.word	0x004068b4
  403644:	40240000 	.word	0x40240000
  403648:	f7fe f8c8 	bl	4017dc <__aeabi_dmul>
  40364c:	2200      	movs	r2, #0
  40364e:	2300      	movs	r3, #0
  403650:	4606      	mov	r6, r0
  403652:	460f      	mov	r7, r1
  403654:	f002 f9ec 	bl	405a30 <__aeabi_dcmpeq>
  403658:	2800      	cmp	r0, #0
  40365a:	f040 83c1 	bne.w	403de0 <_dtoa_r+0xa60>
  40365e:	4642      	mov	r2, r8
  403660:	464b      	mov	r3, r9
  403662:	4630      	mov	r0, r6
  403664:	4639      	mov	r1, r7
  403666:	f7fe f9e3 	bl	401a30 <__aeabi_ddiv>
  40366a:	f002 fa29 	bl	405ac0 <__aeabi_d2iz>
  40366e:	4604      	mov	r4, r0
  403670:	f7fe f84e 	bl	401710 <__aeabi_i2d>
  403674:	4642      	mov	r2, r8
  403676:	464b      	mov	r3, r9
  403678:	f7fe f8b0 	bl	4017dc <__aeabi_dmul>
  40367c:	4602      	mov	r2, r0
  40367e:	460b      	mov	r3, r1
  403680:	4630      	mov	r0, r6
  403682:	4639      	mov	r1, r7
  403684:	f7fd fef6 	bl	401474 <__aeabi_dsub>
  403688:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40368c:	9e04      	ldr	r6, [sp, #16]
  40368e:	f805 eb01 	strb.w	lr, [r5], #1
  403692:	eba5 0e06 	sub.w	lr, r5, r6
  403696:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403698:	45b6      	cmp	lr, r6
  40369a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40369e:	4652      	mov	r2, sl
  4036a0:	465b      	mov	r3, fp
  4036a2:	d1d1      	bne.n	403648 <_dtoa_r+0x2c8>
  4036a4:	46a0      	mov	r8, r4
  4036a6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4036aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4036ac:	4606      	mov	r6, r0
  4036ae:	460f      	mov	r7, r1
  4036b0:	4632      	mov	r2, r6
  4036b2:	463b      	mov	r3, r7
  4036b4:	4630      	mov	r0, r6
  4036b6:	4639      	mov	r1, r7
  4036b8:	f7fd fede 	bl	401478 <__adddf3>
  4036bc:	4606      	mov	r6, r0
  4036be:	460f      	mov	r7, r1
  4036c0:	4602      	mov	r2, r0
  4036c2:	460b      	mov	r3, r1
  4036c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4036c8:	f002 f9bc 	bl	405a44 <__aeabi_dcmplt>
  4036cc:	b948      	cbnz	r0, 4036e2 <_dtoa_r+0x362>
  4036ce:	4632      	mov	r2, r6
  4036d0:	463b      	mov	r3, r7
  4036d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4036d6:	f002 f9ab 	bl	405a30 <__aeabi_dcmpeq>
  4036da:	b1a8      	cbz	r0, 403708 <_dtoa_r+0x388>
  4036dc:	f018 0f01 	tst.w	r8, #1
  4036e0:	d012      	beq.n	403708 <_dtoa_r+0x388>
  4036e2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4036e6:	9a04      	ldr	r2, [sp, #16]
  4036e8:	1e6b      	subs	r3, r5, #1
  4036ea:	e004      	b.n	4036f6 <_dtoa_r+0x376>
  4036ec:	429a      	cmp	r2, r3
  4036ee:	f000 8401 	beq.w	403ef4 <_dtoa_r+0xb74>
  4036f2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4036f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4036fa:	f103 0501 	add.w	r5, r3, #1
  4036fe:	d0f5      	beq.n	4036ec <_dtoa_r+0x36c>
  403700:	f108 0801 	add.w	r8, r8, #1
  403704:	f883 8000 	strb.w	r8, [r3]
  403708:	4649      	mov	r1, r9
  40370a:	4620      	mov	r0, r4
  40370c:	f001 f95c 	bl	4049c8 <_Bfree>
  403710:	2200      	movs	r2, #0
  403712:	9b02      	ldr	r3, [sp, #8]
  403714:	702a      	strb	r2, [r5, #0]
  403716:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403718:	3301      	adds	r3, #1
  40371a:	6013      	str	r3, [r2, #0]
  40371c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40371e:	2b00      	cmp	r3, #0
  403720:	f000 839e 	beq.w	403e60 <_dtoa_r+0xae0>
  403724:	9804      	ldr	r0, [sp, #16]
  403726:	601d      	str	r5, [r3, #0]
  403728:	b01b      	add	sp, #108	; 0x6c
  40372a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40372e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403730:	2a00      	cmp	r2, #0
  403732:	d03e      	beq.n	4037b2 <_dtoa_r+0x432>
  403734:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403736:	2a01      	cmp	r2, #1
  403738:	f340 8311 	ble.w	403d5e <_dtoa_r+0x9de>
  40373c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40373e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403740:	1e5f      	subs	r7, r3, #1
  403742:	42ba      	cmp	r2, r7
  403744:	f2c0 838f 	blt.w	403e66 <_dtoa_r+0xae6>
  403748:	1bd7      	subs	r7, r2, r7
  40374a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40374c:	2b00      	cmp	r3, #0
  40374e:	f2c0 848b 	blt.w	404068 <_dtoa_r+0xce8>
  403752:	9d08      	ldr	r5, [sp, #32]
  403754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403756:	9a08      	ldr	r2, [sp, #32]
  403758:	441a      	add	r2, r3
  40375a:	9208      	str	r2, [sp, #32]
  40375c:	9a06      	ldr	r2, [sp, #24]
  40375e:	2101      	movs	r1, #1
  403760:	441a      	add	r2, r3
  403762:	4620      	mov	r0, r4
  403764:	9206      	str	r2, [sp, #24]
  403766:	f001 f9c9 	bl	404afc <__i2b>
  40376a:	4606      	mov	r6, r0
  40376c:	e024      	b.n	4037b8 <_dtoa_r+0x438>
  40376e:	2301      	movs	r3, #1
  403770:	930e      	str	r3, [sp, #56]	; 0x38
  403772:	e6af      	b.n	4034d4 <_dtoa_r+0x154>
  403774:	9a08      	ldr	r2, [sp, #32]
  403776:	9b02      	ldr	r3, [sp, #8]
  403778:	1ad2      	subs	r2, r2, r3
  40377a:	425b      	negs	r3, r3
  40377c:	930c      	str	r3, [sp, #48]	; 0x30
  40377e:	2300      	movs	r3, #0
  403780:	9208      	str	r2, [sp, #32]
  403782:	930d      	str	r3, [sp, #52]	; 0x34
  403784:	e6b8      	b.n	4034f8 <_dtoa_r+0x178>
  403786:	f1c7 0301 	rsb	r3, r7, #1
  40378a:	9308      	str	r3, [sp, #32]
  40378c:	2300      	movs	r3, #0
  40378e:	9306      	str	r3, [sp, #24]
  403790:	e6a7      	b.n	4034e2 <_dtoa_r+0x162>
  403792:	9d02      	ldr	r5, [sp, #8]
  403794:	4628      	mov	r0, r5
  403796:	f7fd ffbb 	bl	401710 <__aeabi_i2d>
  40379a:	4602      	mov	r2, r0
  40379c:	460b      	mov	r3, r1
  40379e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4037a2:	f002 f945 	bl	405a30 <__aeabi_dcmpeq>
  4037a6:	2800      	cmp	r0, #0
  4037a8:	f47f ae80 	bne.w	4034ac <_dtoa_r+0x12c>
  4037ac:	1e6b      	subs	r3, r5, #1
  4037ae:	9302      	str	r3, [sp, #8]
  4037b0:	e67c      	b.n	4034ac <_dtoa_r+0x12c>
  4037b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4037b4:	9d08      	ldr	r5, [sp, #32]
  4037b6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4037b8:	2d00      	cmp	r5, #0
  4037ba:	dd0c      	ble.n	4037d6 <_dtoa_r+0x456>
  4037bc:	9906      	ldr	r1, [sp, #24]
  4037be:	2900      	cmp	r1, #0
  4037c0:	460b      	mov	r3, r1
  4037c2:	dd08      	ble.n	4037d6 <_dtoa_r+0x456>
  4037c4:	42a9      	cmp	r1, r5
  4037c6:	9a08      	ldr	r2, [sp, #32]
  4037c8:	bfa8      	it	ge
  4037ca:	462b      	movge	r3, r5
  4037cc:	1ad2      	subs	r2, r2, r3
  4037ce:	1aed      	subs	r5, r5, r3
  4037d0:	1acb      	subs	r3, r1, r3
  4037d2:	9208      	str	r2, [sp, #32]
  4037d4:	9306      	str	r3, [sp, #24]
  4037d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4037d8:	b1d3      	cbz	r3, 403810 <_dtoa_r+0x490>
  4037da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4037dc:	2b00      	cmp	r3, #0
  4037de:	f000 82b7 	beq.w	403d50 <_dtoa_r+0x9d0>
  4037e2:	2f00      	cmp	r7, #0
  4037e4:	dd10      	ble.n	403808 <_dtoa_r+0x488>
  4037e6:	4631      	mov	r1, r6
  4037e8:	463a      	mov	r2, r7
  4037ea:	4620      	mov	r0, r4
  4037ec:	f001 fa22 	bl	404c34 <__pow5mult>
  4037f0:	464a      	mov	r2, r9
  4037f2:	4601      	mov	r1, r0
  4037f4:	4606      	mov	r6, r0
  4037f6:	4620      	mov	r0, r4
  4037f8:	f001 f98a 	bl	404b10 <__multiply>
  4037fc:	4649      	mov	r1, r9
  4037fe:	4680      	mov	r8, r0
  403800:	4620      	mov	r0, r4
  403802:	f001 f8e1 	bl	4049c8 <_Bfree>
  403806:	46c1      	mov	r9, r8
  403808:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40380a:	1bda      	subs	r2, r3, r7
  40380c:	f040 82a1 	bne.w	403d52 <_dtoa_r+0x9d2>
  403810:	2101      	movs	r1, #1
  403812:	4620      	mov	r0, r4
  403814:	f001 f972 	bl	404afc <__i2b>
  403818:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40381a:	2b00      	cmp	r3, #0
  40381c:	4680      	mov	r8, r0
  40381e:	dd1c      	ble.n	40385a <_dtoa_r+0x4da>
  403820:	4601      	mov	r1, r0
  403822:	461a      	mov	r2, r3
  403824:	4620      	mov	r0, r4
  403826:	f001 fa05 	bl	404c34 <__pow5mult>
  40382a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40382c:	2b01      	cmp	r3, #1
  40382e:	4680      	mov	r8, r0
  403830:	f340 8254 	ble.w	403cdc <_dtoa_r+0x95c>
  403834:	2300      	movs	r3, #0
  403836:	930c      	str	r3, [sp, #48]	; 0x30
  403838:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40383c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403840:	6918      	ldr	r0, [r3, #16]
  403842:	f001 f90b 	bl	404a5c <__hi0bits>
  403846:	f1c0 0020 	rsb	r0, r0, #32
  40384a:	e010      	b.n	40386e <_dtoa_r+0x4ee>
  40384c:	f1c3 0520 	rsb	r5, r3, #32
  403850:	fa0a f005 	lsl.w	r0, sl, r5
  403854:	e674      	b.n	403540 <_dtoa_r+0x1c0>
  403856:	900e      	str	r0, [sp, #56]	; 0x38
  403858:	e63c      	b.n	4034d4 <_dtoa_r+0x154>
  40385a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40385c:	2b01      	cmp	r3, #1
  40385e:	f340 8287 	ble.w	403d70 <_dtoa_r+0x9f0>
  403862:	2300      	movs	r3, #0
  403864:	930c      	str	r3, [sp, #48]	; 0x30
  403866:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403868:	2001      	movs	r0, #1
  40386a:	2b00      	cmp	r3, #0
  40386c:	d1e4      	bne.n	403838 <_dtoa_r+0x4b8>
  40386e:	9a06      	ldr	r2, [sp, #24]
  403870:	4410      	add	r0, r2
  403872:	f010 001f 	ands.w	r0, r0, #31
  403876:	f000 80a1 	beq.w	4039bc <_dtoa_r+0x63c>
  40387a:	f1c0 0320 	rsb	r3, r0, #32
  40387e:	2b04      	cmp	r3, #4
  403880:	f340 849e 	ble.w	4041c0 <_dtoa_r+0xe40>
  403884:	9b08      	ldr	r3, [sp, #32]
  403886:	f1c0 001c 	rsb	r0, r0, #28
  40388a:	4403      	add	r3, r0
  40388c:	9308      	str	r3, [sp, #32]
  40388e:	4613      	mov	r3, r2
  403890:	4403      	add	r3, r0
  403892:	4405      	add	r5, r0
  403894:	9306      	str	r3, [sp, #24]
  403896:	9b08      	ldr	r3, [sp, #32]
  403898:	2b00      	cmp	r3, #0
  40389a:	dd05      	ble.n	4038a8 <_dtoa_r+0x528>
  40389c:	4649      	mov	r1, r9
  40389e:	461a      	mov	r2, r3
  4038a0:	4620      	mov	r0, r4
  4038a2:	f001 fa17 	bl	404cd4 <__lshift>
  4038a6:	4681      	mov	r9, r0
  4038a8:	9b06      	ldr	r3, [sp, #24]
  4038aa:	2b00      	cmp	r3, #0
  4038ac:	dd05      	ble.n	4038ba <_dtoa_r+0x53a>
  4038ae:	4641      	mov	r1, r8
  4038b0:	461a      	mov	r2, r3
  4038b2:	4620      	mov	r0, r4
  4038b4:	f001 fa0e 	bl	404cd4 <__lshift>
  4038b8:	4680      	mov	r8, r0
  4038ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4038bc:	2b00      	cmp	r3, #0
  4038be:	f040 8086 	bne.w	4039ce <_dtoa_r+0x64e>
  4038c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038c4:	2b00      	cmp	r3, #0
  4038c6:	f340 8266 	ble.w	403d96 <_dtoa_r+0xa16>
  4038ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4038cc:	2b00      	cmp	r3, #0
  4038ce:	f000 8098 	beq.w	403a02 <_dtoa_r+0x682>
  4038d2:	2d00      	cmp	r5, #0
  4038d4:	dd05      	ble.n	4038e2 <_dtoa_r+0x562>
  4038d6:	4631      	mov	r1, r6
  4038d8:	462a      	mov	r2, r5
  4038da:	4620      	mov	r0, r4
  4038dc:	f001 f9fa 	bl	404cd4 <__lshift>
  4038e0:	4606      	mov	r6, r0
  4038e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4038e4:	2b00      	cmp	r3, #0
  4038e6:	f040 8337 	bne.w	403f58 <_dtoa_r+0xbd8>
  4038ea:	9606      	str	r6, [sp, #24]
  4038ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038ee:	9a04      	ldr	r2, [sp, #16]
  4038f0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4038f4:	3b01      	subs	r3, #1
  4038f6:	18d3      	adds	r3, r2, r3
  4038f8:	930b      	str	r3, [sp, #44]	; 0x2c
  4038fa:	f00a 0301 	and.w	r3, sl, #1
  4038fe:	930c      	str	r3, [sp, #48]	; 0x30
  403900:	4617      	mov	r7, r2
  403902:	46c2      	mov	sl, r8
  403904:	4651      	mov	r1, sl
  403906:	4648      	mov	r0, r9
  403908:	f7ff fca4 	bl	403254 <quorem>
  40390c:	4631      	mov	r1, r6
  40390e:	4605      	mov	r5, r0
  403910:	4648      	mov	r0, r9
  403912:	f001 fa31 	bl	404d78 <__mcmp>
  403916:	465a      	mov	r2, fp
  403918:	900a      	str	r0, [sp, #40]	; 0x28
  40391a:	4651      	mov	r1, sl
  40391c:	4620      	mov	r0, r4
  40391e:	f001 fa47 	bl	404db0 <__mdiff>
  403922:	68c2      	ldr	r2, [r0, #12]
  403924:	4680      	mov	r8, r0
  403926:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40392a:	2a00      	cmp	r2, #0
  40392c:	f040 822b 	bne.w	403d86 <_dtoa_r+0xa06>
  403930:	4601      	mov	r1, r0
  403932:	4648      	mov	r0, r9
  403934:	9308      	str	r3, [sp, #32]
  403936:	f001 fa1f 	bl	404d78 <__mcmp>
  40393a:	4641      	mov	r1, r8
  40393c:	9006      	str	r0, [sp, #24]
  40393e:	4620      	mov	r0, r4
  403940:	f001 f842 	bl	4049c8 <_Bfree>
  403944:	9a06      	ldr	r2, [sp, #24]
  403946:	9b08      	ldr	r3, [sp, #32]
  403948:	b932      	cbnz	r2, 403958 <_dtoa_r+0x5d8>
  40394a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40394c:	b921      	cbnz	r1, 403958 <_dtoa_r+0x5d8>
  40394e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403950:	2a00      	cmp	r2, #0
  403952:	f000 83ef 	beq.w	404134 <_dtoa_r+0xdb4>
  403956:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403958:	990a      	ldr	r1, [sp, #40]	; 0x28
  40395a:	2900      	cmp	r1, #0
  40395c:	f2c0 829f 	blt.w	403e9e <_dtoa_r+0xb1e>
  403960:	d105      	bne.n	40396e <_dtoa_r+0x5ee>
  403962:	9924      	ldr	r1, [sp, #144]	; 0x90
  403964:	b919      	cbnz	r1, 40396e <_dtoa_r+0x5ee>
  403966:	990c      	ldr	r1, [sp, #48]	; 0x30
  403968:	2900      	cmp	r1, #0
  40396a:	f000 8298 	beq.w	403e9e <_dtoa_r+0xb1e>
  40396e:	2a00      	cmp	r2, #0
  403970:	f300 8306 	bgt.w	403f80 <_dtoa_r+0xc00>
  403974:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403976:	703b      	strb	r3, [r7, #0]
  403978:	f107 0801 	add.w	r8, r7, #1
  40397c:	4297      	cmp	r7, r2
  40397e:	4645      	mov	r5, r8
  403980:	f000 830c 	beq.w	403f9c <_dtoa_r+0xc1c>
  403984:	4649      	mov	r1, r9
  403986:	2300      	movs	r3, #0
  403988:	220a      	movs	r2, #10
  40398a:	4620      	mov	r0, r4
  40398c:	f001 f826 	bl	4049dc <__multadd>
  403990:	455e      	cmp	r6, fp
  403992:	4681      	mov	r9, r0
  403994:	4631      	mov	r1, r6
  403996:	f04f 0300 	mov.w	r3, #0
  40399a:	f04f 020a 	mov.w	r2, #10
  40399e:	4620      	mov	r0, r4
  4039a0:	f000 81eb 	beq.w	403d7a <_dtoa_r+0x9fa>
  4039a4:	f001 f81a 	bl	4049dc <__multadd>
  4039a8:	4659      	mov	r1, fp
  4039aa:	4606      	mov	r6, r0
  4039ac:	2300      	movs	r3, #0
  4039ae:	220a      	movs	r2, #10
  4039b0:	4620      	mov	r0, r4
  4039b2:	f001 f813 	bl	4049dc <__multadd>
  4039b6:	4647      	mov	r7, r8
  4039b8:	4683      	mov	fp, r0
  4039ba:	e7a3      	b.n	403904 <_dtoa_r+0x584>
  4039bc:	201c      	movs	r0, #28
  4039be:	9b08      	ldr	r3, [sp, #32]
  4039c0:	4403      	add	r3, r0
  4039c2:	9308      	str	r3, [sp, #32]
  4039c4:	9b06      	ldr	r3, [sp, #24]
  4039c6:	4403      	add	r3, r0
  4039c8:	4405      	add	r5, r0
  4039ca:	9306      	str	r3, [sp, #24]
  4039cc:	e763      	b.n	403896 <_dtoa_r+0x516>
  4039ce:	4641      	mov	r1, r8
  4039d0:	4648      	mov	r0, r9
  4039d2:	f001 f9d1 	bl	404d78 <__mcmp>
  4039d6:	2800      	cmp	r0, #0
  4039d8:	f6bf af73 	bge.w	4038c2 <_dtoa_r+0x542>
  4039dc:	9f02      	ldr	r7, [sp, #8]
  4039de:	4649      	mov	r1, r9
  4039e0:	2300      	movs	r3, #0
  4039e2:	220a      	movs	r2, #10
  4039e4:	4620      	mov	r0, r4
  4039e6:	3f01      	subs	r7, #1
  4039e8:	9702      	str	r7, [sp, #8]
  4039ea:	f000 fff7 	bl	4049dc <__multadd>
  4039ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4039f0:	4681      	mov	r9, r0
  4039f2:	2b00      	cmp	r3, #0
  4039f4:	f040 83b6 	bne.w	404164 <_dtoa_r+0xde4>
  4039f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4039fa:	2b00      	cmp	r3, #0
  4039fc:	f340 83bf 	ble.w	40417e <_dtoa_r+0xdfe>
  403a00:	930a      	str	r3, [sp, #40]	; 0x28
  403a02:	f8dd b010 	ldr.w	fp, [sp, #16]
  403a06:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403a08:	465d      	mov	r5, fp
  403a0a:	e002      	b.n	403a12 <_dtoa_r+0x692>
  403a0c:	f000 ffe6 	bl	4049dc <__multadd>
  403a10:	4681      	mov	r9, r0
  403a12:	4641      	mov	r1, r8
  403a14:	4648      	mov	r0, r9
  403a16:	f7ff fc1d 	bl	403254 <quorem>
  403a1a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403a1e:	f805 ab01 	strb.w	sl, [r5], #1
  403a22:	eba5 030b 	sub.w	r3, r5, fp
  403a26:	42bb      	cmp	r3, r7
  403a28:	f04f 020a 	mov.w	r2, #10
  403a2c:	f04f 0300 	mov.w	r3, #0
  403a30:	4649      	mov	r1, r9
  403a32:	4620      	mov	r0, r4
  403a34:	dbea      	blt.n	403a0c <_dtoa_r+0x68c>
  403a36:	9b04      	ldr	r3, [sp, #16]
  403a38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403a3a:	2a01      	cmp	r2, #1
  403a3c:	bfac      	ite	ge
  403a3e:	189b      	addge	r3, r3, r2
  403a40:	3301      	addlt	r3, #1
  403a42:	461d      	mov	r5, r3
  403a44:	f04f 0b00 	mov.w	fp, #0
  403a48:	4649      	mov	r1, r9
  403a4a:	2201      	movs	r2, #1
  403a4c:	4620      	mov	r0, r4
  403a4e:	f001 f941 	bl	404cd4 <__lshift>
  403a52:	4641      	mov	r1, r8
  403a54:	4681      	mov	r9, r0
  403a56:	f001 f98f 	bl	404d78 <__mcmp>
  403a5a:	2800      	cmp	r0, #0
  403a5c:	f340 823d 	ble.w	403eda <_dtoa_r+0xb5a>
  403a60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403a64:	9904      	ldr	r1, [sp, #16]
  403a66:	1e6b      	subs	r3, r5, #1
  403a68:	e004      	b.n	403a74 <_dtoa_r+0x6f4>
  403a6a:	428b      	cmp	r3, r1
  403a6c:	f000 81ae 	beq.w	403dcc <_dtoa_r+0xa4c>
  403a70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403a74:	2a39      	cmp	r2, #57	; 0x39
  403a76:	f103 0501 	add.w	r5, r3, #1
  403a7a:	d0f6      	beq.n	403a6a <_dtoa_r+0x6ea>
  403a7c:	3201      	adds	r2, #1
  403a7e:	701a      	strb	r2, [r3, #0]
  403a80:	4641      	mov	r1, r8
  403a82:	4620      	mov	r0, r4
  403a84:	f000 ffa0 	bl	4049c8 <_Bfree>
  403a88:	2e00      	cmp	r6, #0
  403a8a:	f43f ae3d 	beq.w	403708 <_dtoa_r+0x388>
  403a8e:	f1bb 0f00 	cmp.w	fp, #0
  403a92:	d005      	beq.n	403aa0 <_dtoa_r+0x720>
  403a94:	45b3      	cmp	fp, r6
  403a96:	d003      	beq.n	403aa0 <_dtoa_r+0x720>
  403a98:	4659      	mov	r1, fp
  403a9a:	4620      	mov	r0, r4
  403a9c:	f000 ff94 	bl	4049c8 <_Bfree>
  403aa0:	4631      	mov	r1, r6
  403aa2:	4620      	mov	r0, r4
  403aa4:	f000 ff90 	bl	4049c8 <_Bfree>
  403aa8:	e62e      	b.n	403708 <_dtoa_r+0x388>
  403aaa:	2300      	movs	r3, #0
  403aac:	930b      	str	r3, [sp, #44]	; 0x2c
  403aae:	9b02      	ldr	r3, [sp, #8]
  403ab0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403ab2:	4413      	add	r3, r2
  403ab4:	930f      	str	r3, [sp, #60]	; 0x3c
  403ab6:	3301      	adds	r3, #1
  403ab8:	2b01      	cmp	r3, #1
  403aba:	461f      	mov	r7, r3
  403abc:	461e      	mov	r6, r3
  403abe:	930a      	str	r3, [sp, #40]	; 0x28
  403ac0:	bfb8      	it	lt
  403ac2:	2701      	movlt	r7, #1
  403ac4:	2100      	movs	r1, #0
  403ac6:	2f17      	cmp	r7, #23
  403ac8:	6461      	str	r1, [r4, #68]	; 0x44
  403aca:	d90a      	bls.n	403ae2 <_dtoa_r+0x762>
  403acc:	2201      	movs	r2, #1
  403ace:	2304      	movs	r3, #4
  403ad0:	005b      	lsls	r3, r3, #1
  403ad2:	f103 0014 	add.w	r0, r3, #20
  403ad6:	4287      	cmp	r7, r0
  403ad8:	4611      	mov	r1, r2
  403ada:	f102 0201 	add.w	r2, r2, #1
  403ade:	d2f7      	bcs.n	403ad0 <_dtoa_r+0x750>
  403ae0:	6461      	str	r1, [r4, #68]	; 0x44
  403ae2:	4620      	mov	r0, r4
  403ae4:	f000 ff4a 	bl	40497c <_Balloc>
  403ae8:	2e0e      	cmp	r6, #14
  403aea:	9004      	str	r0, [sp, #16]
  403aec:	6420      	str	r0, [r4, #64]	; 0x40
  403aee:	f63f ad41 	bhi.w	403574 <_dtoa_r+0x1f4>
  403af2:	2d00      	cmp	r5, #0
  403af4:	f43f ad3e 	beq.w	403574 <_dtoa_r+0x1f4>
  403af8:	9902      	ldr	r1, [sp, #8]
  403afa:	2900      	cmp	r1, #0
  403afc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403b00:	f340 8202 	ble.w	403f08 <_dtoa_r+0xb88>
  403b04:	4bb8      	ldr	r3, [pc, #736]	; (403de8 <_dtoa_r+0xa68>)
  403b06:	f001 020f 	and.w	r2, r1, #15
  403b0a:	110d      	asrs	r5, r1, #4
  403b0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b10:	06e9      	lsls	r1, r5, #27
  403b12:	e9d3 6700 	ldrd	r6, r7, [r3]
  403b16:	f140 81ae 	bpl.w	403e76 <_dtoa_r+0xaf6>
  403b1a:	4bb4      	ldr	r3, [pc, #720]	; (403dec <_dtoa_r+0xa6c>)
  403b1c:	4650      	mov	r0, sl
  403b1e:	4659      	mov	r1, fp
  403b20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403b24:	f7fd ff84 	bl	401a30 <__aeabi_ddiv>
  403b28:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403b2c:	f005 050f 	and.w	r5, r5, #15
  403b30:	f04f 0a03 	mov.w	sl, #3
  403b34:	b18d      	cbz	r5, 403b5a <_dtoa_r+0x7da>
  403b36:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403dec <_dtoa_r+0xa6c>
  403b3a:	07ea      	lsls	r2, r5, #31
  403b3c:	d509      	bpl.n	403b52 <_dtoa_r+0x7d2>
  403b3e:	4630      	mov	r0, r6
  403b40:	4639      	mov	r1, r7
  403b42:	e9d8 2300 	ldrd	r2, r3, [r8]
  403b46:	f7fd fe49 	bl	4017dc <__aeabi_dmul>
  403b4a:	f10a 0a01 	add.w	sl, sl, #1
  403b4e:	4606      	mov	r6, r0
  403b50:	460f      	mov	r7, r1
  403b52:	106d      	asrs	r5, r5, #1
  403b54:	f108 0808 	add.w	r8, r8, #8
  403b58:	d1ef      	bne.n	403b3a <_dtoa_r+0x7ba>
  403b5a:	463b      	mov	r3, r7
  403b5c:	4632      	mov	r2, r6
  403b5e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403b62:	f7fd ff65 	bl	401a30 <__aeabi_ddiv>
  403b66:	4607      	mov	r7, r0
  403b68:	4688      	mov	r8, r1
  403b6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403b6c:	b143      	cbz	r3, 403b80 <_dtoa_r+0x800>
  403b6e:	2200      	movs	r2, #0
  403b70:	4b9f      	ldr	r3, [pc, #636]	; (403df0 <_dtoa_r+0xa70>)
  403b72:	4638      	mov	r0, r7
  403b74:	4641      	mov	r1, r8
  403b76:	f001 ff65 	bl	405a44 <__aeabi_dcmplt>
  403b7a:	2800      	cmp	r0, #0
  403b7c:	f040 8286 	bne.w	40408c <_dtoa_r+0xd0c>
  403b80:	4650      	mov	r0, sl
  403b82:	f7fd fdc5 	bl	401710 <__aeabi_i2d>
  403b86:	463a      	mov	r2, r7
  403b88:	4643      	mov	r3, r8
  403b8a:	f7fd fe27 	bl	4017dc <__aeabi_dmul>
  403b8e:	4b99      	ldr	r3, [pc, #612]	; (403df4 <_dtoa_r+0xa74>)
  403b90:	2200      	movs	r2, #0
  403b92:	f7fd fc71 	bl	401478 <__adddf3>
  403b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b98:	4605      	mov	r5, r0
  403b9a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403b9e:	2b00      	cmp	r3, #0
  403ba0:	f000 813e 	beq.w	403e20 <_dtoa_r+0xaa0>
  403ba4:	9b02      	ldr	r3, [sp, #8]
  403ba6:	9315      	str	r3, [sp, #84]	; 0x54
  403ba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403baa:	9312      	str	r3, [sp, #72]	; 0x48
  403bac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403bae:	2b00      	cmp	r3, #0
  403bb0:	f000 81fa 	beq.w	403fa8 <_dtoa_r+0xc28>
  403bb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403bb6:	4b8c      	ldr	r3, [pc, #560]	; (403de8 <_dtoa_r+0xa68>)
  403bb8:	498f      	ldr	r1, [pc, #572]	; (403df8 <_dtoa_r+0xa78>)
  403bba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403bbe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403bc2:	2000      	movs	r0, #0
  403bc4:	f7fd ff34 	bl	401a30 <__aeabi_ddiv>
  403bc8:	462a      	mov	r2, r5
  403bca:	4633      	mov	r3, r6
  403bcc:	f7fd fc52 	bl	401474 <__aeabi_dsub>
  403bd0:	4682      	mov	sl, r0
  403bd2:	468b      	mov	fp, r1
  403bd4:	4638      	mov	r0, r7
  403bd6:	4641      	mov	r1, r8
  403bd8:	f001 ff72 	bl	405ac0 <__aeabi_d2iz>
  403bdc:	4605      	mov	r5, r0
  403bde:	f7fd fd97 	bl	401710 <__aeabi_i2d>
  403be2:	4602      	mov	r2, r0
  403be4:	460b      	mov	r3, r1
  403be6:	4638      	mov	r0, r7
  403be8:	4641      	mov	r1, r8
  403bea:	f7fd fc43 	bl	401474 <__aeabi_dsub>
  403bee:	3530      	adds	r5, #48	; 0x30
  403bf0:	fa5f f885 	uxtb.w	r8, r5
  403bf4:	9d04      	ldr	r5, [sp, #16]
  403bf6:	4606      	mov	r6, r0
  403bf8:	460f      	mov	r7, r1
  403bfa:	f885 8000 	strb.w	r8, [r5]
  403bfe:	4602      	mov	r2, r0
  403c00:	460b      	mov	r3, r1
  403c02:	4650      	mov	r0, sl
  403c04:	4659      	mov	r1, fp
  403c06:	3501      	adds	r5, #1
  403c08:	f001 ff3a 	bl	405a80 <__aeabi_dcmpgt>
  403c0c:	2800      	cmp	r0, #0
  403c0e:	d154      	bne.n	403cba <_dtoa_r+0x93a>
  403c10:	4632      	mov	r2, r6
  403c12:	463b      	mov	r3, r7
  403c14:	2000      	movs	r0, #0
  403c16:	4976      	ldr	r1, [pc, #472]	; (403df0 <_dtoa_r+0xa70>)
  403c18:	f7fd fc2c 	bl	401474 <__aeabi_dsub>
  403c1c:	4602      	mov	r2, r0
  403c1e:	460b      	mov	r3, r1
  403c20:	4650      	mov	r0, sl
  403c22:	4659      	mov	r1, fp
  403c24:	f001 ff2c 	bl	405a80 <__aeabi_dcmpgt>
  403c28:	2800      	cmp	r0, #0
  403c2a:	f040 8270 	bne.w	40410e <_dtoa_r+0xd8e>
  403c2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403c30:	2a01      	cmp	r2, #1
  403c32:	f000 8111 	beq.w	403e58 <_dtoa_r+0xad8>
  403c36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c38:	9a04      	ldr	r2, [sp, #16]
  403c3a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403c3e:	4413      	add	r3, r2
  403c40:	4699      	mov	r9, r3
  403c42:	e00d      	b.n	403c60 <_dtoa_r+0x8e0>
  403c44:	2000      	movs	r0, #0
  403c46:	496a      	ldr	r1, [pc, #424]	; (403df0 <_dtoa_r+0xa70>)
  403c48:	f7fd fc14 	bl	401474 <__aeabi_dsub>
  403c4c:	4652      	mov	r2, sl
  403c4e:	465b      	mov	r3, fp
  403c50:	f001 fef8 	bl	405a44 <__aeabi_dcmplt>
  403c54:	2800      	cmp	r0, #0
  403c56:	f040 8258 	bne.w	40410a <_dtoa_r+0xd8a>
  403c5a:	454d      	cmp	r5, r9
  403c5c:	f000 80fa 	beq.w	403e54 <_dtoa_r+0xad4>
  403c60:	4650      	mov	r0, sl
  403c62:	4659      	mov	r1, fp
  403c64:	2200      	movs	r2, #0
  403c66:	4b65      	ldr	r3, [pc, #404]	; (403dfc <_dtoa_r+0xa7c>)
  403c68:	f7fd fdb8 	bl	4017dc <__aeabi_dmul>
  403c6c:	2200      	movs	r2, #0
  403c6e:	4b63      	ldr	r3, [pc, #396]	; (403dfc <_dtoa_r+0xa7c>)
  403c70:	4682      	mov	sl, r0
  403c72:	468b      	mov	fp, r1
  403c74:	4630      	mov	r0, r6
  403c76:	4639      	mov	r1, r7
  403c78:	f7fd fdb0 	bl	4017dc <__aeabi_dmul>
  403c7c:	460f      	mov	r7, r1
  403c7e:	4606      	mov	r6, r0
  403c80:	f001 ff1e 	bl	405ac0 <__aeabi_d2iz>
  403c84:	4680      	mov	r8, r0
  403c86:	f7fd fd43 	bl	401710 <__aeabi_i2d>
  403c8a:	4602      	mov	r2, r0
  403c8c:	460b      	mov	r3, r1
  403c8e:	4630      	mov	r0, r6
  403c90:	4639      	mov	r1, r7
  403c92:	f7fd fbef 	bl	401474 <__aeabi_dsub>
  403c96:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403c9a:	fa5f f888 	uxtb.w	r8, r8
  403c9e:	4652      	mov	r2, sl
  403ca0:	465b      	mov	r3, fp
  403ca2:	f805 8b01 	strb.w	r8, [r5], #1
  403ca6:	4606      	mov	r6, r0
  403ca8:	460f      	mov	r7, r1
  403caa:	f001 fecb 	bl	405a44 <__aeabi_dcmplt>
  403cae:	4632      	mov	r2, r6
  403cb0:	463b      	mov	r3, r7
  403cb2:	2800      	cmp	r0, #0
  403cb4:	d0c6      	beq.n	403c44 <_dtoa_r+0x8c4>
  403cb6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403cba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403cbc:	9302      	str	r3, [sp, #8]
  403cbe:	e523      	b.n	403708 <_dtoa_r+0x388>
  403cc0:	2300      	movs	r3, #0
  403cc2:	930b      	str	r3, [sp, #44]	; 0x2c
  403cc4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403cc6:	2b00      	cmp	r3, #0
  403cc8:	f340 80dc 	ble.w	403e84 <_dtoa_r+0xb04>
  403ccc:	461f      	mov	r7, r3
  403cce:	461e      	mov	r6, r3
  403cd0:	930f      	str	r3, [sp, #60]	; 0x3c
  403cd2:	930a      	str	r3, [sp, #40]	; 0x28
  403cd4:	e6f6      	b.n	403ac4 <_dtoa_r+0x744>
  403cd6:	2301      	movs	r3, #1
  403cd8:	930b      	str	r3, [sp, #44]	; 0x2c
  403cda:	e7f3      	b.n	403cc4 <_dtoa_r+0x944>
  403cdc:	f1ba 0f00 	cmp.w	sl, #0
  403ce0:	f47f ada8 	bne.w	403834 <_dtoa_r+0x4b4>
  403ce4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403ce8:	2b00      	cmp	r3, #0
  403cea:	f47f adba 	bne.w	403862 <_dtoa_r+0x4e2>
  403cee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403cf2:	0d3f      	lsrs	r7, r7, #20
  403cf4:	053f      	lsls	r7, r7, #20
  403cf6:	2f00      	cmp	r7, #0
  403cf8:	f000 820d 	beq.w	404116 <_dtoa_r+0xd96>
  403cfc:	9b08      	ldr	r3, [sp, #32]
  403cfe:	3301      	adds	r3, #1
  403d00:	9308      	str	r3, [sp, #32]
  403d02:	9b06      	ldr	r3, [sp, #24]
  403d04:	3301      	adds	r3, #1
  403d06:	9306      	str	r3, [sp, #24]
  403d08:	2301      	movs	r3, #1
  403d0a:	930c      	str	r3, [sp, #48]	; 0x30
  403d0c:	e5ab      	b.n	403866 <_dtoa_r+0x4e6>
  403d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d10:	2b00      	cmp	r3, #0
  403d12:	f73f ac42 	bgt.w	40359a <_dtoa_r+0x21a>
  403d16:	f040 8221 	bne.w	40415c <_dtoa_r+0xddc>
  403d1a:	2200      	movs	r2, #0
  403d1c:	4b38      	ldr	r3, [pc, #224]	; (403e00 <_dtoa_r+0xa80>)
  403d1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d22:	f7fd fd5b 	bl	4017dc <__aeabi_dmul>
  403d26:	4652      	mov	r2, sl
  403d28:	465b      	mov	r3, fp
  403d2a:	f001 fe9f 	bl	405a6c <__aeabi_dcmpge>
  403d2e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403d32:	4646      	mov	r6, r8
  403d34:	2800      	cmp	r0, #0
  403d36:	d041      	beq.n	403dbc <_dtoa_r+0xa3c>
  403d38:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d3a:	9d04      	ldr	r5, [sp, #16]
  403d3c:	43db      	mvns	r3, r3
  403d3e:	9302      	str	r3, [sp, #8]
  403d40:	4641      	mov	r1, r8
  403d42:	4620      	mov	r0, r4
  403d44:	f000 fe40 	bl	4049c8 <_Bfree>
  403d48:	2e00      	cmp	r6, #0
  403d4a:	f43f acdd 	beq.w	403708 <_dtoa_r+0x388>
  403d4e:	e6a7      	b.n	403aa0 <_dtoa_r+0x720>
  403d50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d52:	4649      	mov	r1, r9
  403d54:	4620      	mov	r0, r4
  403d56:	f000 ff6d 	bl	404c34 <__pow5mult>
  403d5a:	4681      	mov	r9, r0
  403d5c:	e558      	b.n	403810 <_dtoa_r+0x490>
  403d5e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403d60:	2a00      	cmp	r2, #0
  403d62:	f000 8187 	beq.w	404074 <_dtoa_r+0xcf4>
  403d66:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403d6a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403d6c:	9d08      	ldr	r5, [sp, #32]
  403d6e:	e4f2      	b.n	403756 <_dtoa_r+0x3d6>
  403d70:	f1ba 0f00 	cmp.w	sl, #0
  403d74:	f47f ad75 	bne.w	403862 <_dtoa_r+0x4e2>
  403d78:	e7b4      	b.n	403ce4 <_dtoa_r+0x964>
  403d7a:	f000 fe2f 	bl	4049dc <__multadd>
  403d7e:	4647      	mov	r7, r8
  403d80:	4606      	mov	r6, r0
  403d82:	4683      	mov	fp, r0
  403d84:	e5be      	b.n	403904 <_dtoa_r+0x584>
  403d86:	4601      	mov	r1, r0
  403d88:	4620      	mov	r0, r4
  403d8a:	9306      	str	r3, [sp, #24]
  403d8c:	f000 fe1c 	bl	4049c8 <_Bfree>
  403d90:	2201      	movs	r2, #1
  403d92:	9b06      	ldr	r3, [sp, #24]
  403d94:	e5e0      	b.n	403958 <_dtoa_r+0x5d8>
  403d96:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d98:	2b02      	cmp	r3, #2
  403d9a:	f77f ad96 	ble.w	4038ca <_dtoa_r+0x54a>
  403d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403da0:	2b00      	cmp	r3, #0
  403da2:	d1c9      	bne.n	403d38 <_dtoa_r+0x9b8>
  403da4:	4641      	mov	r1, r8
  403da6:	2205      	movs	r2, #5
  403da8:	4620      	mov	r0, r4
  403daa:	f000 fe17 	bl	4049dc <__multadd>
  403dae:	4601      	mov	r1, r0
  403db0:	4680      	mov	r8, r0
  403db2:	4648      	mov	r0, r9
  403db4:	f000 ffe0 	bl	404d78 <__mcmp>
  403db8:	2800      	cmp	r0, #0
  403dba:	ddbd      	ble.n	403d38 <_dtoa_r+0x9b8>
  403dbc:	9a02      	ldr	r2, [sp, #8]
  403dbe:	9904      	ldr	r1, [sp, #16]
  403dc0:	2331      	movs	r3, #49	; 0x31
  403dc2:	3201      	adds	r2, #1
  403dc4:	9202      	str	r2, [sp, #8]
  403dc6:	700b      	strb	r3, [r1, #0]
  403dc8:	1c4d      	adds	r5, r1, #1
  403dca:	e7b9      	b.n	403d40 <_dtoa_r+0x9c0>
  403dcc:	9a02      	ldr	r2, [sp, #8]
  403dce:	3201      	adds	r2, #1
  403dd0:	9202      	str	r2, [sp, #8]
  403dd2:	9a04      	ldr	r2, [sp, #16]
  403dd4:	2331      	movs	r3, #49	; 0x31
  403dd6:	7013      	strb	r3, [r2, #0]
  403dd8:	e652      	b.n	403a80 <_dtoa_r+0x700>
  403dda:	2301      	movs	r3, #1
  403ddc:	930b      	str	r3, [sp, #44]	; 0x2c
  403dde:	e666      	b.n	403aae <_dtoa_r+0x72e>
  403de0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403de4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403de6:	e48f      	b.n	403708 <_dtoa_r+0x388>
  403de8:	00406910 	.word	0x00406910
  403dec:	004068e8 	.word	0x004068e8
  403df0:	3ff00000 	.word	0x3ff00000
  403df4:	401c0000 	.word	0x401c0000
  403df8:	3fe00000 	.word	0x3fe00000
  403dfc:	40240000 	.word	0x40240000
  403e00:	40140000 	.word	0x40140000
  403e04:	4650      	mov	r0, sl
  403e06:	f7fd fc83 	bl	401710 <__aeabi_i2d>
  403e0a:	463a      	mov	r2, r7
  403e0c:	4643      	mov	r3, r8
  403e0e:	f7fd fce5 	bl	4017dc <__aeabi_dmul>
  403e12:	2200      	movs	r2, #0
  403e14:	4bc1      	ldr	r3, [pc, #772]	; (40411c <_dtoa_r+0xd9c>)
  403e16:	f7fd fb2f 	bl	401478 <__adddf3>
  403e1a:	4605      	mov	r5, r0
  403e1c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403e20:	4641      	mov	r1, r8
  403e22:	2200      	movs	r2, #0
  403e24:	4bbe      	ldr	r3, [pc, #760]	; (404120 <_dtoa_r+0xda0>)
  403e26:	4638      	mov	r0, r7
  403e28:	f7fd fb24 	bl	401474 <__aeabi_dsub>
  403e2c:	462a      	mov	r2, r5
  403e2e:	4633      	mov	r3, r6
  403e30:	4682      	mov	sl, r0
  403e32:	468b      	mov	fp, r1
  403e34:	f001 fe24 	bl	405a80 <__aeabi_dcmpgt>
  403e38:	4680      	mov	r8, r0
  403e3a:	2800      	cmp	r0, #0
  403e3c:	f040 8110 	bne.w	404060 <_dtoa_r+0xce0>
  403e40:	462a      	mov	r2, r5
  403e42:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403e46:	4650      	mov	r0, sl
  403e48:	4659      	mov	r1, fp
  403e4a:	f001 fdfb 	bl	405a44 <__aeabi_dcmplt>
  403e4e:	b118      	cbz	r0, 403e58 <_dtoa_r+0xad8>
  403e50:	4646      	mov	r6, r8
  403e52:	e771      	b.n	403d38 <_dtoa_r+0x9b8>
  403e54:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e58:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403e5c:	f7ff bb8a 	b.w	403574 <_dtoa_r+0x1f4>
  403e60:	9804      	ldr	r0, [sp, #16]
  403e62:	f7ff babb 	b.w	4033dc <_dtoa_r+0x5c>
  403e66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403e6a:	970c      	str	r7, [sp, #48]	; 0x30
  403e6c:	1afb      	subs	r3, r7, r3
  403e6e:	441a      	add	r2, r3
  403e70:	920d      	str	r2, [sp, #52]	; 0x34
  403e72:	2700      	movs	r7, #0
  403e74:	e469      	b.n	40374a <_dtoa_r+0x3ca>
  403e76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403e7a:	f04f 0a02 	mov.w	sl, #2
  403e7e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403e82:	e657      	b.n	403b34 <_dtoa_r+0x7b4>
  403e84:	2100      	movs	r1, #0
  403e86:	2301      	movs	r3, #1
  403e88:	6461      	str	r1, [r4, #68]	; 0x44
  403e8a:	4620      	mov	r0, r4
  403e8c:	9325      	str	r3, [sp, #148]	; 0x94
  403e8e:	f000 fd75 	bl	40497c <_Balloc>
  403e92:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e94:	9004      	str	r0, [sp, #16]
  403e96:	6420      	str	r0, [r4, #64]	; 0x40
  403e98:	930a      	str	r3, [sp, #40]	; 0x28
  403e9a:	930f      	str	r3, [sp, #60]	; 0x3c
  403e9c:	e629      	b.n	403af2 <_dtoa_r+0x772>
  403e9e:	2a00      	cmp	r2, #0
  403ea0:	46d0      	mov	r8, sl
  403ea2:	f8cd b018 	str.w	fp, [sp, #24]
  403ea6:	469a      	mov	sl, r3
  403ea8:	dd11      	ble.n	403ece <_dtoa_r+0xb4e>
  403eaa:	4649      	mov	r1, r9
  403eac:	2201      	movs	r2, #1
  403eae:	4620      	mov	r0, r4
  403eb0:	f000 ff10 	bl	404cd4 <__lshift>
  403eb4:	4641      	mov	r1, r8
  403eb6:	4681      	mov	r9, r0
  403eb8:	f000 ff5e 	bl	404d78 <__mcmp>
  403ebc:	2800      	cmp	r0, #0
  403ebe:	f340 8146 	ble.w	40414e <_dtoa_r+0xdce>
  403ec2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403ec6:	f000 8106 	beq.w	4040d6 <_dtoa_r+0xd56>
  403eca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403ece:	46b3      	mov	fp, r6
  403ed0:	f887 a000 	strb.w	sl, [r7]
  403ed4:	1c7d      	adds	r5, r7, #1
  403ed6:	9e06      	ldr	r6, [sp, #24]
  403ed8:	e5d2      	b.n	403a80 <_dtoa_r+0x700>
  403eda:	d104      	bne.n	403ee6 <_dtoa_r+0xb66>
  403edc:	f01a 0f01 	tst.w	sl, #1
  403ee0:	d001      	beq.n	403ee6 <_dtoa_r+0xb66>
  403ee2:	e5bd      	b.n	403a60 <_dtoa_r+0x6e0>
  403ee4:	4615      	mov	r5, r2
  403ee6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403eea:	2b30      	cmp	r3, #48	; 0x30
  403eec:	f105 32ff 	add.w	r2, r5, #4294967295
  403ef0:	d0f8      	beq.n	403ee4 <_dtoa_r+0xb64>
  403ef2:	e5c5      	b.n	403a80 <_dtoa_r+0x700>
  403ef4:	9904      	ldr	r1, [sp, #16]
  403ef6:	2230      	movs	r2, #48	; 0x30
  403ef8:	700a      	strb	r2, [r1, #0]
  403efa:	9a02      	ldr	r2, [sp, #8]
  403efc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403f00:	3201      	adds	r2, #1
  403f02:	9202      	str	r2, [sp, #8]
  403f04:	f7ff bbfc 	b.w	403700 <_dtoa_r+0x380>
  403f08:	f000 80bb 	beq.w	404082 <_dtoa_r+0xd02>
  403f0c:	9b02      	ldr	r3, [sp, #8]
  403f0e:	425d      	negs	r5, r3
  403f10:	4b84      	ldr	r3, [pc, #528]	; (404124 <_dtoa_r+0xda4>)
  403f12:	f005 020f 	and.w	r2, r5, #15
  403f16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403f22:	f7fd fc5b 	bl	4017dc <__aeabi_dmul>
  403f26:	112d      	asrs	r5, r5, #4
  403f28:	4607      	mov	r7, r0
  403f2a:	4688      	mov	r8, r1
  403f2c:	f000 812c 	beq.w	404188 <_dtoa_r+0xe08>
  403f30:	4e7d      	ldr	r6, [pc, #500]	; (404128 <_dtoa_r+0xda8>)
  403f32:	f04f 0a02 	mov.w	sl, #2
  403f36:	07eb      	lsls	r3, r5, #31
  403f38:	d509      	bpl.n	403f4e <_dtoa_r+0xbce>
  403f3a:	4638      	mov	r0, r7
  403f3c:	4641      	mov	r1, r8
  403f3e:	e9d6 2300 	ldrd	r2, r3, [r6]
  403f42:	f7fd fc4b 	bl	4017dc <__aeabi_dmul>
  403f46:	f10a 0a01 	add.w	sl, sl, #1
  403f4a:	4607      	mov	r7, r0
  403f4c:	4688      	mov	r8, r1
  403f4e:	106d      	asrs	r5, r5, #1
  403f50:	f106 0608 	add.w	r6, r6, #8
  403f54:	d1ef      	bne.n	403f36 <_dtoa_r+0xbb6>
  403f56:	e608      	b.n	403b6a <_dtoa_r+0x7ea>
  403f58:	6871      	ldr	r1, [r6, #4]
  403f5a:	4620      	mov	r0, r4
  403f5c:	f000 fd0e 	bl	40497c <_Balloc>
  403f60:	6933      	ldr	r3, [r6, #16]
  403f62:	3302      	adds	r3, #2
  403f64:	009a      	lsls	r2, r3, #2
  403f66:	4605      	mov	r5, r0
  403f68:	f106 010c 	add.w	r1, r6, #12
  403f6c:	300c      	adds	r0, #12
  403f6e:	f000 fc5f 	bl	404830 <memcpy>
  403f72:	4629      	mov	r1, r5
  403f74:	2201      	movs	r2, #1
  403f76:	4620      	mov	r0, r4
  403f78:	f000 feac 	bl	404cd4 <__lshift>
  403f7c:	9006      	str	r0, [sp, #24]
  403f7e:	e4b5      	b.n	4038ec <_dtoa_r+0x56c>
  403f80:	2b39      	cmp	r3, #57	; 0x39
  403f82:	f8cd b018 	str.w	fp, [sp, #24]
  403f86:	46d0      	mov	r8, sl
  403f88:	f000 80a5 	beq.w	4040d6 <_dtoa_r+0xd56>
  403f8c:	f103 0a01 	add.w	sl, r3, #1
  403f90:	46b3      	mov	fp, r6
  403f92:	f887 a000 	strb.w	sl, [r7]
  403f96:	1c7d      	adds	r5, r7, #1
  403f98:	9e06      	ldr	r6, [sp, #24]
  403f9a:	e571      	b.n	403a80 <_dtoa_r+0x700>
  403f9c:	465a      	mov	r2, fp
  403f9e:	46d0      	mov	r8, sl
  403fa0:	46b3      	mov	fp, r6
  403fa2:	469a      	mov	sl, r3
  403fa4:	4616      	mov	r6, r2
  403fa6:	e54f      	b.n	403a48 <_dtoa_r+0x6c8>
  403fa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403faa:	495e      	ldr	r1, [pc, #376]	; (404124 <_dtoa_r+0xda4>)
  403fac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403fb0:	462a      	mov	r2, r5
  403fb2:	4633      	mov	r3, r6
  403fb4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403fb8:	f7fd fc10 	bl	4017dc <__aeabi_dmul>
  403fbc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403fc0:	4638      	mov	r0, r7
  403fc2:	4641      	mov	r1, r8
  403fc4:	f001 fd7c 	bl	405ac0 <__aeabi_d2iz>
  403fc8:	4605      	mov	r5, r0
  403fca:	f7fd fba1 	bl	401710 <__aeabi_i2d>
  403fce:	460b      	mov	r3, r1
  403fd0:	4602      	mov	r2, r0
  403fd2:	4641      	mov	r1, r8
  403fd4:	4638      	mov	r0, r7
  403fd6:	f7fd fa4d 	bl	401474 <__aeabi_dsub>
  403fda:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fdc:	460f      	mov	r7, r1
  403fde:	9904      	ldr	r1, [sp, #16]
  403fe0:	3530      	adds	r5, #48	; 0x30
  403fe2:	2b01      	cmp	r3, #1
  403fe4:	700d      	strb	r5, [r1, #0]
  403fe6:	4606      	mov	r6, r0
  403fe8:	f101 0501 	add.w	r5, r1, #1
  403fec:	d026      	beq.n	40403c <_dtoa_r+0xcbc>
  403fee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403ff0:	9a04      	ldr	r2, [sp, #16]
  403ff2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404130 <_dtoa_r+0xdb0>
  403ff6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403ffa:	4413      	add	r3, r2
  403ffc:	f04f 0a00 	mov.w	sl, #0
  404000:	4699      	mov	r9, r3
  404002:	4652      	mov	r2, sl
  404004:	465b      	mov	r3, fp
  404006:	4630      	mov	r0, r6
  404008:	4639      	mov	r1, r7
  40400a:	f7fd fbe7 	bl	4017dc <__aeabi_dmul>
  40400e:	460f      	mov	r7, r1
  404010:	4606      	mov	r6, r0
  404012:	f001 fd55 	bl	405ac0 <__aeabi_d2iz>
  404016:	4680      	mov	r8, r0
  404018:	f7fd fb7a 	bl	401710 <__aeabi_i2d>
  40401c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404020:	4602      	mov	r2, r0
  404022:	460b      	mov	r3, r1
  404024:	4630      	mov	r0, r6
  404026:	4639      	mov	r1, r7
  404028:	f7fd fa24 	bl	401474 <__aeabi_dsub>
  40402c:	f805 8b01 	strb.w	r8, [r5], #1
  404030:	454d      	cmp	r5, r9
  404032:	4606      	mov	r6, r0
  404034:	460f      	mov	r7, r1
  404036:	d1e4      	bne.n	404002 <_dtoa_r+0xc82>
  404038:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40403c:	4b3b      	ldr	r3, [pc, #236]	; (40412c <_dtoa_r+0xdac>)
  40403e:	2200      	movs	r2, #0
  404040:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404044:	f7fd fa18 	bl	401478 <__adddf3>
  404048:	4632      	mov	r2, r6
  40404a:	463b      	mov	r3, r7
  40404c:	f001 fcfa 	bl	405a44 <__aeabi_dcmplt>
  404050:	2800      	cmp	r0, #0
  404052:	d046      	beq.n	4040e2 <_dtoa_r+0xd62>
  404054:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404056:	9302      	str	r3, [sp, #8]
  404058:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40405c:	f7ff bb43 	b.w	4036e6 <_dtoa_r+0x366>
  404060:	f04f 0800 	mov.w	r8, #0
  404064:	4646      	mov	r6, r8
  404066:	e6a9      	b.n	403dbc <_dtoa_r+0xa3c>
  404068:	9b08      	ldr	r3, [sp, #32]
  40406a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40406c:	1a9d      	subs	r5, r3, r2
  40406e:	2300      	movs	r3, #0
  404070:	f7ff bb71 	b.w	403756 <_dtoa_r+0x3d6>
  404074:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404076:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404078:	9d08      	ldr	r5, [sp, #32]
  40407a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40407e:	f7ff bb6a 	b.w	403756 <_dtoa_r+0x3d6>
  404082:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404086:	f04f 0a02 	mov.w	sl, #2
  40408a:	e56e      	b.n	403b6a <_dtoa_r+0x7ea>
  40408c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40408e:	2b00      	cmp	r3, #0
  404090:	f43f aeb8 	beq.w	403e04 <_dtoa_r+0xa84>
  404094:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404096:	2b00      	cmp	r3, #0
  404098:	f77f aede 	ble.w	403e58 <_dtoa_r+0xad8>
  40409c:	2200      	movs	r2, #0
  40409e:	4b24      	ldr	r3, [pc, #144]	; (404130 <_dtoa_r+0xdb0>)
  4040a0:	4638      	mov	r0, r7
  4040a2:	4641      	mov	r1, r8
  4040a4:	f7fd fb9a 	bl	4017dc <__aeabi_dmul>
  4040a8:	4607      	mov	r7, r0
  4040aa:	4688      	mov	r8, r1
  4040ac:	f10a 0001 	add.w	r0, sl, #1
  4040b0:	f7fd fb2e 	bl	401710 <__aeabi_i2d>
  4040b4:	463a      	mov	r2, r7
  4040b6:	4643      	mov	r3, r8
  4040b8:	f7fd fb90 	bl	4017dc <__aeabi_dmul>
  4040bc:	2200      	movs	r2, #0
  4040be:	4b17      	ldr	r3, [pc, #92]	; (40411c <_dtoa_r+0xd9c>)
  4040c0:	f7fd f9da 	bl	401478 <__adddf3>
  4040c4:	9a02      	ldr	r2, [sp, #8]
  4040c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040c8:	9312      	str	r3, [sp, #72]	; 0x48
  4040ca:	3a01      	subs	r2, #1
  4040cc:	4605      	mov	r5, r0
  4040ce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4040d2:	9215      	str	r2, [sp, #84]	; 0x54
  4040d4:	e56a      	b.n	403bac <_dtoa_r+0x82c>
  4040d6:	2239      	movs	r2, #57	; 0x39
  4040d8:	46b3      	mov	fp, r6
  4040da:	703a      	strb	r2, [r7, #0]
  4040dc:	9e06      	ldr	r6, [sp, #24]
  4040de:	1c7d      	adds	r5, r7, #1
  4040e0:	e4c0      	b.n	403a64 <_dtoa_r+0x6e4>
  4040e2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4040e6:	2000      	movs	r0, #0
  4040e8:	4910      	ldr	r1, [pc, #64]	; (40412c <_dtoa_r+0xdac>)
  4040ea:	f7fd f9c3 	bl	401474 <__aeabi_dsub>
  4040ee:	4632      	mov	r2, r6
  4040f0:	463b      	mov	r3, r7
  4040f2:	f001 fcc5 	bl	405a80 <__aeabi_dcmpgt>
  4040f6:	b908      	cbnz	r0, 4040fc <_dtoa_r+0xd7c>
  4040f8:	e6ae      	b.n	403e58 <_dtoa_r+0xad8>
  4040fa:	4615      	mov	r5, r2
  4040fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404100:	2b30      	cmp	r3, #48	; 0x30
  404102:	f105 32ff 	add.w	r2, r5, #4294967295
  404106:	d0f8      	beq.n	4040fa <_dtoa_r+0xd7a>
  404108:	e5d7      	b.n	403cba <_dtoa_r+0x93a>
  40410a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40410e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404110:	9302      	str	r3, [sp, #8]
  404112:	f7ff bae8 	b.w	4036e6 <_dtoa_r+0x366>
  404116:	970c      	str	r7, [sp, #48]	; 0x30
  404118:	f7ff bba5 	b.w	403866 <_dtoa_r+0x4e6>
  40411c:	401c0000 	.word	0x401c0000
  404120:	40140000 	.word	0x40140000
  404124:	00406910 	.word	0x00406910
  404128:	004068e8 	.word	0x004068e8
  40412c:	3fe00000 	.word	0x3fe00000
  404130:	40240000 	.word	0x40240000
  404134:	2b39      	cmp	r3, #57	; 0x39
  404136:	f8cd b018 	str.w	fp, [sp, #24]
  40413a:	46d0      	mov	r8, sl
  40413c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404140:	469a      	mov	sl, r3
  404142:	d0c8      	beq.n	4040d6 <_dtoa_r+0xd56>
  404144:	f1bb 0f00 	cmp.w	fp, #0
  404148:	f73f aebf 	bgt.w	403eca <_dtoa_r+0xb4a>
  40414c:	e6bf      	b.n	403ece <_dtoa_r+0xb4e>
  40414e:	f47f aebe 	bne.w	403ece <_dtoa_r+0xb4e>
  404152:	f01a 0f01 	tst.w	sl, #1
  404156:	f43f aeba 	beq.w	403ece <_dtoa_r+0xb4e>
  40415a:	e6b2      	b.n	403ec2 <_dtoa_r+0xb42>
  40415c:	f04f 0800 	mov.w	r8, #0
  404160:	4646      	mov	r6, r8
  404162:	e5e9      	b.n	403d38 <_dtoa_r+0x9b8>
  404164:	4631      	mov	r1, r6
  404166:	2300      	movs	r3, #0
  404168:	220a      	movs	r2, #10
  40416a:	4620      	mov	r0, r4
  40416c:	f000 fc36 	bl	4049dc <__multadd>
  404170:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404172:	2b00      	cmp	r3, #0
  404174:	4606      	mov	r6, r0
  404176:	dd0a      	ble.n	40418e <_dtoa_r+0xe0e>
  404178:	930a      	str	r3, [sp, #40]	; 0x28
  40417a:	f7ff bbaa 	b.w	4038d2 <_dtoa_r+0x552>
  40417e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404180:	2b02      	cmp	r3, #2
  404182:	dc23      	bgt.n	4041cc <_dtoa_r+0xe4c>
  404184:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404186:	e43b      	b.n	403a00 <_dtoa_r+0x680>
  404188:	f04f 0a02 	mov.w	sl, #2
  40418c:	e4ed      	b.n	403b6a <_dtoa_r+0x7ea>
  40418e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404190:	2b02      	cmp	r3, #2
  404192:	dc1b      	bgt.n	4041cc <_dtoa_r+0xe4c>
  404194:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404196:	e7ef      	b.n	404178 <_dtoa_r+0xdf8>
  404198:	2500      	movs	r5, #0
  40419a:	6465      	str	r5, [r4, #68]	; 0x44
  40419c:	4629      	mov	r1, r5
  40419e:	4620      	mov	r0, r4
  4041a0:	f000 fbec 	bl	40497c <_Balloc>
  4041a4:	f04f 33ff 	mov.w	r3, #4294967295
  4041a8:	930a      	str	r3, [sp, #40]	; 0x28
  4041aa:	930f      	str	r3, [sp, #60]	; 0x3c
  4041ac:	2301      	movs	r3, #1
  4041ae:	9004      	str	r0, [sp, #16]
  4041b0:	9525      	str	r5, [sp, #148]	; 0x94
  4041b2:	6420      	str	r0, [r4, #64]	; 0x40
  4041b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4041b6:	f7ff b9dd 	b.w	403574 <_dtoa_r+0x1f4>
  4041ba:	2501      	movs	r5, #1
  4041bc:	f7ff b9a5 	b.w	40350a <_dtoa_r+0x18a>
  4041c0:	f43f ab69 	beq.w	403896 <_dtoa_r+0x516>
  4041c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4041c8:	f7ff bbf9 	b.w	4039be <_dtoa_r+0x63e>
  4041cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041ce:	930a      	str	r3, [sp, #40]	; 0x28
  4041d0:	e5e5      	b.n	403d9e <_dtoa_r+0xa1e>
  4041d2:	bf00      	nop

004041d4 <__libc_fini_array>:
  4041d4:	b538      	push	{r3, r4, r5, lr}
  4041d6:	4c0a      	ldr	r4, [pc, #40]	; (404200 <__libc_fini_array+0x2c>)
  4041d8:	4d0a      	ldr	r5, [pc, #40]	; (404204 <__libc_fini_array+0x30>)
  4041da:	1b64      	subs	r4, r4, r5
  4041dc:	10a4      	asrs	r4, r4, #2
  4041de:	d00a      	beq.n	4041f6 <__libc_fini_array+0x22>
  4041e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4041e4:	3b01      	subs	r3, #1
  4041e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4041ea:	3c01      	subs	r4, #1
  4041ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4041f0:	4798      	blx	r3
  4041f2:	2c00      	cmp	r4, #0
  4041f4:	d1f9      	bne.n	4041ea <__libc_fini_array+0x16>
  4041f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4041fa:	f002 bc87 	b.w	406b0c <_fini>
  4041fe:	bf00      	nop
  404200:	00406b1c 	.word	0x00406b1c
  404204:	00406b18 	.word	0x00406b18

00404208 <_localeconv_r>:
  404208:	4a04      	ldr	r2, [pc, #16]	; (40421c <_localeconv_r+0x14>)
  40420a:	4b05      	ldr	r3, [pc, #20]	; (404220 <_localeconv_r+0x18>)
  40420c:	6812      	ldr	r2, [r2, #0]
  40420e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404210:	2800      	cmp	r0, #0
  404212:	bf08      	it	eq
  404214:	4618      	moveq	r0, r3
  404216:	30f0      	adds	r0, #240	; 0xf0
  404218:	4770      	bx	lr
  40421a:	bf00      	nop
  40421c:	20400028 	.word	0x20400028
  404220:	2040086c 	.word	0x2040086c

00404224 <__retarget_lock_acquire_recursive>:
  404224:	4770      	bx	lr
  404226:	bf00      	nop

00404228 <__retarget_lock_release_recursive>:
  404228:	4770      	bx	lr
  40422a:	bf00      	nop

0040422c <_malloc_r>:
  40422c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404230:	f101 060b 	add.w	r6, r1, #11
  404234:	2e16      	cmp	r6, #22
  404236:	b083      	sub	sp, #12
  404238:	4605      	mov	r5, r0
  40423a:	f240 809e 	bls.w	40437a <_malloc_r+0x14e>
  40423e:	f036 0607 	bics.w	r6, r6, #7
  404242:	f100 80bd 	bmi.w	4043c0 <_malloc_r+0x194>
  404246:	42b1      	cmp	r1, r6
  404248:	f200 80ba 	bhi.w	4043c0 <_malloc_r+0x194>
  40424c:	f000 fb8a 	bl	404964 <__malloc_lock>
  404250:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404254:	f0c0 8293 	bcc.w	40477e <_malloc_r+0x552>
  404258:	0a73      	lsrs	r3, r6, #9
  40425a:	f000 80b8 	beq.w	4043ce <_malloc_r+0x1a2>
  40425e:	2b04      	cmp	r3, #4
  404260:	f200 8179 	bhi.w	404556 <_malloc_r+0x32a>
  404264:	09b3      	lsrs	r3, r6, #6
  404266:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40426a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40426e:	00c3      	lsls	r3, r0, #3
  404270:	4fbf      	ldr	r7, [pc, #764]	; (404570 <_malloc_r+0x344>)
  404272:	443b      	add	r3, r7
  404274:	f1a3 0108 	sub.w	r1, r3, #8
  404278:	685c      	ldr	r4, [r3, #4]
  40427a:	42a1      	cmp	r1, r4
  40427c:	d106      	bne.n	40428c <_malloc_r+0x60>
  40427e:	e00c      	b.n	40429a <_malloc_r+0x6e>
  404280:	2a00      	cmp	r2, #0
  404282:	f280 80aa 	bge.w	4043da <_malloc_r+0x1ae>
  404286:	68e4      	ldr	r4, [r4, #12]
  404288:	42a1      	cmp	r1, r4
  40428a:	d006      	beq.n	40429a <_malloc_r+0x6e>
  40428c:	6863      	ldr	r3, [r4, #4]
  40428e:	f023 0303 	bic.w	r3, r3, #3
  404292:	1b9a      	subs	r2, r3, r6
  404294:	2a0f      	cmp	r2, #15
  404296:	ddf3      	ble.n	404280 <_malloc_r+0x54>
  404298:	4670      	mov	r0, lr
  40429a:	693c      	ldr	r4, [r7, #16]
  40429c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404584 <_malloc_r+0x358>
  4042a0:	4574      	cmp	r4, lr
  4042a2:	f000 81ab 	beq.w	4045fc <_malloc_r+0x3d0>
  4042a6:	6863      	ldr	r3, [r4, #4]
  4042a8:	f023 0303 	bic.w	r3, r3, #3
  4042ac:	1b9a      	subs	r2, r3, r6
  4042ae:	2a0f      	cmp	r2, #15
  4042b0:	f300 8190 	bgt.w	4045d4 <_malloc_r+0x3a8>
  4042b4:	2a00      	cmp	r2, #0
  4042b6:	f8c7 e014 	str.w	lr, [r7, #20]
  4042ba:	f8c7 e010 	str.w	lr, [r7, #16]
  4042be:	f280 809d 	bge.w	4043fc <_malloc_r+0x1d0>
  4042c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4042c6:	f080 8161 	bcs.w	40458c <_malloc_r+0x360>
  4042ca:	08db      	lsrs	r3, r3, #3
  4042cc:	f103 0c01 	add.w	ip, r3, #1
  4042d0:	1099      	asrs	r1, r3, #2
  4042d2:	687a      	ldr	r2, [r7, #4]
  4042d4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4042d8:	f8c4 8008 	str.w	r8, [r4, #8]
  4042dc:	2301      	movs	r3, #1
  4042de:	408b      	lsls	r3, r1
  4042e0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4042e4:	4313      	orrs	r3, r2
  4042e6:	3908      	subs	r1, #8
  4042e8:	60e1      	str	r1, [r4, #12]
  4042ea:	607b      	str	r3, [r7, #4]
  4042ec:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4042f0:	f8c8 400c 	str.w	r4, [r8, #12]
  4042f4:	1082      	asrs	r2, r0, #2
  4042f6:	2401      	movs	r4, #1
  4042f8:	4094      	lsls	r4, r2
  4042fa:	429c      	cmp	r4, r3
  4042fc:	f200 808b 	bhi.w	404416 <_malloc_r+0x1ea>
  404300:	421c      	tst	r4, r3
  404302:	d106      	bne.n	404312 <_malloc_r+0xe6>
  404304:	f020 0003 	bic.w	r0, r0, #3
  404308:	0064      	lsls	r4, r4, #1
  40430a:	421c      	tst	r4, r3
  40430c:	f100 0004 	add.w	r0, r0, #4
  404310:	d0fa      	beq.n	404308 <_malloc_r+0xdc>
  404312:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404316:	46cc      	mov	ip, r9
  404318:	4680      	mov	r8, r0
  40431a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40431e:	459c      	cmp	ip, r3
  404320:	d107      	bne.n	404332 <_malloc_r+0x106>
  404322:	e16d      	b.n	404600 <_malloc_r+0x3d4>
  404324:	2a00      	cmp	r2, #0
  404326:	f280 817b 	bge.w	404620 <_malloc_r+0x3f4>
  40432a:	68db      	ldr	r3, [r3, #12]
  40432c:	459c      	cmp	ip, r3
  40432e:	f000 8167 	beq.w	404600 <_malloc_r+0x3d4>
  404332:	6859      	ldr	r1, [r3, #4]
  404334:	f021 0103 	bic.w	r1, r1, #3
  404338:	1b8a      	subs	r2, r1, r6
  40433a:	2a0f      	cmp	r2, #15
  40433c:	ddf2      	ble.n	404324 <_malloc_r+0xf8>
  40433e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404342:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404346:	9300      	str	r3, [sp, #0]
  404348:	199c      	adds	r4, r3, r6
  40434a:	4628      	mov	r0, r5
  40434c:	f046 0601 	orr.w	r6, r6, #1
  404350:	f042 0501 	orr.w	r5, r2, #1
  404354:	605e      	str	r6, [r3, #4]
  404356:	f8c8 c00c 	str.w	ip, [r8, #12]
  40435a:	f8cc 8008 	str.w	r8, [ip, #8]
  40435e:	617c      	str	r4, [r7, #20]
  404360:	613c      	str	r4, [r7, #16]
  404362:	f8c4 e00c 	str.w	lr, [r4, #12]
  404366:	f8c4 e008 	str.w	lr, [r4, #8]
  40436a:	6065      	str	r5, [r4, #4]
  40436c:	505a      	str	r2, [r3, r1]
  40436e:	f000 faff 	bl	404970 <__malloc_unlock>
  404372:	9b00      	ldr	r3, [sp, #0]
  404374:	f103 0408 	add.w	r4, r3, #8
  404378:	e01e      	b.n	4043b8 <_malloc_r+0x18c>
  40437a:	2910      	cmp	r1, #16
  40437c:	d820      	bhi.n	4043c0 <_malloc_r+0x194>
  40437e:	f000 faf1 	bl	404964 <__malloc_lock>
  404382:	2610      	movs	r6, #16
  404384:	2318      	movs	r3, #24
  404386:	2002      	movs	r0, #2
  404388:	4f79      	ldr	r7, [pc, #484]	; (404570 <_malloc_r+0x344>)
  40438a:	443b      	add	r3, r7
  40438c:	f1a3 0208 	sub.w	r2, r3, #8
  404390:	685c      	ldr	r4, [r3, #4]
  404392:	4294      	cmp	r4, r2
  404394:	f000 813d 	beq.w	404612 <_malloc_r+0x3e6>
  404398:	6863      	ldr	r3, [r4, #4]
  40439a:	68e1      	ldr	r1, [r4, #12]
  40439c:	68a6      	ldr	r6, [r4, #8]
  40439e:	f023 0303 	bic.w	r3, r3, #3
  4043a2:	4423      	add	r3, r4
  4043a4:	4628      	mov	r0, r5
  4043a6:	685a      	ldr	r2, [r3, #4]
  4043a8:	60f1      	str	r1, [r6, #12]
  4043aa:	f042 0201 	orr.w	r2, r2, #1
  4043ae:	608e      	str	r6, [r1, #8]
  4043b0:	605a      	str	r2, [r3, #4]
  4043b2:	f000 fadd 	bl	404970 <__malloc_unlock>
  4043b6:	3408      	adds	r4, #8
  4043b8:	4620      	mov	r0, r4
  4043ba:	b003      	add	sp, #12
  4043bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043c0:	2400      	movs	r4, #0
  4043c2:	230c      	movs	r3, #12
  4043c4:	4620      	mov	r0, r4
  4043c6:	602b      	str	r3, [r5, #0]
  4043c8:	b003      	add	sp, #12
  4043ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043ce:	2040      	movs	r0, #64	; 0x40
  4043d0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4043d4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4043d8:	e74a      	b.n	404270 <_malloc_r+0x44>
  4043da:	4423      	add	r3, r4
  4043dc:	68e1      	ldr	r1, [r4, #12]
  4043de:	685a      	ldr	r2, [r3, #4]
  4043e0:	68a6      	ldr	r6, [r4, #8]
  4043e2:	f042 0201 	orr.w	r2, r2, #1
  4043e6:	60f1      	str	r1, [r6, #12]
  4043e8:	4628      	mov	r0, r5
  4043ea:	608e      	str	r6, [r1, #8]
  4043ec:	605a      	str	r2, [r3, #4]
  4043ee:	f000 fabf 	bl	404970 <__malloc_unlock>
  4043f2:	3408      	adds	r4, #8
  4043f4:	4620      	mov	r0, r4
  4043f6:	b003      	add	sp, #12
  4043f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043fc:	4423      	add	r3, r4
  4043fe:	4628      	mov	r0, r5
  404400:	685a      	ldr	r2, [r3, #4]
  404402:	f042 0201 	orr.w	r2, r2, #1
  404406:	605a      	str	r2, [r3, #4]
  404408:	f000 fab2 	bl	404970 <__malloc_unlock>
  40440c:	3408      	adds	r4, #8
  40440e:	4620      	mov	r0, r4
  404410:	b003      	add	sp, #12
  404412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404416:	68bc      	ldr	r4, [r7, #8]
  404418:	6863      	ldr	r3, [r4, #4]
  40441a:	f023 0803 	bic.w	r8, r3, #3
  40441e:	45b0      	cmp	r8, r6
  404420:	d304      	bcc.n	40442c <_malloc_r+0x200>
  404422:	eba8 0306 	sub.w	r3, r8, r6
  404426:	2b0f      	cmp	r3, #15
  404428:	f300 8085 	bgt.w	404536 <_malloc_r+0x30a>
  40442c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404588 <_malloc_r+0x35c>
  404430:	4b50      	ldr	r3, [pc, #320]	; (404574 <_malloc_r+0x348>)
  404432:	f8d9 2000 	ldr.w	r2, [r9]
  404436:	681b      	ldr	r3, [r3, #0]
  404438:	3201      	adds	r2, #1
  40443a:	4433      	add	r3, r6
  40443c:	eb04 0a08 	add.w	sl, r4, r8
  404440:	f000 8155 	beq.w	4046ee <_malloc_r+0x4c2>
  404444:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404448:	330f      	adds	r3, #15
  40444a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40444e:	f02b 0b0f 	bic.w	fp, fp, #15
  404452:	4659      	mov	r1, fp
  404454:	4628      	mov	r0, r5
  404456:	f000 fd8b 	bl	404f70 <_sbrk_r>
  40445a:	1c41      	adds	r1, r0, #1
  40445c:	4602      	mov	r2, r0
  40445e:	f000 80fc 	beq.w	40465a <_malloc_r+0x42e>
  404462:	4582      	cmp	sl, r0
  404464:	f200 80f7 	bhi.w	404656 <_malloc_r+0x42a>
  404468:	4b43      	ldr	r3, [pc, #268]	; (404578 <_malloc_r+0x34c>)
  40446a:	6819      	ldr	r1, [r3, #0]
  40446c:	4459      	add	r1, fp
  40446e:	6019      	str	r1, [r3, #0]
  404470:	f000 814d 	beq.w	40470e <_malloc_r+0x4e2>
  404474:	f8d9 0000 	ldr.w	r0, [r9]
  404478:	3001      	adds	r0, #1
  40447a:	bf1b      	ittet	ne
  40447c:	eba2 0a0a 	subne.w	sl, r2, sl
  404480:	4451      	addne	r1, sl
  404482:	f8c9 2000 	streq.w	r2, [r9]
  404486:	6019      	strne	r1, [r3, #0]
  404488:	f012 0107 	ands.w	r1, r2, #7
  40448c:	f000 8115 	beq.w	4046ba <_malloc_r+0x48e>
  404490:	f1c1 0008 	rsb	r0, r1, #8
  404494:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404498:	4402      	add	r2, r0
  40449a:	3108      	adds	r1, #8
  40449c:	eb02 090b 	add.w	r9, r2, fp
  4044a0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4044a4:	eba1 0909 	sub.w	r9, r1, r9
  4044a8:	4649      	mov	r1, r9
  4044aa:	4628      	mov	r0, r5
  4044ac:	9301      	str	r3, [sp, #4]
  4044ae:	9200      	str	r2, [sp, #0]
  4044b0:	f000 fd5e 	bl	404f70 <_sbrk_r>
  4044b4:	1c43      	adds	r3, r0, #1
  4044b6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4044ba:	f000 8143 	beq.w	404744 <_malloc_r+0x518>
  4044be:	1a80      	subs	r0, r0, r2
  4044c0:	4448      	add	r0, r9
  4044c2:	f040 0001 	orr.w	r0, r0, #1
  4044c6:	6819      	ldr	r1, [r3, #0]
  4044c8:	60ba      	str	r2, [r7, #8]
  4044ca:	4449      	add	r1, r9
  4044cc:	42bc      	cmp	r4, r7
  4044ce:	6050      	str	r0, [r2, #4]
  4044d0:	6019      	str	r1, [r3, #0]
  4044d2:	d017      	beq.n	404504 <_malloc_r+0x2d8>
  4044d4:	f1b8 0f0f 	cmp.w	r8, #15
  4044d8:	f240 80fb 	bls.w	4046d2 <_malloc_r+0x4a6>
  4044dc:	6860      	ldr	r0, [r4, #4]
  4044de:	f1a8 020c 	sub.w	r2, r8, #12
  4044e2:	f022 0207 	bic.w	r2, r2, #7
  4044e6:	eb04 0e02 	add.w	lr, r4, r2
  4044ea:	f000 0001 	and.w	r0, r0, #1
  4044ee:	f04f 0c05 	mov.w	ip, #5
  4044f2:	4310      	orrs	r0, r2
  4044f4:	2a0f      	cmp	r2, #15
  4044f6:	6060      	str	r0, [r4, #4]
  4044f8:	f8ce c004 	str.w	ip, [lr, #4]
  4044fc:	f8ce c008 	str.w	ip, [lr, #8]
  404500:	f200 8117 	bhi.w	404732 <_malloc_r+0x506>
  404504:	4b1d      	ldr	r3, [pc, #116]	; (40457c <_malloc_r+0x350>)
  404506:	68bc      	ldr	r4, [r7, #8]
  404508:	681a      	ldr	r2, [r3, #0]
  40450a:	4291      	cmp	r1, r2
  40450c:	bf88      	it	hi
  40450e:	6019      	strhi	r1, [r3, #0]
  404510:	4b1b      	ldr	r3, [pc, #108]	; (404580 <_malloc_r+0x354>)
  404512:	681a      	ldr	r2, [r3, #0]
  404514:	4291      	cmp	r1, r2
  404516:	6862      	ldr	r2, [r4, #4]
  404518:	bf88      	it	hi
  40451a:	6019      	strhi	r1, [r3, #0]
  40451c:	f022 0203 	bic.w	r2, r2, #3
  404520:	4296      	cmp	r6, r2
  404522:	eba2 0306 	sub.w	r3, r2, r6
  404526:	d801      	bhi.n	40452c <_malloc_r+0x300>
  404528:	2b0f      	cmp	r3, #15
  40452a:	dc04      	bgt.n	404536 <_malloc_r+0x30a>
  40452c:	4628      	mov	r0, r5
  40452e:	f000 fa1f 	bl	404970 <__malloc_unlock>
  404532:	2400      	movs	r4, #0
  404534:	e740      	b.n	4043b8 <_malloc_r+0x18c>
  404536:	19a2      	adds	r2, r4, r6
  404538:	f043 0301 	orr.w	r3, r3, #1
  40453c:	f046 0601 	orr.w	r6, r6, #1
  404540:	6066      	str	r6, [r4, #4]
  404542:	4628      	mov	r0, r5
  404544:	60ba      	str	r2, [r7, #8]
  404546:	6053      	str	r3, [r2, #4]
  404548:	f000 fa12 	bl	404970 <__malloc_unlock>
  40454c:	3408      	adds	r4, #8
  40454e:	4620      	mov	r0, r4
  404550:	b003      	add	sp, #12
  404552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404556:	2b14      	cmp	r3, #20
  404558:	d971      	bls.n	40463e <_malloc_r+0x412>
  40455a:	2b54      	cmp	r3, #84	; 0x54
  40455c:	f200 80a3 	bhi.w	4046a6 <_malloc_r+0x47a>
  404560:	0b33      	lsrs	r3, r6, #12
  404562:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404566:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40456a:	00c3      	lsls	r3, r0, #3
  40456c:	e680      	b.n	404270 <_malloc_r+0x44>
  40456e:	bf00      	nop
  404570:	2040045c 	.word	0x2040045c
  404574:	20400cb0 	.word	0x20400cb0
  404578:	20400c80 	.word	0x20400c80
  40457c:	20400ca8 	.word	0x20400ca8
  404580:	20400cac 	.word	0x20400cac
  404584:	20400464 	.word	0x20400464
  404588:	20400864 	.word	0x20400864
  40458c:	0a5a      	lsrs	r2, r3, #9
  40458e:	2a04      	cmp	r2, #4
  404590:	d95b      	bls.n	40464a <_malloc_r+0x41e>
  404592:	2a14      	cmp	r2, #20
  404594:	f200 80ae 	bhi.w	4046f4 <_malloc_r+0x4c8>
  404598:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40459c:	00c9      	lsls	r1, r1, #3
  40459e:	325b      	adds	r2, #91	; 0x5b
  4045a0:	eb07 0c01 	add.w	ip, r7, r1
  4045a4:	5879      	ldr	r1, [r7, r1]
  4045a6:	f1ac 0c08 	sub.w	ip, ip, #8
  4045aa:	458c      	cmp	ip, r1
  4045ac:	f000 8088 	beq.w	4046c0 <_malloc_r+0x494>
  4045b0:	684a      	ldr	r2, [r1, #4]
  4045b2:	f022 0203 	bic.w	r2, r2, #3
  4045b6:	4293      	cmp	r3, r2
  4045b8:	d273      	bcs.n	4046a2 <_malloc_r+0x476>
  4045ba:	6889      	ldr	r1, [r1, #8]
  4045bc:	458c      	cmp	ip, r1
  4045be:	d1f7      	bne.n	4045b0 <_malloc_r+0x384>
  4045c0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4045c4:	687b      	ldr	r3, [r7, #4]
  4045c6:	60e2      	str	r2, [r4, #12]
  4045c8:	f8c4 c008 	str.w	ip, [r4, #8]
  4045cc:	6094      	str	r4, [r2, #8]
  4045ce:	f8cc 400c 	str.w	r4, [ip, #12]
  4045d2:	e68f      	b.n	4042f4 <_malloc_r+0xc8>
  4045d4:	19a1      	adds	r1, r4, r6
  4045d6:	f046 0c01 	orr.w	ip, r6, #1
  4045da:	f042 0601 	orr.w	r6, r2, #1
  4045de:	f8c4 c004 	str.w	ip, [r4, #4]
  4045e2:	4628      	mov	r0, r5
  4045e4:	6179      	str	r1, [r7, #20]
  4045e6:	6139      	str	r1, [r7, #16]
  4045e8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4045ec:	f8c1 e008 	str.w	lr, [r1, #8]
  4045f0:	604e      	str	r6, [r1, #4]
  4045f2:	50e2      	str	r2, [r4, r3]
  4045f4:	f000 f9bc 	bl	404970 <__malloc_unlock>
  4045f8:	3408      	adds	r4, #8
  4045fa:	e6dd      	b.n	4043b8 <_malloc_r+0x18c>
  4045fc:	687b      	ldr	r3, [r7, #4]
  4045fe:	e679      	b.n	4042f4 <_malloc_r+0xc8>
  404600:	f108 0801 	add.w	r8, r8, #1
  404604:	f018 0f03 	tst.w	r8, #3
  404608:	f10c 0c08 	add.w	ip, ip, #8
  40460c:	f47f ae85 	bne.w	40431a <_malloc_r+0xee>
  404610:	e02d      	b.n	40466e <_malloc_r+0x442>
  404612:	68dc      	ldr	r4, [r3, #12]
  404614:	42a3      	cmp	r3, r4
  404616:	bf08      	it	eq
  404618:	3002      	addeq	r0, #2
  40461a:	f43f ae3e 	beq.w	40429a <_malloc_r+0x6e>
  40461e:	e6bb      	b.n	404398 <_malloc_r+0x16c>
  404620:	4419      	add	r1, r3
  404622:	461c      	mov	r4, r3
  404624:	684a      	ldr	r2, [r1, #4]
  404626:	68db      	ldr	r3, [r3, #12]
  404628:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40462c:	f042 0201 	orr.w	r2, r2, #1
  404630:	604a      	str	r2, [r1, #4]
  404632:	4628      	mov	r0, r5
  404634:	60f3      	str	r3, [r6, #12]
  404636:	609e      	str	r6, [r3, #8]
  404638:	f000 f99a 	bl	404970 <__malloc_unlock>
  40463c:	e6bc      	b.n	4043b8 <_malloc_r+0x18c>
  40463e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404642:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404646:	00c3      	lsls	r3, r0, #3
  404648:	e612      	b.n	404270 <_malloc_r+0x44>
  40464a:	099a      	lsrs	r2, r3, #6
  40464c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404650:	00c9      	lsls	r1, r1, #3
  404652:	3238      	adds	r2, #56	; 0x38
  404654:	e7a4      	b.n	4045a0 <_malloc_r+0x374>
  404656:	42bc      	cmp	r4, r7
  404658:	d054      	beq.n	404704 <_malloc_r+0x4d8>
  40465a:	68bc      	ldr	r4, [r7, #8]
  40465c:	6862      	ldr	r2, [r4, #4]
  40465e:	f022 0203 	bic.w	r2, r2, #3
  404662:	e75d      	b.n	404520 <_malloc_r+0x2f4>
  404664:	f859 3908 	ldr.w	r3, [r9], #-8
  404668:	4599      	cmp	r9, r3
  40466a:	f040 8086 	bne.w	40477a <_malloc_r+0x54e>
  40466e:	f010 0f03 	tst.w	r0, #3
  404672:	f100 30ff 	add.w	r0, r0, #4294967295
  404676:	d1f5      	bne.n	404664 <_malloc_r+0x438>
  404678:	687b      	ldr	r3, [r7, #4]
  40467a:	ea23 0304 	bic.w	r3, r3, r4
  40467e:	607b      	str	r3, [r7, #4]
  404680:	0064      	lsls	r4, r4, #1
  404682:	429c      	cmp	r4, r3
  404684:	f63f aec7 	bhi.w	404416 <_malloc_r+0x1ea>
  404688:	2c00      	cmp	r4, #0
  40468a:	f43f aec4 	beq.w	404416 <_malloc_r+0x1ea>
  40468e:	421c      	tst	r4, r3
  404690:	4640      	mov	r0, r8
  404692:	f47f ae3e 	bne.w	404312 <_malloc_r+0xe6>
  404696:	0064      	lsls	r4, r4, #1
  404698:	421c      	tst	r4, r3
  40469a:	f100 0004 	add.w	r0, r0, #4
  40469e:	d0fa      	beq.n	404696 <_malloc_r+0x46a>
  4046a0:	e637      	b.n	404312 <_malloc_r+0xe6>
  4046a2:	468c      	mov	ip, r1
  4046a4:	e78c      	b.n	4045c0 <_malloc_r+0x394>
  4046a6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4046aa:	d815      	bhi.n	4046d8 <_malloc_r+0x4ac>
  4046ac:	0bf3      	lsrs	r3, r6, #15
  4046ae:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4046b2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4046b6:	00c3      	lsls	r3, r0, #3
  4046b8:	e5da      	b.n	404270 <_malloc_r+0x44>
  4046ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4046be:	e6ed      	b.n	40449c <_malloc_r+0x270>
  4046c0:	687b      	ldr	r3, [r7, #4]
  4046c2:	1092      	asrs	r2, r2, #2
  4046c4:	2101      	movs	r1, #1
  4046c6:	fa01 f202 	lsl.w	r2, r1, r2
  4046ca:	4313      	orrs	r3, r2
  4046cc:	607b      	str	r3, [r7, #4]
  4046ce:	4662      	mov	r2, ip
  4046d0:	e779      	b.n	4045c6 <_malloc_r+0x39a>
  4046d2:	2301      	movs	r3, #1
  4046d4:	6053      	str	r3, [r2, #4]
  4046d6:	e729      	b.n	40452c <_malloc_r+0x300>
  4046d8:	f240 5254 	movw	r2, #1364	; 0x554
  4046dc:	4293      	cmp	r3, r2
  4046de:	d822      	bhi.n	404726 <_malloc_r+0x4fa>
  4046e0:	0cb3      	lsrs	r3, r6, #18
  4046e2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4046e6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4046ea:	00c3      	lsls	r3, r0, #3
  4046ec:	e5c0      	b.n	404270 <_malloc_r+0x44>
  4046ee:	f103 0b10 	add.w	fp, r3, #16
  4046f2:	e6ae      	b.n	404452 <_malloc_r+0x226>
  4046f4:	2a54      	cmp	r2, #84	; 0x54
  4046f6:	d829      	bhi.n	40474c <_malloc_r+0x520>
  4046f8:	0b1a      	lsrs	r2, r3, #12
  4046fa:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4046fe:	00c9      	lsls	r1, r1, #3
  404700:	326e      	adds	r2, #110	; 0x6e
  404702:	e74d      	b.n	4045a0 <_malloc_r+0x374>
  404704:	4b20      	ldr	r3, [pc, #128]	; (404788 <_malloc_r+0x55c>)
  404706:	6819      	ldr	r1, [r3, #0]
  404708:	4459      	add	r1, fp
  40470a:	6019      	str	r1, [r3, #0]
  40470c:	e6b2      	b.n	404474 <_malloc_r+0x248>
  40470e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404712:	2800      	cmp	r0, #0
  404714:	f47f aeae 	bne.w	404474 <_malloc_r+0x248>
  404718:	eb08 030b 	add.w	r3, r8, fp
  40471c:	68ba      	ldr	r2, [r7, #8]
  40471e:	f043 0301 	orr.w	r3, r3, #1
  404722:	6053      	str	r3, [r2, #4]
  404724:	e6ee      	b.n	404504 <_malloc_r+0x2d8>
  404726:	207f      	movs	r0, #127	; 0x7f
  404728:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40472c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404730:	e59e      	b.n	404270 <_malloc_r+0x44>
  404732:	f104 0108 	add.w	r1, r4, #8
  404736:	4628      	mov	r0, r5
  404738:	9300      	str	r3, [sp, #0]
  40473a:	f000 fe0f 	bl	40535c <_free_r>
  40473e:	9b00      	ldr	r3, [sp, #0]
  404740:	6819      	ldr	r1, [r3, #0]
  404742:	e6df      	b.n	404504 <_malloc_r+0x2d8>
  404744:	2001      	movs	r0, #1
  404746:	f04f 0900 	mov.w	r9, #0
  40474a:	e6bc      	b.n	4044c6 <_malloc_r+0x29a>
  40474c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404750:	d805      	bhi.n	40475e <_malloc_r+0x532>
  404752:	0bda      	lsrs	r2, r3, #15
  404754:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404758:	00c9      	lsls	r1, r1, #3
  40475a:	3277      	adds	r2, #119	; 0x77
  40475c:	e720      	b.n	4045a0 <_malloc_r+0x374>
  40475e:	f240 5154 	movw	r1, #1364	; 0x554
  404762:	428a      	cmp	r2, r1
  404764:	d805      	bhi.n	404772 <_malloc_r+0x546>
  404766:	0c9a      	lsrs	r2, r3, #18
  404768:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40476c:	00c9      	lsls	r1, r1, #3
  40476e:	327c      	adds	r2, #124	; 0x7c
  404770:	e716      	b.n	4045a0 <_malloc_r+0x374>
  404772:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404776:	227e      	movs	r2, #126	; 0x7e
  404778:	e712      	b.n	4045a0 <_malloc_r+0x374>
  40477a:	687b      	ldr	r3, [r7, #4]
  40477c:	e780      	b.n	404680 <_malloc_r+0x454>
  40477e:	08f0      	lsrs	r0, r6, #3
  404780:	f106 0308 	add.w	r3, r6, #8
  404784:	e600      	b.n	404388 <_malloc_r+0x15c>
  404786:	bf00      	nop
  404788:	20400c80 	.word	0x20400c80
  40478c:	00000000 	.word	0x00000000

00404790 <memchr>:
  404790:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404794:	2a10      	cmp	r2, #16
  404796:	db2b      	blt.n	4047f0 <memchr+0x60>
  404798:	f010 0f07 	tst.w	r0, #7
  40479c:	d008      	beq.n	4047b0 <memchr+0x20>
  40479e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4047a2:	3a01      	subs	r2, #1
  4047a4:	428b      	cmp	r3, r1
  4047a6:	d02d      	beq.n	404804 <memchr+0x74>
  4047a8:	f010 0f07 	tst.w	r0, #7
  4047ac:	b342      	cbz	r2, 404800 <memchr+0x70>
  4047ae:	d1f6      	bne.n	40479e <memchr+0xe>
  4047b0:	b4f0      	push	{r4, r5, r6, r7}
  4047b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4047b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4047ba:	f022 0407 	bic.w	r4, r2, #7
  4047be:	f07f 0700 	mvns.w	r7, #0
  4047c2:	2300      	movs	r3, #0
  4047c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4047c8:	3c08      	subs	r4, #8
  4047ca:	ea85 0501 	eor.w	r5, r5, r1
  4047ce:	ea86 0601 	eor.w	r6, r6, r1
  4047d2:	fa85 f547 	uadd8	r5, r5, r7
  4047d6:	faa3 f587 	sel	r5, r3, r7
  4047da:	fa86 f647 	uadd8	r6, r6, r7
  4047de:	faa5 f687 	sel	r6, r5, r7
  4047e2:	b98e      	cbnz	r6, 404808 <memchr+0x78>
  4047e4:	d1ee      	bne.n	4047c4 <memchr+0x34>
  4047e6:	bcf0      	pop	{r4, r5, r6, r7}
  4047e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4047ec:	f002 0207 	and.w	r2, r2, #7
  4047f0:	b132      	cbz	r2, 404800 <memchr+0x70>
  4047f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4047f6:	3a01      	subs	r2, #1
  4047f8:	ea83 0301 	eor.w	r3, r3, r1
  4047fc:	b113      	cbz	r3, 404804 <memchr+0x74>
  4047fe:	d1f8      	bne.n	4047f2 <memchr+0x62>
  404800:	2000      	movs	r0, #0
  404802:	4770      	bx	lr
  404804:	3801      	subs	r0, #1
  404806:	4770      	bx	lr
  404808:	2d00      	cmp	r5, #0
  40480a:	bf06      	itte	eq
  40480c:	4635      	moveq	r5, r6
  40480e:	3803      	subeq	r0, #3
  404810:	3807      	subne	r0, #7
  404812:	f015 0f01 	tst.w	r5, #1
  404816:	d107      	bne.n	404828 <memchr+0x98>
  404818:	3001      	adds	r0, #1
  40481a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40481e:	bf02      	ittt	eq
  404820:	3001      	addeq	r0, #1
  404822:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404826:	3001      	addeq	r0, #1
  404828:	bcf0      	pop	{r4, r5, r6, r7}
  40482a:	3801      	subs	r0, #1
  40482c:	4770      	bx	lr
  40482e:	bf00      	nop

00404830 <memcpy>:
  404830:	4684      	mov	ip, r0
  404832:	ea41 0300 	orr.w	r3, r1, r0
  404836:	f013 0303 	ands.w	r3, r3, #3
  40483a:	d16d      	bne.n	404918 <memcpy+0xe8>
  40483c:	3a40      	subs	r2, #64	; 0x40
  40483e:	d341      	bcc.n	4048c4 <memcpy+0x94>
  404840:	f851 3b04 	ldr.w	r3, [r1], #4
  404844:	f840 3b04 	str.w	r3, [r0], #4
  404848:	f851 3b04 	ldr.w	r3, [r1], #4
  40484c:	f840 3b04 	str.w	r3, [r0], #4
  404850:	f851 3b04 	ldr.w	r3, [r1], #4
  404854:	f840 3b04 	str.w	r3, [r0], #4
  404858:	f851 3b04 	ldr.w	r3, [r1], #4
  40485c:	f840 3b04 	str.w	r3, [r0], #4
  404860:	f851 3b04 	ldr.w	r3, [r1], #4
  404864:	f840 3b04 	str.w	r3, [r0], #4
  404868:	f851 3b04 	ldr.w	r3, [r1], #4
  40486c:	f840 3b04 	str.w	r3, [r0], #4
  404870:	f851 3b04 	ldr.w	r3, [r1], #4
  404874:	f840 3b04 	str.w	r3, [r0], #4
  404878:	f851 3b04 	ldr.w	r3, [r1], #4
  40487c:	f840 3b04 	str.w	r3, [r0], #4
  404880:	f851 3b04 	ldr.w	r3, [r1], #4
  404884:	f840 3b04 	str.w	r3, [r0], #4
  404888:	f851 3b04 	ldr.w	r3, [r1], #4
  40488c:	f840 3b04 	str.w	r3, [r0], #4
  404890:	f851 3b04 	ldr.w	r3, [r1], #4
  404894:	f840 3b04 	str.w	r3, [r0], #4
  404898:	f851 3b04 	ldr.w	r3, [r1], #4
  40489c:	f840 3b04 	str.w	r3, [r0], #4
  4048a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048a4:	f840 3b04 	str.w	r3, [r0], #4
  4048a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048ac:	f840 3b04 	str.w	r3, [r0], #4
  4048b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048b4:	f840 3b04 	str.w	r3, [r0], #4
  4048b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048bc:	f840 3b04 	str.w	r3, [r0], #4
  4048c0:	3a40      	subs	r2, #64	; 0x40
  4048c2:	d2bd      	bcs.n	404840 <memcpy+0x10>
  4048c4:	3230      	adds	r2, #48	; 0x30
  4048c6:	d311      	bcc.n	4048ec <memcpy+0xbc>
  4048c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048cc:	f840 3b04 	str.w	r3, [r0], #4
  4048d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048d4:	f840 3b04 	str.w	r3, [r0], #4
  4048d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048dc:	f840 3b04 	str.w	r3, [r0], #4
  4048e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048e4:	f840 3b04 	str.w	r3, [r0], #4
  4048e8:	3a10      	subs	r2, #16
  4048ea:	d2ed      	bcs.n	4048c8 <memcpy+0x98>
  4048ec:	320c      	adds	r2, #12
  4048ee:	d305      	bcc.n	4048fc <memcpy+0xcc>
  4048f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048f4:	f840 3b04 	str.w	r3, [r0], #4
  4048f8:	3a04      	subs	r2, #4
  4048fa:	d2f9      	bcs.n	4048f0 <memcpy+0xc0>
  4048fc:	3204      	adds	r2, #4
  4048fe:	d008      	beq.n	404912 <memcpy+0xe2>
  404900:	07d2      	lsls	r2, r2, #31
  404902:	bf1c      	itt	ne
  404904:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404908:	f800 3b01 	strbne.w	r3, [r0], #1
  40490c:	d301      	bcc.n	404912 <memcpy+0xe2>
  40490e:	880b      	ldrh	r3, [r1, #0]
  404910:	8003      	strh	r3, [r0, #0]
  404912:	4660      	mov	r0, ip
  404914:	4770      	bx	lr
  404916:	bf00      	nop
  404918:	2a08      	cmp	r2, #8
  40491a:	d313      	bcc.n	404944 <memcpy+0x114>
  40491c:	078b      	lsls	r3, r1, #30
  40491e:	d08d      	beq.n	40483c <memcpy+0xc>
  404920:	f010 0303 	ands.w	r3, r0, #3
  404924:	d08a      	beq.n	40483c <memcpy+0xc>
  404926:	f1c3 0304 	rsb	r3, r3, #4
  40492a:	1ad2      	subs	r2, r2, r3
  40492c:	07db      	lsls	r3, r3, #31
  40492e:	bf1c      	itt	ne
  404930:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404934:	f800 3b01 	strbne.w	r3, [r0], #1
  404938:	d380      	bcc.n	40483c <memcpy+0xc>
  40493a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40493e:	f820 3b02 	strh.w	r3, [r0], #2
  404942:	e77b      	b.n	40483c <memcpy+0xc>
  404944:	3a04      	subs	r2, #4
  404946:	d3d9      	bcc.n	4048fc <memcpy+0xcc>
  404948:	3a01      	subs	r2, #1
  40494a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40494e:	f800 3b01 	strb.w	r3, [r0], #1
  404952:	d2f9      	bcs.n	404948 <memcpy+0x118>
  404954:	780b      	ldrb	r3, [r1, #0]
  404956:	7003      	strb	r3, [r0, #0]
  404958:	784b      	ldrb	r3, [r1, #1]
  40495a:	7043      	strb	r3, [r0, #1]
  40495c:	788b      	ldrb	r3, [r1, #2]
  40495e:	7083      	strb	r3, [r0, #2]
  404960:	4660      	mov	r0, ip
  404962:	4770      	bx	lr

00404964 <__malloc_lock>:
  404964:	4801      	ldr	r0, [pc, #4]	; (40496c <__malloc_lock+0x8>)
  404966:	f7ff bc5d 	b.w	404224 <__retarget_lock_acquire_recursive>
  40496a:	bf00      	nop
  40496c:	20400cc4 	.word	0x20400cc4

00404970 <__malloc_unlock>:
  404970:	4801      	ldr	r0, [pc, #4]	; (404978 <__malloc_unlock+0x8>)
  404972:	f7ff bc59 	b.w	404228 <__retarget_lock_release_recursive>
  404976:	bf00      	nop
  404978:	20400cc4 	.word	0x20400cc4

0040497c <_Balloc>:
  40497c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40497e:	b570      	push	{r4, r5, r6, lr}
  404980:	4605      	mov	r5, r0
  404982:	460c      	mov	r4, r1
  404984:	b14b      	cbz	r3, 40499a <_Balloc+0x1e>
  404986:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40498a:	b180      	cbz	r0, 4049ae <_Balloc+0x32>
  40498c:	6802      	ldr	r2, [r0, #0]
  40498e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404992:	2300      	movs	r3, #0
  404994:	6103      	str	r3, [r0, #16]
  404996:	60c3      	str	r3, [r0, #12]
  404998:	bd70      	pop	{r4, r5, r6, pc}
  40499a:	2221      	movs	r2, #33	; 0x21
  40499c:	2104      	movs	r1, #4
  40499e:	f000 fc5d 	bl	40525c <_calloc_r>
  4049a2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4049a4:	4603      	mov	r3, r0
  4049a6:	2800      	cmp	r0, #0
  4049a8:	d1ed      	bne.n	404986 <_Balloc+0xa>
  4049aa:	2000      	movs	r0, #0
  4049ac:	bd70      	pop	{r4, r5, r6, pc}
  4049ae:	2101      	movs	r1, #1
  4049b0:	fa01 f604 	lsl.w	r6, r1, r4
  4049b4:	1d72      	adds	r2, r6, #5
  4049b6:	4628      	mov	r0, r5
  4049b8:	0092      	lsls	r2, r2, #2
  4049ba:	f000 fc4f 	bl	40525c <_calloc_r>
  4049be:	2800      	cmp	r0, #0
  4049c0:	d0f3      	beq.n	4049aa <_Balloc+0x2e>
  4049c2:	6044      	str	r4, [r0, #4]
  4049c4:	6086      	str	r6, [r0, #8]
  4049c6:	e7e4      	b.n	404992 <_Balloc+0x16>

004049c8 <_Bfree>:
  4049c8:	b131      	cbz	r1, 4049d8 <_Bfree+0x10>
  4049ca:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4049cc:	684a      	ldr	r2, [r1, #4]
  4049ce:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4049d2:	6008      	str	r0, [r1, #0]
  4049d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4049d8:	4770      	bx	lr
  4049da:	bf00      	nop

004049dc <__multadd>:
  4049dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4049de:	690c      	ldr	r4, [r1, #16]
  4049e0:	b083      	sub	sp, #12
  4049e2:	460d      	mov	r5, r1
  4049e4:	4606      	mov	r6, r0
  4049e6:	f101 0e14 	add.w	lr, r1, #20
  4049ea:	2700      	movs	r7, #0
  4049ec:	f8de 0000 	ldr.w	r0, [lr]
  4049f0:	b281      	uxth	r1, r0
  4049f2:	fb02 3301 	mla	r3, r2, r1, r3
  4049f6:	0c01      	lsrs	r1, r0, #16
  4049f8:	0c18      	lsrs	r0, r3, #16
  4049fa:	fb02 0101 	mla	r1, r2, r1, r0
  4049fe:	b29b      	uxth	r3, r3
  404a00:	3701      	adds	r7, #1
  404a02:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404a06:	42bc      	cmp	r4, r7
  404a08:	f84e 3b04 	str.w	r3, [lr], #4
  404a0c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404a10:	dcec      	bgt.n	4049ec <__multadd+0x10>
  404a12:	b13b      	cbz	r3, 404a24 <__multadd+0x48>
  404a14:	68aa      	ldr	r2, [r5, #8]
  404a16:	4294      	cmp	r4, r2
  404a18:	da07      	bge.n	404a2a <__multadd+0x4e>
  404a1a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404a1e:	3401      	adds	r4, #1
  404a20:	6153      	str	r3, [r2, #20]
  404a22:	612c      	str	r4, [r5, #16]
  404a24:	4628      	mov	r0, r5
  404a26:	b003      	add	sp, #12
  404a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a2a:	6869      	ldr	r1, [r5, #4]
  404a2c:	9301      	str	r3, [sp, #4]
  404a2e:	3101      	adds	r1, #1
  404a30:	4630      	mov	r0, r6
  404a32:	f7ff ffa3 	bl	40497c <_Balloc>
  404a36:	692a      	ldr	r2, [r5, #16]
  404a38:	3202      	adds	r2, #2
  404a3a:	f105 010c 	add.w	r1, r5, #12
  404a3e:	4607      	mov	r7, r0
  404a40:	0092      	lsls	r2, r2, #2
  404a42:	300c      	adds	r0, #12
  404a44:	f7ff fef4 	bl	404830 <memcpy>
  404a48:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404a4a:	6869      	ldr	r1, [r5, #4]
  404a4c:	9b01      	ldr	r3, [sp, #4]
  404a4e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404a52:	6028      	str	r0, [r5, #0]
  404a54:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404a58:	463d      	mov	r5, r7
  404a5a:	e7de      	b.n	404a1a <__multadd+0x3e>

00404a5c <__hi0bits>:
  404a5c:	0c02      	lsrs	r2, r0, #16
  404a5e:	0412      	lsls	r2, r2, #16
  404a60:	4603      	mov	r3, r0
  404a62:	b9b2      	cbnz	r2, 404a92 <__hi0bits+0x36>
  404a64:	0403      	lsls	r3, r0, #16
  404a66:	2010      	movs	r0, #16
  404a68:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404a6c:	bf04      	itt	eq
  404a6e:	021b      	lsleq	r3, r3, #8
  404a70:	3008      	addeq	r0, #8
  404a72:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404a76:	bf04      	itt	eq
  404a78:	011b      	lsleq	r3, r3, #4
  404a7a:	3004      	addeq	r0, #4
  404a7c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404a80:	bf04      	itt	eq
  404a82:	009b      	lsleq	r3, r3, #2
  404a84:	3002      	addeq	r0, #2
  404a86:	2b00      	cmp	r3, #0
  404a88:	db02      	blt.n	404a90 <__hi0bits+0x34>
  404a8a:	005b      	lsls	r3, r3, #1
  404a8c:	d403      	bmi.n	404a96 <__hi0bits+0x3a>
  404a8e:	2020      	movs	r0, #32
  404a90:	4770      	bx	lr
  404a92:	2000      	movs	r0, #0
  404a94:	e7e8      	b.n	404a68 <__hi0bits+0xc>
  404a96:	3001      	adds	r0, #1
  404a98:	4770      	bx	lr
  404a9a:	bf00      	nop

00404a9c <__lo0bits>:
  404a9c:	6803      	ldr	r3, [r0, #0]
  404a9e:	f013 0207 	ands.w	r2, r3, #7
  404aa2:	4601      	mov	r1, r0
  404aa4:	d007      	beq.n	404ab6 <__lo0bits+0x1a>
  404aa6:	07da      	lsls	r2, r3, #31
  404aa8:	d421      	bmi.n	404aee <__lo0bits+0x52>
  404aaa:	0798      	lsls	r0, r3, #30
  404aac:	d421      	bmi.n	404af2 <__lo0bits+0x56>
  404aae:	089b      	lsrs	r3, r3, #2
  404ab0:	600b      	str	r3, [r1, #0]
  404ab2:	2002      	movs	r0, #2
  404ab4:	4770      	bx	lr
  404ab6:	b298      	uxth	r0, r3
  404ab8:	b198      	cbz	r0, 404ae2 <__lo0bits+0x46>
  404aba:	4610      	mov	r0, r2
  404abc:	f013 0fff 	tst.w	r3, #255	; 0xff
  404ac0:	bf04      	itt	eq
  404ac2:	0a1b      	lsreq	r3, r3, #8
  404ac4:	3008      	addeq	r0, #8
  404ac6:	071a      	lsls	r2, r3, #28
  404ac8:	bf04      	itt	eq
  404aca:	091b      	lsreq	r3, r3, #4
  404acc:	3004      	addeq	r0, #4
  404ace:	079a      	lsls	r2, r3, #30
  404ad0:	bf04      	itt	eq
  404ad2:	089b      	lsreq	r3, r3, #2
  404ad4:	3002      	addeq	r0, #2
  404ad6:	07da      	lsls	r2, r3, #31
  404ad8:	d407      	bmi.n	404aea <__lo0bits+0x4e>
  404ada:	085b      	lsrs	r3, r3, #1
  404adc:	d104      	bne.n	404ae8 <__lo0bits+0x4c>
  404ade:	2020      	movs	r0, #32
  404ae0:	4770      	bx	lr
  404ae2:	0c1b      	lsrs	r3, r3, #16
  404ae4:	2010      	movs	r0, #16
  404ae6:	e7e9      	b.n	404abc <__lo0bits+0x20>
  404ae8:	3001      	adds	r0, #1
  404aea:	600b      	str	r3, [r1, #0]
  404aec:	4770      	bx	lr
  404aee:	2000      	movs	r0, #0
  404af0:	4770      	bx	lr
  404af2:	085b      	lsrs	r3, r3, #1
  404af4:	600b      	str	r3, [r1, #0]
  404af6:	2001      	movs	r0, #1
  404af8:	4770      	bx	lr
  404afa:	bf00      	nop

00404afc <__i2b>:
  404afc:	b510      	push	{r4, lr}
  404afe:	460c      	mov	r4, r1
  404b00:	2101      	movs	r1, #1
  404b02:	f7ff ff3b 	bl	40497c <_Balloc>
  404b06:	2201      	movs	r2, #1
  404b08:	6144      	str	r4, [r0, #20]
  404b0a:	6102      	str	r2, [r0, #16]
  404b0c:	bd10      	pop	{r4, pc}
  404b0e:	bf00      	nop

00404b10 <__multiply>:
  404b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b14:	690c      	ldr	r4, [r1, #16]
  404b16:	6915      	ldr	r5, [r2, #16]
  404b18:	42ac      	cmp	r4, r5
  404b1a:	b083      	sub	sp, #12
  404b1c:	468b      	mov	fp, r1
  404b1e:	4616      	mov	r6, r2
  404b20:	da04      	bge.n	404b2c <__multiply+0x1c>
  404b22:	4622      	mov	r2, r4
  404b24:	46b3      	mov	fp, r6
  404b26:	462c      	mov	r4, r5
  404b28:	460e      	mov	r6, r1
  404b2a:	4615      	mov	r5, r2
  404b2c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404b30:	f8db 1004 	ldr.w	r1, [fp, #4]
  404b34:	eb04 0805 	add.w	r8, r4, r5
  404b38:	4598      	cmp	r8, r3
  404b3a:	bfc8      	it	gt
  404b3c:	3101      	addgt	r1, #1
  404b3e:	f7ff ff1d 	bl	40497c <_Balloc>
  404b42:	f100 0914 	add.w	r9, r0, #20
  404b46:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404b4a:	45d1      	cmp	r9, sl
  404b4c:	9000      	str	r0, [sp, #0]
  404b4e:	d205      	bcs.n	404b5c <__multiply+0x4c>
  404b50:	464b      	mov	r3, r9
  404b52:	2100      	movs	r1, #0
  404b54:	f843 1b04 	str.w	r1, [r3], #4
  404b58:	459a      	cmp	sl, r3
  404b5a:	d8fb      	bhi.n	404b54 <__multiply+0x44>
  404b5c:	f106 0c14 	add.w	ip, r6, #20
  404b60:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404b64:	f10b 0b14 	add.w	fp, fp, #20
  404b68:	459c      	cmp	ip, r3
  404b6a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404b6e:	d24c      	bcs.n	404c0a <__multiply+0xfa>
  404b70:	f8cd a004 	str.w	sl, [sp, #4]
  404b74:	469a      	mov	sl, r3
  404b76:	f8dc 5000 	ldr.w	r5, [ip]
  404b7a:	b2af      	uxth	r7, r5
  404b7c:	b1ef      	cbz	r7, 404bba <__multiply+0xaa>
  404b7e:	2100      	movs	r1, #0
  404b80:	464d      	mov	r5, r9
  404b82:	465e      	mov	r6, fp
  404b84:	460c      	mov	r4, r1
  404b86:	f856 2b04 	ldr.w	r2, [r6], #4
  404b8a:	6828      	ldr	r0, [r5, #0]
  404b8c:	b293      	uxth	r3, r2
  404b8e:	b281      	uxth	r1, r0
  404b90:	fb07 1303 	mla	r3, r7, r3, r1
  404b94:	0c12      	lsrs	r2, r2, #16
  404b96:	0c01      	lsrs	r1, r0, #16
  404b98:	4423      	add	r3, r4
  404b9a:	fb07 1102 	mla	r1, r7, r2, r1
  404b9e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404ba2:	b29b      	uxth	r3, r3
  404ba4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404ba8:	45b6      	cmp	lr, r6
  404baa:	f845 3b04 	str.w	r3, [r5], #4
  404bae:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404bb2:	d8e8      	bhi.n	404b86 <__multiply+0x76>
  404bb4:	602c      	str	r4, [r5, #0]
  404bb6:	f8dc 5000 	ldr.w	r5, [ip]
  404bba:	0c2d      	lsrs	r5, r5, #16
  404bbc:	d01d      	beq.n	404bfa <__multiply+0xea>
  404bbe:	f8d9 3000 	ldr.w	r3, [r9]
  404bc2:	4648      	mov	r0, r9
  404bc4:	461c      	mov	r4, r3
  404bc6:	4659      	mov	r1, fp
  404bc8:	2200      	movs	r2, #0
  404bca:	880e      	ldrh	r6, [r1, #0]
  404bcc:	0c24      	lsrs	r4, r4, #16
  404bce:	fb05 4406 	mla	r4, r5, r6, r4
  404bd2:	4422      	add	r2, r4
  404bd4:	b29b      	uxth	r3, r3
  404bd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404bda:	f840 3b04 	str.w	r3, [r0], #4
  404bde:	f851 3b04 	ldr.w	r3, [r1], #4
  404be2:	6804      	ldr	r4, [r0, #0]
  404be4:	0c1b      	lsrs	r3, r3, #16
  404be6:	b2a6      	uxth	r6, r4
  404be8:	fb05 6303 	mla	r3, r5, r3, r6
  404bec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404bf0:	458e      	cmp	lr, r1
  404bf2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404bf6:	d8e8      	bhi.n	404bca <__multiply+0xba>
  404bf8:	6003      	str	r3, [r0, #0]
  404bfa:	f10c 0c04 	add.w	ip, ip, #4
  404bfe:	45e2      	cmp	sl, ip
  404c00:	f109 0904 	add.w	r9, r9, #4
  404c04:	d8b7      	bhi.n	404b76 <__multiply+0x66>
  404c06:	f8dd a004 	ldr.w	sl, [sp, #4]
  404c0a:	f1b8 0f00 	cmp.w	r8, #0
  404c0e:	dd0b      	ble.n	404c28 <__multiply+0x118>
  404c10:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404c14:	f1aa 0a04 	sub.w	sl, sl, #4
  404c18:	b11b      	cbz	r3, 404c22 <__multiply+0x112>
  404c1a:	e005      	b.n	404c28 <__multiply+0x118>
  404c1c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404c20:	b913      	cbnz	r3, 404c28 <__multiply+0x118>
  404c22:	f1b8 0801 	subs.w	r8, r8, #1
  404c26:	d1f9      	bne.n	404c1c <__multiply+0x10c>
  404c28:	9800      	ldr	r0, [sp, #0]
  404c2a:	f8c0 8010 	str.w	r8, [r0, #16]
  404c2e:	b003      	add	sp, #12
  404c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404c34 <__pow5mult>:
  404c34:	f012 0303 	ands.w	r3, r2, #3
  404c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404c3c:	4614      	mov	r4, r2
  404c3e:	4607      	mov	r7, r0
  404c40:	d12e      	bne.n	404ca0 <__pow5mult+0x6c>
  404c42:	460d      	mov	r5, r1
  404c44:	10a4      	asrs	r4, r4, #2
  404c46:	d01c      	beq.n	404c82 <__pow5mult+0x4e>
  404c48:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404c4a:	b396      	cbz	r6, 404cb2 <__pow5mult+0x7e>
  404c4c:	07e3      	lsls	r3, r4, #31
  404c4e:	f04f 0800 	mov.w	r8, #0
  404c52:	d406      	bmi.n	404c62 <__pow5mult+0x2e>
  404c54:	1064      	asrs	r4, r4, #1
  404c56:	d014      	beq.n	404c82 <__pow5mult+0x4e>
  404c58:	6830      	ldr	r0, [r6, #0]
  404c5a:	b1a8      	cbz	r0, 404c88 <__pow5mult+0x54>
  404c5c:	4606      	mov	r6, r0
  404c5e:	07e3      	lsls	r3, r4, #31
  404c60:	d5f8      	bpl.n	404c54 <__pow5mult+0x20>
  404c62:	4632      	mov	r2, r6
  404c64:	4629      	mov	r1, r5
  404c66:	4638      	mov	r0, r7
  404c68:	f7ff ff52 	bl	404b10 <__multiply>
  404c6c:	b1b5      	cbz	r5, 404c9c <__pow5mult+0x68>
  404c6e:	686a      	ldr	r2, [r5, #4]
  404c70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404c72:	1064      	asrs	r4, r4, #1
  404c74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404c78:	6029      	str	r1, [r5, #0]
  404c7a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404c7e:	4605      	mov	r5, r0
  404c80:	d1ea      	bne.n	404c58 <__pow5mult+0x24>
  404c82:	4628      	mov	r0, r5
  404c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c88:	4632      	mov	r2, r6
  404c8a:	4631      	mov	r1, r6
  404c8c:	4638      	mov	r0, r7
  404c8e:	f7ff ff3f 	bl	404b10 <__multiply>
  404c92:	6030      	str	r0, [r6, #0]
  404c94:	f8c0 8000 	str.w	r8, [r0]
  404c98:	4606      	mov	r6, r0
  404c9a:	e7e0      	b.n	404c5e <__pow5mult+0x2a>
  404c9c:	4605      	mov	r5, r0
  404c9e:	e7d9      	b.n	404c54 <__pow5mult+0x20>
  404ca0:	1e5a      	subs	r2, r3, #1
  404ca2:	4d0b      	ldr	r5, [pc, #44]	; (404cd0 <__pow5mult+0x9c>)
  404ca4:	2300      	movs	r3, #0
  404ca6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404caa:	f7ff fe97 	bl	4049dc <__multadd>
  404cae:	4605      	mov	r5, r0
  404cb0:	e7c8      	b.n	404c44 <__pow5mult+0x10>
  404cb2:	2101      	movs	r1, #1
  404cb4:	4638      	mov	r0, r7
  404cb6:	f7ff fe61 	bl	40497c <_Balloc>
  404cba:	f240 2171 	movw	r1, #625	; 0x271
  404cbe:	2201      	movs	r2, #1
  404cc0:	2300      	movs	r3, #0
  404cc2:	6141      	str	r1, [r0, #20]
  404cc4:	6102      	str	r2, [r0, #16]
  404cc6:	4606      	mov	r6, r0
  404cc8:	64b8      	str	r0, [r7, #72]	; 0x48
  404cca:	6003      	str	r3, [r0, #0]
  404ccc:	e7be      	b.n	404c4c <__pow5mult+0x18>
  404cce:	bf00      	nop
  404cd0:	004069d8 	.word	0x004069d8

00404cd4 <__lshift>:
  404cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404cd8:	4691      	mov	r9, r2
  404cda:	690a      	ldr	r2, [r1, #16]
  404cdc:	688b      	ldr	r3, [r1, #8]
  404cde:	ea4f 1469 	mov.w	r4, r9, asr #5
  404ce2:	eb04 0802 	add.w	r8, r4, r2
  404ce6:	f108 0501 	add.w	r5, r8, #1
  404cea:	429d      	cmp	r5, r3
  404cec:	460e      	mov	r6, r1
  404cee:	4607      	mov	r7, r0
  404cf0:	6849      	ldr	r1, [r1, #4]
  404cf2:	dd04      	ble.n	404cfe <__lshift+0x2a>
  404cf4:	005b      	lsls	r3, r3, #1
  404cf6:	429d      	cmp	r5, r3
  404cf8:	f101 0101 	add.w	r1, r1, #1
  404cfc:	dcfa      	bgt.n	404cf4 <__lshift+0x20>
  404cfe:	4638      	mov	r0, r7
  404d00:	f7ff fe3c 	bl	40497c <_Balloc>
  404d04:	2c00      	cmp	r4, #0
  404d06:	f100 0314 	add.w	r3, r0, #20
  404d0a:	dd06      	ble.n	404d1a <__lshift+0x46>
  404d0c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404d10:	2100      	movs	r1, #0
  404d12:	f843 1b04 	str.w	r1, [r3], #4
  404d16:	429a      	cmp	r2, r3
  404d18:	d1fb      	bne.n	404d12 <__lshift+0x3e>
  404d1a:	6934      	ldr	r4, [r6, #16]
  404d1c:	f106 0114 	add.w	r1, r6, #20
  404d20:	f019 091f 	ands.w	r9, r9, #31
  404d24:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404d28:	d01d      	beq.n	404d66 <__lshift+0x92>
  404d2a:	f1c9 0c20 	rsb	ip, r9, #32
  404d2e:	2200      	movs	r2, #0
  404d30:	680c      	ldr	r4, [r1, #0]
  404d32:	fa04 f409 	lsl.w	r4, r4, r9
  404d36:	4314      	orrs	r4, r2
  404d38:	f843 4b04 	str.w	r4, [r3], #4
  404d3c:	f851 2b04 	ldr.w	r2, [r1], #4
  404d40:	458e      	cmp	lr, r1
  404d42:	fa22 f20c 	lsr.w	r2, r2, ip
  404d46:	d8f3      	bhi.n	404d30 <__lshift+0x5c>
  404d48:	601a      	str	r2, [r3, #0]
  404d4a:	b10a      	cbz	r2, 404d50 <__lshift+0x7c>
  404d4c:	f108 0502 	add.w	r5, r8, #2
  404d50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404d52:	6872      	ldr	r2, [r6, #4]
  404d54:	3d01      	subs	r5, #1
  404d56:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404d5a:	6105      	str	r5, [r0, #16]
  404d5c:	6031      	str	r1, [r6, #0]
  404d5e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d66:	3b04      	subs	r3, #4
  404d68:	f851 2b04 	ldr.w	r2, [r1], #4
  404d6c:	f843 2f04 	str.w	r2, [r3, #4]!
  404d70:	458e      	cmp	lr, r1
  404d72:	d8f9      	bhi.n	404d68 <__lshift+0x94>
  404d74:	e7ec      	b.n	404d50 <__lshift+0x7c>
  404d76:	bf00      	nop

00404d78 <__mcmp>:
  404d78:	b430      	push	{r4, r5}
  404d7a:	690b      	ldr	r3, [r1, #16]
  404d7c:	4605      	mov	r5, r0
  404d7e:	6900      	ldr	r0, [r0, #16]
  404d80:	1ac0      	subs	r0, r0, r3
  404d82:	d10f      	bne.n	404da4 <__mcmp+0x2c>
  404d84:	009b      	lsls	r3, r3, #2
  404d86:	3514      	adds	r5, #20
  404d88:	3114      	adds	r1, #20
  404d8a:	4419      	add	r1, r3
  404d8c:	442b      	add	r3, r5
  404d8e:	e001      	b.n	404d94 <__mcmp+0x1c>
  404d90:	429d      	cmp	r5, r3
  404d92:	d207      	bcs.n	404da4 <__mcmp+0x2c>
  404d94:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404d98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404d9c:	4294      	cmp	r4, r2
  404d9e:	d0f7      	beq.n	404d90 <__mcmp+0x18>
  404da0:	d302      	bcc.n	404da8 <__mcmp+0x30>
  404da2:	2001      	movs	r0, #1
  404da4:	bc30      	pop	{r4, r5}
  404da6:	4770      	bx	lr
  404da8:	f04f 30ff 	mov.w	r0, #4294967295
  404dac:	e7fa      	b.n	404da4 <__mcmp+0x2c>
  404dae:	bf00      	nop

00404db0 <__mdiff>:
  404db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404db4:	690f      	ldr	r7, [r1, #16]
  404db6:	460e      	mov	r6, r1
  404db8:	6911      	ldr	r1, [r2, #16]
  404dba:	1a7f      	subs	r7, r7, r1
  404dbc:	2f00      	cmp	r7, #0
  404dbe:	4690      	mov	r8, r2
  404dc0:	d117      	bne.n	404df2 <__mdiff+0x42>
  404dc2:	0089      	lsls	r1, r1, #2
  404dc4:	f106 0514 	add.w	r5, r6, #20
  404dc8:	f102 0e14 	add.w	lr, r2, #20
  404dcc:	186b      	adds	r3, r5, r1
  404dce:	4471      	add	r1, lr
  404dd0:	e001      	b.n	404dd6 <__mdiff+0x26>
  404dd2:	429d      	cmp	r5, r3
  404dd4:	d25c      	bcs.n	404e90 <__mdiff+0xe0>
  404dd6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404dda:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404dde:	42a2      	cmp	r2, r4
  404de0:	d0f7      	beq.n	404dd2 <__mdiff+0x22>
  404de2:	d25e      	bcs.n	404ea2 <__mdiff+0xf2>
  404de4:	4633      	mov	r3, r6
  404de6:	462c      	mov	r4, r5
  404de8:	4646      	mov	r6, r8
  404dea:	4675      	mov	r5, lr
  404dec:	4698      	mov	r8, r3
  404dee:	2701      	movs	r7, #1
  404df0:	e005      	b.n	404dfe <__mdiff+0x4e>
  404df2:	db58      	blt.n	404ea6 <__mdiff+0xf6>
  404df4:	f106 0514 	add.w	r5, r6, #20
  404df8:	f108 0414 	add.w	r4, r8, #20
  404dfc:	2700      	movs	r7, #0
  404dfe:	6871      	ldr	r1, [r6, #4]
  404e00:	f7ff fdbc 	bl	40497c <_Balloc>
  404e04:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404e08:	6936      	ldr	r6, [r6, #16]
  404e0a:	60c7      	str	r7, [r0, #12]
  404e0c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404e10:	46a6      	mov	lr, r4
  404e12:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404e16:	f100 0414 	add.w	r4, r0, #20
  404e1a:	2300      	movs	r3, #0
  404e1c:	f85e 1b04 	ldr.w	r1, [lr], #4
  404e20:	f855 8b04 	ldr.w	r8, [r5], #4
  404e24:	b28a      	uxth	r2, r1
  404e26:	fa13 f388 	uxtah	r3, r3, r8
  404e2a:	0c09      	lsrs	r1, r1, #16
  404e2c:	1a9a      	subs	r2, r3, r2
  404e2e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404e32:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404e36:	b292      	uxth	r2, r2
  404e38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404e3c:	45f4      	cmp	ip, lr
  404e3e:	f844 2b04 	str.w	r2, [r4], #4
  404e42:	ea4f 4323 	mov.w	r3, r3, asr #16
  404e46:	d8e9      	bhi.n	404e1c <__mdiff+0x6c>
  404e48:	42af      	cmp	r7, r5
  404e4a:	d917      	bls.n	404e7c <__mdiff+0xcc>
  404e4c:	46a4      	mov	ip, r4
  404e4e:	46ae      	mov	lr, r5
  404e50:	f85e 2b04 	ldr.w	r2, [lr], #4
  404e54:	fa13 f382 	uxtah	r3, r3, r2
  404e58:	1419      	asrs	r1, r3, #16
  404e5a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404e5e:	b29b      	uxth	r3, r3
  404e60:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404e64:	4577      	cmp	r7, lr
  404e66:	f84c 2b04 	str.w	r2, [ip], #4
  404e6a:	ea4f 4321 	mov.w	r3, r1, asr #16
  404e6e:	d8ef      	bhi.n	404e50 <__mdiff+0xa0>
  404e70:	43ed      	mvns	r5, r5
  404e72:	442f      	add	r7, r5
  404e74:	f027 0703 	bic.w	r7, r7, #3
  404e78:	3704      	adds	r7, #4
  404e7a:	443c      	add	r4, r7
  404e7c:	3c04      	subs	r4, #4
  404e7e:	b922      	cbnz	r2, 404e8a <__mdiff+0xda>
  404e80:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404e84:	3e01      	subs	r6, #1
  404e86:	2b00      	cmp	r3, #0
  404e88:	d0fa      	beq.n	404e80 <__mdiff+0xd0>
  404e8a:	6106      	str	r6, [r0, #16]
  404e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e90:	2100      	movs	r1, #0
  404e92:	f7ff fd73 	bl	40497c <_Balloc>
  404e96:	2201      	movs	r2, #1
  404e98:	2300      	movs	r3, #0
  404e9a:	6102      	str	r2, [r0, #16]
  404e9c:	6143      	str	r3, [r0, #20]
  404e9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ea2:	4674      	mov	r4, lr
  404ea4:	e7ab      	b.n	404dfe <__mdiff+0x4e>
  404ea6:	4633      	mov	r3, r6
  404ea8:	f106 0414 	add.w	r4, r6, #20
  404eac:	f102 0514 	add.w	r5, r2, #20
  404eb0:	4616      	mov	r6, r2
  404eb2:	2701      	movs	r7, #1
  404eb4:	4698      	mov	r8, r3
  404eb6:	e7a2      	b.n	404dfe <__mdiff+0x4e>

00404eb8 <__d2b>:
  404eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ebc:	b082      	sub	sp, #8
  404ebe:	2101      	movs	r1, #1
  404ec0:	461c      	mov	r4, r3
  404ec2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404ec6:	4615      	mov	r5, r2
  404ec8:	9e08      	ldr	r6, [sp, #32]
  404eca:	f7ff fd57 	bl	40497c <_Balloc>
  404ece:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404ed2:	4680      	mov	r8, r0
  404ed4:	b10f      	cbz	r7, 404eda <__d2b+0x22>
  404ed6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404eda:	9401      	str	r4, [sp, #4]
  404edc:	b31d      	cbz	r5, 404f26 <__d2b+0x6e>
  404ede:	a802      	add	r0, sp, #8
  404ee0:	f840 5d08 	str.w	r5, [r0, #-8]!
  404ee4:	f7ff fdda 	bl	404a9c <__lo0bits>
  404ee8:	2800      	cmp	r0, #0
  404eea:	d134      	bne.n	404f56 <__d2b+0x9e>
  404eec:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404ef0:	f8c8 2014 	str.w	r2, [r8, #20]
  404ef4:	2b00      	cmp	r3, #0
  404ef6:	bf0c      	ite	eq
  404ef8:	2101      	moveq	r1, #1
  404efa:	2102      	movne	r1, #2
  404efc:	f8c8 3018 	str.w	r3, [r8, #24]
  404f00:	f8c8 1010 	str.w	r1, [r8, #16]
  404f04:	b9df      	cbnz	r7, 404f3e <__d2b+0x86>
  404f06:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  404f0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404f0e:	6030      	str	r0, [r6, #0]
  404f10:	6918      	ldr	r0, [r3, #16]
  404f12:	f7ff fda3 	bl	404a5c <__hi0bits>
  404f16:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f18:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404f1c:	6018      	str	r0, [r3, #0]
  404f1e:	4640      	mov	r0, r8
  404f20:	b002      	add	sp, #8
  404f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f26:	a801      	add	r0, sp, #4
  404f28:	f7ff fdb8 	bl	404a9c <__lo0bits>
  404f2c:	9b01      	ldr	r3, [sp, #4]
  404f2e:	f8c8 3014 	str.w	r3, [r8, #20]
  404f32:	2101      	movs	r1, #1
  404f34:	3020      	adds	r0, #32
  404f36:	f8c8 1010 	str.w	r1, [r8, #16]
  404f3a:	2f00      	cmp	r7, #0
  404f3c:	d0e3      	beq.n	404f06 <__d2b+0x4e>
  404f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f40:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404f44:	4407      	add	r7, r0
  404f46:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404f4a:	6037      	str	r7, [r6, #0]
  404f4c:	6018      	str	r0, [r3, #0]
  404f4e:	4640      	mov	r0, r8
  404f50:	b002      	add	sp, #8
  404f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f56:	e89d 000a 	ldmia.w	sp, {r1, r3}
  404f5a:	f1c0 0220 	rsb	r2, r0, #32
  404f5e:	fa03 f202 	lsl.w	r2, r3, r2
  404f62:	430a      	orrs	r2, r1
  404f64:	40c3      	lsrs	r3, r0
  404f66:	9301      	str	r3, [sp, #4]
  404f68:	f8c8 2014 	str.w	r2, [r8, #20]
  404f6c:	e7c2      	b.n	404ef4 <__d2b+0x3c>
  404f6e:	bf00      	nop

00404f70 <_sbrk_r>:
  404f70:	b538      	push	{r3, r4, r5, lr}
  404f72:	4c07      	ldr	r4, [pc, #28]	; (404f90 <_sbrk_r+0x20>)
  404f74:	2300      	movs	r3, #0
  404f76:	4605      	mov	r5, r0
  404f78:	4608      	mov	r0, r1
  404f7a:	6023      	str	r3, [r4, #0]
  404f7c:	f7fc f906 	bl	40118c <_sbrk>
  404f80:	1c43      	adds	r3, r0, #1
  404f82:	d000      	beq.n	404f86 <_sbrk_r+0x16>
  404f84:	bd38      	pop	{r3, r4, r5, pc}
  404f86:	6823      	ldr	r3, [r4, #0]
  404f88:	2b00      	cmp	r3, #0
  404f8a:	d0fb      	beq.n	404f84 <_sbrk_r+0x14>
  404f8c:	602b      	str	r3, [r5, #0]
  404f8e:	bd38      	pop	{r3, r4, r5, pc}
  404f90:	20400cd8 	.word	0x20400cd8
	...

00404fc0 <strlen>:
  404fc0:	f890 f000 	pld	[r0]
  404fc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404fc8:	f020 0107 	bic.w	r1, r0, #7
  404fcc:	f06f 0c00 	mvn.w	ip, #0
  404fd0:	f010 0407 	ands.w	r4, r0, #7
  404fd4:	f891 f020 	pld	[r1, #32]
  404fd8:	f040 8049 	bne.w	40506e <strlen+0xae>
  404fdc:	f04f 0400 	mov.w	r4, #0
  404fe0:	f06f 0007 	mvn.w	r0, #7
  404fe4:	e9d1 2300 	ldrd	r2, r3, [r1]
  404fe8:	f891 f040 	pld	[r1, #64]	; 0x40
  404fec:	f100 0008 	add.w	r0, r0, #8
  404ff0:	fa82 f24c 	uadd8	r2, r2, ip
  404ff4:	faa4 f28c 	sel	r2, r4, ip
  404ff8:	fa83 f34c 	uadd8	r3, r3, ip
  404ffc:	faa2 f38c 	sel	r3, r2, ip
  405000:	bb4b      	cbnz	r3, 405056 <strlen+0x96>
  405002:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405006:	fa82 f24c 	uadd8	r2, r2, ip
  40500a:	f100 0008 	add.w	r0, r0, #8
  40500e:	faa4 f28c 	sel	r2, r4, ip
  405012:	fa83 f34c 	uadd8	r3, r3, ip
  405016:	faa2 f38c 	sel	r3, r2, ip
  40501a:	b9e3      	cbnz	r3, 405056 <strlen+0x96>
  40501c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405020:	fa82 f24c 	uadd8	r2, r2, ip
  405024:	f100 0008 	add.w	r0, r0, #8
  405028:	faa4 f28c 	sel	r2, r4, ip
  40502c:	fa83 f34c 	uadd8	r3, r3, ip
  405030:	faa2 f38c 	sel	r3, r2, ip
  405034:	b97b      	cbnz	r3, 405056 <strlen+0x96>
  405036:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40503a:	f101 0120 	add.w	r1, r1, #32
  40503e:	fa82 f24c 	uadd8	r2, r2, ip
  405042:	f100 0008 	add.w	r0, r0, #8
  405046:	faa4 f28c 	sel	r2, r4, ip
  40504a:	fa83 f34c 	uadd8	r3, r3, ip
  40504e:	faa2 f38c 	sel	r3, r2, ip
  405052:	2b00      	cmp	r3, #0
  405054:	d0c6      	beq.n	404fe4 <strlen+0x24>
  405056:	2a00      	cmp	r2, #0
  405058:	bf04      	itt	eq
  40505a:	3004      	addeq	r0, #4
  40505c:	461a      	moveq	r2, r3
  40505e:	ba12      	rev	r2, r2
  405060:	fab2 f282 	clz	r2, r2
  405064:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405068:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40506c:	4770      	bx	lr
  40506e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405072:	f004 0503 	and.w	r5, r4, #3
  405076:	f1c4 0000 	rsb	r0, r4, #0
  40507a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40507e:	f014 0f04 	tst.w	r4, #4
  405082:	f891 f040 	pld	[r1, #64]	; 0x40
  405086:	fa0c f505 	lsl.w	r5, ip, r5
  40508a:	ea62 0205 	orn	r2, r2, r5
  40508e:	bf1c      	itt	ne
  405090:	ea63 0305 	ornne	r3, r3, r5
  405094:	4662      	movne	r2, ip
  405096:	f04f 0400 	mov.w	r4, #0
  40509a:	e7a9      	b.n	404ff0 <strlen+0x30>

0040509c <__ssprint_r>:
  40509c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050a0:	6893      	ldr	r3, [r2, #8]
  4050a2:	b083      	sub	sp, #12
  4050a4:	4690      	mov	r8, r2
  4050a6:	2b00      	cmp	r3, #0
  4050a8:	d070      	beq.n	40518c <__ssprint_r+0xf0>
  4050aa:	4682      	mov	sl, r0
  4050ac:	460c      	mov	r4, r1
  4050ae:	6817      	ldr	r7, [r2, #0]
  4050b0:	688d      	ldr	r5, [r1, #8]
  4050b2:	6808      	ldr	r0, [r1, #0]
  4050b4:	e042      	b.n	40513c <__ssprint_r+0xa0>
  4050b6:	89a3      	ldrh	r3, [r4, #12]
  4050b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4050bc:	d02e      	beq.n	40511c <__ssprint_r+0x80>
  4050be:	6965      	ldr	r5, [r4, #20]
  4050c0:	6921      	ldr	r1, [r4, #16]
  4050c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4050c6:	eba0 0b01 	sub.w	fp, r0, r1
  4050ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4050ce:	f10b 0001 	add.w	r0, fp, #1
  4050d2:	106d      	asrs	r5, r5, #1
  4050d4:	4430      	add	r0, r6
  4050d6:	42a8      	cmp	r0, r5
  4050d8:	462a      	mov	r2, r5
  4050da:	bf84      	itt	hi
  4050dc:	4605      	movhi	r5, r0
  4050de:	462a      	movhi	r2, r5
  4050e0:	055b      	lsls	r3, r3, #21
  4050e2:	d538      	bpl.n	405156 <__ssprint_r+0xba>
  4050e4:	4611      	mov	r1, r2
  4050e6:	4650      	mov	r0, sl
  4050e8:	f7ff f8a0 	bl	40422c <_malloc_r>
  4050ec:	2800      	cmp	r0, #0
  4050ee:	d03c      	beq.n	40516a <__ssprint_r+0xce>
  4050f0:	465a      	mov	r2, fp
  4050f2:	6921      	ldr	r1, [r4, #16]
  4050f4:	9001      	str	r0, [sp, #4]
  4050f6:	f7ff fb9b 	bl	404830 <memcpy>
  4050fa:	89a2      	ldrh	r2, [r4, #12]
  4050fc:	9b01      	ldr	r3, [sp, #4]
  4050fe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405102:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405106:	81a2      	strh	r2, [r4, #12]
  405108:	eba5 020b 	sub.w	r2, r5, fp
  40510c:	eb03 000b 	add.w	r0, r3, fp
  405110:	6165      	str	r5, [r4, #20]
  405112:	6123      	str	r3, [r4, #16]
  405114:	6020      	str	r0, [r4, #0]
  405116:	60a2      	str	r2, [r4, #8]
  405118:	4635      	mov	r5, r6
  40511a:	46b3      	mov	fp, r6
  40511c:	465a      	mov	r2, fp
  40511e:	4649      	mov	r1, r9
  405120:	f000 fa18 	bl	405554 <memmove>
  405124:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405128:	68a2      	ldr	r2, [r4, #8]
  40512a:	6820      	ldr	r0, [r4, #0]
  40512c:	1b55      	subs	r5, r2, r5
  40512e:	4458      	add	r0, fp
  405130:	1b9e      	subs	r6, r3, r6
  405132:	60a5      	str	r5, [r4, #8]
  405134:	6020      	str	r0, [r4, #0]
  405136:	f8c8 6008 	str.w	r6, [r8, #8]
  40513a:	b33e      	cbz	r6, 40518c <__ssprint_r+0xf0>
  40513c:	687e      	ldr	r6, [r7, #4]
  40513e:	463b      	mov	r3, r7
  405140:	3708      	adds	r7, #8
  405142:	2e00      	cmp	r6, #0
  405144:	d0fa      	beq.n	40513c <__ssprint_r+0xa0>
  405146:	42ae      	cmp	r6, r5
  405148:	f8d3 9000 	ldr.w	r9, [r3]
  40514c:	46ab      	mov	fp, r5
  40514e:	d2b2      	bcs.n	4050b6 <__ssprint_r+0x1a>
  405150:	4635      	mov	r5, r6
  405152:	46b3      	mov	fp, r6
  405154:	e7e2      	b.n	40511c <__ssprint_r+0x80>
  405156:	4650      	mov	r0, sl
  405158:	f000 fa60 	bl	40561c <_realloc_r>
  40515c:	4603      	mov	r3, r0
  40515e:	2800      	cmp	r0, #0
  405160:	d1d2      	bne.n	405108 <__ssprint_r+0x6c>
  405162:	6921      	ldr	r1, [r4, #16]
  405164:	4650      	mov	r0, sl
  405166:	f000 f8f9 	bl	40535c <_free_r>
  40516a:	230c      	movs	r3, #12
  40516c:	f8ca 3000 	str.w	r3, [sl]
  405170:	89a3      	ldrh	r3, [r4, #12]
  405172:	2200      	movs	r2, #0
  405174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405178:	f04f 30ff 	mov.w	r0, #4294967295
  40517c:	81a3      	strh	r3, [r4, #12]
  40517e:	f8c8 2008 	str.w	r2, [r8, #8]
  405182:	f8c8 2004 	str.w	r2, [r8, #4]
  405186:	b003      	add	sp, #12
  405188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40518c:	2000      	movs	r0, #0
  40518e:	f8c8 0004 	str.w	r0, [r8, #4]
  405192:	b003      	add	sp, #12
  405194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405198 <__register_exitproc>:
  405198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40519c:	4d2c      	ldr	r5, [pc, #176]	; (405250 <__register_exitproc+0xb8>)
  40519e:	4606      	mov	r6, r0
  4051a0:	6828      	ldr	r0, [r5, #0]
  4051a2:	4698      	mov	r8, r3
  4051a4:	460f      	mov	r7, r1
  4051a6:	4691      	mov	r9, r2
  4051a8:	f7ff f83c 	bl	404224 <__retarget_lock_acquire_recursive>
  4051ac:	4b29      	ldr	r3, [pc, #164]	; (405254 <__register_exitproc+0xbc>)
  4051ae:	681c      	ldr	r4, [r3, #0]
  4051b0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4051b4:	2b00      	cmp	r3, #0
  4051b6:	d03e      	beq.n	405236 <__register_exitproc+0x9e>
  4051b8:	685a      	ldr	r2, [r3, #4]
  4051ba:	2a1f      	cmp	r2, #31
  4051bc:	dc1c      	bgt.n	4051f8 <__register_exitproc+0x60>
  4051be:	f102 0e01 	add.w	lr, r2, #1
  4051c2:	b176      	cbz	r6, 4051e2 <__register_exitproc+0x4a>
  4051c4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4051c8:	2401      	movs	r4, #1
  4051ca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4051ce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4051d2:	4094      	lsls	r4, r2
  4051d4:	4320      	orrs	r0, r4
  4051d6:	2e02      	cmp	r6, #2
  4051d8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4051dc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4051e0:	d023      	beq.n	40522a <__register_exitproc+0x92>
  4051e2:	3202      	adds	r2, #2
  4051e4:	f8c3 e004 	str.w	lr, [r3, #4]
  4051e8:	6828      	ldr	r0, [r5, #0]
  4051ea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4051ee:	f7ff f81b 	bl	404228 <__retarget_lock_release_recursive>
  4051f2:	2000      	movs	r0, #0
  4051f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4051f8:	4b17      	ldr	r3, [pc, #92]	; (405258 <__register_exitproc+0xc0>)
  4051fa:	b30b      	cbz	r3, 405240 <__register_exitproc+0xa8>
  4051fc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405200:	f3af 8000 	nop.w
  405204:	4603      	mov	r3, r0
  405206:	b1d8      	cbz	r0, 405240 <__register_exitproc+0xa8>
  405208:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40520c:	6002      	str	r2, [r0, #0]
  40520e:	2100      	movs	r1, #0
  405210:	6041      	str	r1, [r0, #4]
  405212:	460a      	mov	r2, r1
  405214:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405218:	f04f 0e01 	mov.w	lr, #1
  40521c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405220:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405224:	2e00      	cmp	r6, #0
  405226:	d0dc      	beq.n	4051e2 <__register_exitproc+0x4a>
  405228:	e7cc      	b.n	4051c4 <__register_exitproc+0x2c>
  40522a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40522e:	430c      	orrs	r4, r1
  405230:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405234:	e7d5      	b.n	4051e2 <__register_exitproc+0x4a>
  405236:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40523a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40523e:	e7bb      	b.n	4051b8 <__register_exitproc+0x20>
  405240:	6828      	ldr	r0, [r5, #0]
  405242:	f7fe fff1 	bl	404228 <__retarget_lock_release_recursive>
  405246:	f04f 30ff 	mov.w	r0, #4294967295
  40524a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40524e:	bf00      	nop
  405250:	20400458 	.word	0x20400458
  405254:	00406870 	.word	0x00406870
  405258:	00000000 	.word	0x00000000

0040525c <_calloc_r>:
  40525c:	b510      	push	{r4, lr}
  40525e:	fb02 f101 	mul.w	r1, r2, r1
  405262:	f7fe ffe3 	bl	40422c <_malloc_r>
  405266:	4604      	mov	r4, r0
  405268:	b1d8      	cbz	r0, 4052a2 <_calloc_r+0x46>
  40526a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40526e:	f022 0203 	bic.w	r2, r2, #3
  405272:	3a04      	subs	r2, #4
  405274:	2a24      	cmp	r2, #36	; 0x24
  405276:	d818      	bhi.n	4052aa <_calloc_r+0x4e>
  405278:	2a13      	cmp	r2, #19
  40527a:	d914      	bls.n	4052a6 <_calloc_r+0x4a>
  40527c:	2300      	movs	r3, #0
  40527e:	2a1b      	cmp	r2, #27
  405280:	6003      	str	r3, [r0, #0]
  405282:	6043      	str	r3, [r0, #4]
  405284:	d916      	bls.n	4052b4 <_calloc_r+0x58>
  405286:	2a24      	cmp	r2, #36	; 0x24
  405288:	6083      	str	r3, [r0, #8]
  40528a:	60c3      	str	r3, [r0, #12]
  40528c:	bf11      	iteee	ne
  40528e:	f100 0210 	addne.w	r2, r0, #16
  405292:	6103      	streq	r3, [r0, #16]
  405294:	6143      	streq	r3, [r0, #20]
  405296:	f100 0218 	addeq.w	r2, r0, #24
  40529a:	2300      	movs	r3, #0
  40529c:	6013      	str	r3, [r2, #0]
  40529e:	6053      	str	r3, [r2, #4]
  4052a0:	6093      	str	r3, [r2, #8]
  4052a2:	4620      	mov	r0, r4
  4052a4:	bd10      	pop	{r4, pc}
  4052a6:	4602      	mov	r2, r0
  4052a8:	e7f7      	b.n	40529a <_calloc_r+0x3e>
  4052aa:	2100      	movs	r1, #0
  4052ac:	f7fc fd20 	bl	401cf0 <memset>
  4052b0:	4620      	mov	r0, r4
  4052b2:	bd10      	pop	{r4, pc}
  4052b4:	f100 0208 	add.w	r2, r0, #8
  4052b8:	e7ef      	b.n	40529a <_calloc_r+0x3e>
  4052ba:	bf00      	nop

004052bc <_malloc_trim_r>:
  4052bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4052be:	4f24      	ldr	r7, [pc, #144]	; (405350 <_malloc_trim_r+0x94>)
  4052c0:	460c      	mov	r4, r1
  4052c2:	4606      	mov	r6, r0
  4052c4:	f7ff fb4e 	bl	404964 <__malloc_lock>
  4052c8:	68bb      	ldr	r3, [r7, #8]
  4052ca:	685d      	ldr	r5, [r3, #4]
  4052cc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4052d0:	310f      	adds	r1, #15
  4052d2:	f025 0503 	bic.w	r5, r5, #3
  4052d6:	4429      	add	r1, r5
  4052d8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4052dc:	f021 010f 	bic.w	r1, r1, #15
  4052e0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4052e4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4052e8:	db07      	blt.n	4052fa <_malloc_trim_r+0x3e>
  4052ea:	2100      	movs	r1, #0
  4052ec:	4630      	mov	r0, r6
  4052ee:	f7ff fe3f 	bl	404f70 <_sbrk_r>
  4052f2:	68bb      	ldr	r3, [r7, #8]
  4052f4:	442b      	add	r3, r5
  4052f6:	4298      	cmp	r0, r3
  4052f8:	d004      	beq.n	405304 <_malloc_trim_r+0x48>
  4052fa:	4630      	mov	r0, r6
  4052fc:	f7ff fb38 	bl	404970 <__malloc_unlock>
  405300:	2000      	movs	r0, #0
  405302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405304:	4261      	negs	r1, r4
  405306:	4630      	mov	r0, r6
  405308:	f7ff fe32 	bl	404f70 <_sbrk_r>
  40530c:	3001      	adds	r0, #1
  40530e:	d00d      	beq.n	40532c <_malloc_trim_r+0x70>
  405310:	4b10      	ldr	r3, [pc, #64]	; (405354 <_malloc_trim_r+0x98>)
  405312:	68ba      	ldr	r2, [r7, #8]
  405314:	6819      	ldr	r1, [r3, #0]
  405316:	1b2d      	subs	r5, r5, r4
  405318:	f045 0501 	orr.w	r5, r5, #1
  40531c:	4630      	mov	r0, r6
  40531e:	1b09      	subs	r1, r1, r4
  405320:	6055      	str	r5, [r2, #4]
  405322:	6019      	str	r1, [r3, #0]
  405324:	f7ff fb24 	bl	404970 <__malloc_unlock>
  405328:	2001      	movs	r0, #1
  40532a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40532c:	2100      	movs	r1, #0
  40532e:	4630      	mov	r0, r6
  405330:	f7ff fe1e 	bl	404f70 <_sbrk_r>
  405334:	68ba      	ldr	r2, [r7, #8]
  405336:	1a83      	subs	r3, r0, r2
  405338:	2b0f      	cmp	r3, #15
  40533a:	ddde      	ble.n	4052fa <_malloc_trim_r+0x3e>
  40533c:	4c06      	ldr	r4, [pc, #24]	; (405358 <_malloc_trim_r+0x9c>)
  40533e:	4905      	ldr	r1, [pc, #20]	; (405354 <_malloc_trim_r+0x98>)
  405340:	6824      	ldr	r4, [r4, #0]
  405342:	f043 0301 	orr.w	r3, r3, #1
  405346:	1b00      	subs	r0, r0, r4
  405348:	6053      	str	r3, [r2, #4]
  40534a:	6008      	str	r0, [r1, #0]
  40534c:	e7d5      	b.n	4052fa <_malloc_trim_r+0x3e>
  40534e:	bf00      	nop
  405350:	2040045c 	.word	0x2040045c
  405354:	20400c80 	.word	0x20400c80
  405358:	20400864 	.word	0x20400864

0040535c <_free_r>:
  40535c:	2900      	cmp	r1, #0
  40535e:	d044      	beq.n	4053ea <_free_r+0x8e>
  405360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405364:	460d      	mov	r5, r1
  405366:	4680      	mov	r8, r0
  405368:	f7ff fafc 	bl	404964 <__malloc_lock>
  40536c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405370:	4969      	ldr	r1, [pc, #420]	; (405518 <_free_r+0x1bc>)
  405372:	f027 0301 	bic.w	r3, r7, #1
  405376:	f1a5 0408 	sub.w	r4, r5, #8
  40537a:	18e2      	adds	r2, r4, r3
  40537c:	688e      	ldr	r6, [r1, #8]
  40537e:	6850      	ldr	r0, [r2, #4]
  405380:	42b2      	cmp	r2, r6
  405382:	f020 0003 	bic.w	r0, r0, #3
  405386:	d05e      	beq.n	405446 <_free_r+0xea>
  405388:	07fe      	lsls	r6, r7, #31
  40538a:	6050      	str	r0, [r2, #4]
  40538c:	d40b      	bmi.n	4053a6 <_free_r+0x4a>
  40538e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405392:	1be4      	subs	r4, r4, r7
  405394:	f101 0e08 	add.w	lr, r1, #8
  405398:	68a5      	ldr	r5, [r4, #8]
  40539a:	4575      	cmp	r5, lr
  40539c:	443b      	add	r3, r7
  40539e:	d06d      	beq.n	40547c <_free_r+0x120>
  4053a0:	68e7      	ldr	r7, [r4, #12]
  4053a2:	60ef      	str	r7, [r5, #12]
  4053a4:	60bd      	str	r5, [r7, #8]
  4053a6:	1815      	adds	r5, r2, r0
  4053a8:	686d      	ldr	r5, [r5, #4]
  4053aa:	07ed      	lsls	r5, r5, #31
  4053ac:	d53e      	bpl.n	40542c <_free_r+0xd0>
  4053ae:	f043 0201 	orr.w	r2, r3, #1
  4053b2:	6062      	str	r2, [r4, #4]
  4053b4:	50e3      	str	r3, [r4, r3]
  4053b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4053ba:	d217      	bcs.n	4053ec <_free_r+0x90>
  4053bc:	08db      	lsrs	r3, r3, #3
  4053be:	1c58      	adds	r0, r3, #1
  4053c0:	109a      	asrs	r2, r3, #2
  4053c2:	684d      	ldr	r5, [r1, #4]
  4053c4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4053c8:	60a7      	str	r7, [r4, #8]
  4053ca:	2301      	movs	r3, #1
  4053cc:	4093      	lsls	r3, r2
  4053ce:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4053d2:	432b      	orrs	r3, r5
  4053d4:	3a08      	subs	r2, #8
  4053d6:	60e2      	str	r2, [r4, #12]
  4053d8:	604b      	str	r3, [r1, #4]
  4053da:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4053de:	60fc      	str	r4, [r7, #12]
  4053e0:	4640      	mov	r0, r8
  4053e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4053e6:	f7ff bac3 	b.w	404970 <__malloc_unlock>
  4053ea:	4770      	bx	lr
  4053ec:	0a5a      	lsrs	r2, r3, #9
  4053ee:	2a04      	cmp	r2, #4
  4053f0:	d852      	bhi.n	405498 <_free_r+0x13c>
  4053f2:	099a      	lsrs	r2, r3, #6
  4053f4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4053f8:	00ff      	lsls	r7, r7, #3
  4053fa:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4053fe:	19c8      	adds	r0, r1, r7
  405400:	59ca      	ldr	r2, [r1, r7]
  405402:	3808      	subs	r0, #8
  405404:	4290      	cmp	r0, r2
  405406:	d04f      	beq.n	4054a8 <_free_r+0x14c>
  405408:	6851      	ldr	r1, [r2, #4]
  40540a:	f021 0103 	bic.w	r1, r1, #3
  40540e:	428b      	cmp	r3, r1
  405410:	d232      	bcs.n	405478 <_free_r+0x11c>
  405412:	6892      	ldr	r2, [r2, #8]
  405414:	4290      	cmp	r0, r2
  405416:	d1f7      	bne.n	405408 <_free_r+0xac>
  405418:	68c3      	ldr	r3, [r0, #12]
  40541a:	60a0      	str	r0, [r4, #8]
  40541c:	60e3      	str	r3, [r4, #12]
  40541e:	609c      	str	r4, [r3, #8]
  405420:	60c4      	str	r4, [r0, #12]
  405422:	4640      	mov	r0, r8
  405424:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405428:	f7ff baa2 	b.w	404970 <__malloc_unlock>
  40542c:	6895      	ldr	r5, [r2, #8]
  40542e:	4f3b      	ldr	r7, [pc, #236]	; (40551c <_free_r+0x1c0>)
  405430:	42bd      	cmp	r5, r7
  405432:	4403      	add	r3, r0
  405434:	d040      	beq.n	4054b8 <_free_r+0x15c>
  405436:	68d0      	ldr	r0, [r2, #12]
  405438:	60e8      	str	r0, [r5, #12]
  40543a:	f043 0201 	orr.w	r2, r3, #1
  40543e:	6085      	str	r5, [r0, #8]
  405440:	6062      	str	r2, [r4, #4]
  405442:	50e3      	str	r3, [r4, r3]
  405444:	e7b7      	b.n	4053b6 <_free_r+0x5a>
  405446:	07ff      	lsls	r7, r7, #31
  405448:	4403      	add	r3, r0
  40544a:	d407      	bmi.n	40545c <_free_r+0x100>
  40544c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405450:	1aa4      	subs	r4, r4, r2
  405452:	4413      	add	r3, r2
  405454:	68a0      	ldr	r0, [r4, #8]
  405456:	68e2      	ldr	r2, [r4, #12]
  405458:	60c2      	str	r2, [r0, #12]
  40545a:	6090      	str	r0, [r2, #8]
  40545c:	4a30      	ldr	r2, [pc, #192]	; (405520 <_free_r+0x1c4>)
  40545e:	6812      	ldr	r2, [r2, #0]
  405460:	f043 0001 	orr.w	r0, r3, #1
  405464:	4293      	cmp	r3, r2
  405466:	6060      	str	r0, [r4, #4]
  405468:	608c      	str	r4, [r1, #8]
  40546a:	d3b9      	bcc.n	4053e0 <_free_r+0x84>
  40546c:	4b2d      	ldr	r3, [pc, #180]	; (405524 <_free_r+0x1c8>)
  40546e:	4640      	mov	r0, r8
  405470:	6819      	ldr	r1, [r3, #0]
  405472:	f7ff ff23 	bl	4052bc <_malloc_trim_r>
  405476:	e7b3      	b.n	4053e0 <_free_r+0x84>
  405478:	4610      	mov	r0, r2
  40547a:	e7cd      	b.n	405418 <_free_r+0xbc>
  40547c:	1811      	adds	r1, r2, r0
  40547e:	6849      	ldr	r1, [r1, #4]
  405480:	07c9      	lsls	r1, r1, #31
  405482:	d444      	bmi.n	40550e <_free_r+0x1b2>
  405484:	6891      	ldr	r1, [r2, #8]
  405486:	68d2      	ldr	r2, [r2, #12]
  405488:	60ca      	str	r2, [r1, #12]
  40548a:	4403      	add	r3, r0
  40548c:	f043 0001 	orr.w	r0, r3, #1
  405490:	6091      	str	r1, [r2, #8]
  405492:	6060      	str	r0, [r4, #4]
  405494:	50e3      	str	r3, [r4, r3]
  405496:	e7a3      	b.n	4053e0 <_free_r+0x84>
  405498:	2a14      	cmp	r2, #20
  40549a:	d816      	bhi.n	4054ca <_free_r+0x16e>
  40549c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4054a0:	00ff      	lsls	r7, r7, #3
  4054a2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4054a6:	e7aa      	b.n	4053fe <_free_r+0xa2>
  4054a8:	10aa      	asrs	r2, r5, #2
  4054aa:	2301      	movs	r3, #1
  4054ac:	684d      	ldr	r5, [r1, #4]
  4054ae:	4093      	lsls	r3, r2
  4054b0:	432b      	orrs	r3, r5
  4054b2:	604b      	str	r3, [r1, #4]
  4054b4:	4603      	mov	r3, r0
  4054b6:	e7b0      	b.n	40541a <_free_r+0xbe>
  4054b8:	f043 0201 	orr.w	r2, r3, #1
  4054bc:	614c      	str	r4, [r1, #20]
  4054be:	610c      	str	r4, [r1, #16]
  4054c0:	60e5      	str	r5, [r4, #12]
  4054c2:	60a5      	str	r5, [r4, #8]
  4054c4:	6062      	str	r2, [r4, #4]
  4054c6:	50e3      	str	r3, [r4, r3]
  4054c8:	e78a      	b.n	4053e0 <_free_r+0x84>
  4054ca:	2a54      	cmp	r2, #84	; 0x54
  4054cc:	d806      	bhi.n	4054dc <_free_r+0x180>
  4054ce:	0b1a      	lsrs	r2, r3, #12
  4054d0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4054d4:	00ff      	lsls	r7, r7, #3
  4054d6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4054da:	e790      	b.n	4053fe <_free_r+0xa2>
  4054dc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4054e0:	d806      	bhi.n	4054f0 <_free_r+0x194>
  4054e2:	0bda      	lsrs	r2, r3, #15
  4054e4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4054e8:	00ff      	lsls	r7, r7, #3
  4054ea:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4054ee:	e786      	b.n	4053fe <_free_r+0xa2>
  4054f0:	f240 5054 	movw	r0, #1364	; 0x554
  4054f4:	4282      	cmp	r2, r0
  4054f6:	d806      	bhi.n	405506 <_free_r+0x1aa>
  4054f8:	0c9a      	lsrs	r2, r3, #18
  4054fa:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4054fe:	00ff      	lsls	r7, r7, #3
  405500:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405504:	e77b      	b.n	4053fe <_free_r+0xa2>
  405506:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40550a:	257e      	movs	r5, #126	; 0x7e
  40550c:	e777      	b.n	4053fe <_free_r+0xa2>
  40550e:	f043 0101 	orr.w	r1, r3, #1
  405512:	6061      	str	r1, [r4, #4]
  405514:	6013      	str	r3, [r2, #0]
  405516:	e763      	b.n	4053e0 <_free_r+0x84>
  405518:	2040045c 	.word	0x2040045c
  40551c:	20400464 	.word	0x20400464
  405520:	20400868 	.word	0x20400868
  405524:	20400cb0 	.word	0x20400cb0

00405528 <__ascii_mbtowc>:
  405528:	b082      	sub	sp, #8
  40552a:	b149      	cbz	r1, 405540 <__ascii_mbtowc+0x18>
  40552c:	b15a      	cbz	r2, 405546 <__ascii_mbtowc+0x1e>
  40552e:	b16b      	cbz	r3, 40554c <__ascii_mbtowc+0x24>
  405530:	7813      	ldrb	r3, [r2, #0]
  405532:	600b      	str	r3, [r1, #0]
  405534:	7812      	ldrb	r2, [r2, #0]
  405536:	1c10      	adds	r0, r2, #0
  405538:	bf18      	it	ne
  40553a:	2001      	movne	r0, #1
  40553c:	b002      	add	sp, #8
  40553e:	4770      	bx	lr
  405540:	a901      	add	r1, sp, #4
  405542:	2a00      	cmp	r2, #0
  405544:	d1f3      	bne.n	40552e <__ascii_mbtowc+0x6>
  405546:	4610      	mov	r0, r2
  405548:	b002      	add	sp, #8
  40554a:	4770      	bx	lr
  40554c:	f06f 0001 	mvn.w	r0, #1
  405550:	e7f4      	b.n	40553c <__ascii_mbtowc+0x14>
  405552:	bf00      	nop

00405554 <memmove>:
  405554:	4288      	cmp	r0, r1
  405556:	b5f0      	push	{r4, r5, r6, r7, lr}
  405558:	d90d      	bls.n	405576 <memmove+0x22>
  40555a:	188b      	adds	r3, r1, r2
  40555c:	4298      	cmp	r0, r3
  40555e:	d20a      	bcs.n	405576 <memmove+0x22>
  405560:	1884      	adds	r4, r0, r2
  405562:	2a00      	cmp	r2, #0
  405564:	d051      	beq.n	40560a <memmove+0xb6>
  405566:	4622      	mov	r2, r4
  405568:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40556c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405570:	4299      	cmp	r1, r3
  405572:	d1f9      	bne.n	405568 <memmove+0x14>
  405574:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405576:	2a0f      	cmp	r2, #15
  405578:	d948      	bls.n	40560c <memmove+0xb8>
  40557a:	ea41 0300 	orr.w	r3, r1, r0
  40557e:	079b      	lsls	r3, r3, #30
  405580:	d146      	bne.n	405610 <memmove+0xbc>
  405582:	f100 0410 	add.w	r4, r0, #16
  405586:	f101 0310 	add.w	r3, r1, #16
  40558a:	4615      	mov	r5, r2
  40558c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405590:	f844 6c10 	str.w	r6, [r4, #-16]
  405594:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405598:	f844 6c0c 	str.w	r6, [r4, #-12]
  40559c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4055a0:	f844 6c08 	str.w	r6, [r4, #-8]
  4055a4:	3d10      	subs	r5, #16
  4055a6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4055aa:	f844 6c04 	str.w	r6, [r4, #-4]
  4055ae:	2d0f      	cmp	r5, #15
  4055b0:	f103 0310 	add.w	r3, r3, #16
  4055b4:	f104 0410 	add.w	r4, r4, #16
  4055b8:	d8e8      	bhi.n	40558c <memmove+0x38>
  4055ba:	f1a2 0310 	sub.w	r3, r2, #16
  4055be:	f023 030f 	bic.w	r3, r3, #15
  4055c2:	f002 0e0f 	and.w	lr, r2, #15
  4055c6:	3310      	adds	r3, #16
  4055c8:	f1be 0f03 	cmp.w	lr, #3
  4055cc:	4419      	add	r1, r3
  4055ce:	4403      	add	r3, r0
  4055d0:	d921      	bls.n	405616 <memmove+0xc2>
  4055d2:	1f1e      	subs	r6, r3, #4
  4055d4:	460d      	mov	r5, r1
  4055d6:	4674      	mov	r4, lr
  4055d8:	3c04      	subs	r4, #4
  4055da:	f855 7b04 	ldr.w	r7, [r5], #4
  4055de:	f846 7f04 	str.w	r7, [r6, #4]!
  4055e2:	2c03      	cmp	r4, #3
  4055e4:	d8f8      	bhi.n	4055d8 <memmove+0x84>
  4055e6:	f1ae 0404 	sub.w	r4, lr, #4
  4055ea:	f024 0403 	bic.w	r4, r4, #3
  4055ee:	3404      	adds	r4, #4
  4055f0:	4421      	add	r1, r4
  4055f2:	4423      	add	r3, r4
  4055f4:	f002 0203 	and.w	r2, r2, #3
  4055f8:	b162      	cbz	r2, 405614 <memmove+0xc0>
  4055fa:	3b01      	subs	r3, #1
  4055fc:	440a      	add	r2, r1
  4055fe:	f811 4b01 	ldrb.w	r4, [r1], #1
  405602:	f803 4f01 	strb.w	r4, [r3, #1]!
  405606:	428a      	cmp	r2, r1
  405608:	d1f9      	bne.n	4055fe <memmove+0xaa>
  40560a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40560c:	4603      	mov	r3, r0
  40560e:	e7f3      	b.n	4055f8 <memmove+0xa4>
  405610:	4603      	mov	r3, r0
  405612:	e7f2      	b.n	4055fa <memmove+0xa6>
  405614:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405616:	4672      	mov	r2, lr
  405618:	e7ee      	b.n	4055f8 <memmove+0xa4>
  40561a:	bf00      	nop

0040561c <_realloc_r>:
  40561c:	2900      	cmp	r1, #0
  40561e:	f000 8095 	beq.w	40574c <_realloc_r+0x130>
  405622:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405626:	460d      	mov	r5, r1
  405628:	4616      	mov	r6, r2
  40562a:	b083      	sub	sp, #12
  40562c:	4680      	mov	r8, r0
  40562e:	f106 070b 	add.w	r7, r6, #11
  405632:	f7ff f997 	bl	404964 <__malloc_lock>
  405636:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40563a:	2f16      	cmp	r7, #22
  40563c:	f02e 0403 	bic.w	r4, lr, #3
  405640:	f1a5 0908 	sub.w	r9, r5, #8
  405644:	d83c      	bhi.n	4056c0 <_realloc_r+0xa4>
  405646:	2210      	movs	r2, #16
  405648:	4617      	mov	r7, r2
  40564a:	42be      	cmp	r6, r7
  40564c:	d83d      	bhi.n	4056ca <_realloc_r+0xae>
  40564e:	4294      	cmp	r4, r2
  405650:	da43      	bge.n	4056da <_realloc_r+0xbe>
  405652:	4bc4      	ldr	r3, [pc, #784]	; (405964 <_realloc_r+0x348>)
  405654:	6899      	ldr	r1, [r3, #8]
  405656:	eb09 0004 	add.w	r0, r9, r4
  40565a:	4288      	cmp	r0, r1
  40565c:	f000 80b4 	beq.w	4057c8 <_realloc_r+0x1ac>
  405660:	6843      	ldr	r3, [r0, #4]
  405662:	f023 0101 	bic.w	r1, r3, #1
  405666:	4401      	add	r1, r0
  405668:	6849      	ldr	r1, [r1, #4]
  40566a:	07c9      	lsls	r1, r1, #31
  40566c:	d54c      	bpl.n	405708 <_realloc_r+0xec>
  40566e:	f01e 0f01 	tst.w	lr, #1
  405672:	f000 809b 	beq.w	4057ac <_realloc_r+0x190>
  405676:	4631      	mov	r1, r6
  405678:	4640      	mov	r0, r8
  40567a:	f7fe fdd7 	bl	40422c <_malloc_r>
  40567e:	4606      	mov	r6, r0
  405680:	2800      	cmp	r0, #0
  405682:	d03a      	beq.n	4056fa <_realloc_r+0xde>
  405684:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405688:	f023 0301 	bic.w	r3, r3, #1
  40568c:	444b      	add	r3, r9
  40568e:	f1a0 0208 	sub.w	r2, r0, #8
  405692:	429a      	cmp	r2, r3
  405694:	f000 8121 	beq.w	4058da <_realloc_r+0x2be>
  405698:	1f22      	subs	r2, r4, #4
  40569a:	2a24      	cmp	r2, #36	; 0x24
  40569c:	f200 8107 	bhi.w	4058ae <_realloc_r+0x292>
  4056a0:	2a13      	cmp	r2, #19
  4056a2:	f200 80db 	bhi.w	40585c <_realloc_r+0x240>
  4056a6:	4603      	mov	r3, r0
  4056a8:	462a      	mov	r2, r5
  4056aa:	6811      	ldr	r1, [r2, #0]
  4056ac:	6019      	str	r1, [r3, #0]
  4056ae:	6851      	ldr	r1, [r2, #4]
  4056b0:	6059      	str	r1, [r3, #4]
  4056b2:	6892      	ldr	r2, [r2, #8]
  4056b4:	609a      	str	r2, [r3, #8]
  4056b6:	4629      	mov	r1, r5
  4056b8:	4640      	mov	r0, r8
  4056ba:	f7ff fe4f 	bl	40535c <_free_r>
  4056be:	e01c      	b.n	4056fa <_realloc_r+0xde>
  4056c0:	f027 0707 	bic.w	r7, r7, #7
  4056c4:	2f00      	cmp	r7, #0
  4056c6:	463a      	mov	r2, r7
  4056c8:	dabf      	bge.n	40564a <_realloc_r+0x2e>
  4056ca:	2600      	movs	r6, #0
  4056cc:	230c      	movs	r3, #12
  4056ce:	4630      	mov	r0, r6
  4056d0:	f8c8 3000 	str.w	r3, [r8]
  4056d4:	b003      	add	sp, #12
  4056d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056da:	462e      	mov	r6, r5
  4056dc:	1be3      	subs	r3, r4, r7
  4056de:	2b0f      	cmp	r3, #15
  4056e0:	d81e      	bhi.n	405720 <_realloc_r+0x104>
  4056e2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4056e6:	f003 0301 	and.w	r3, r3, #1
  4056ea:	4323      	orrs	r3, r4
  4056ec:	444c      	add	r4, r9
  4056ee:	f8c9 3004 	str.w	r3, [r9, #4]
  4056f2:	6863      	ldr	r3, [r4, #4]
  4056f4:	f043 0301 	orr.w	r3, r3, #1
  4056f8:	6063      	str	r3, [r4, #4]
  4056fa:	4640      	mov	r0, r8
  4056fc:	f7ff f938 	bl	404970 <__malloc_unlock>
  405700:	4630      	mov	r0, r6
  405702:	b003      	add	sp, #12
  405704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405708:	f023 0303 	bic.w	r3, r3, #3
  40570c:	18e1      	adds	r1, r4, r3
  40570e:	4291      	cmp	r1, r2
  405710:	db1f      	blt.n	405752 <_realloc_r+0x136>
  405712:	68c3      	ldr	r3, [r0, #12]
  405714:	6882      	ldr	r2, [r0, #8]
  405716:	462e      	mov	r6, r5
  405718:	60d3      	str	r3, [r2, #12]
  40571a:	460c      	mov	r4, r1
  40571c:	609a      	str	r2, [r3, #8]
  40571e:	e7dd      	b.n	4056dc <_realloc_r+0xc0>
  405720:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405724:	eb09 0107 	add.w	r1, r9, r7
  405728:	f002 0201 	and.w	r2, r2, #1
  40572c:	444c      	add	r4, r9
  40572e:	f043 0301 	orr.w	r3, r3, #1
  405732:	4317      	orrs	r7, r2
  405734:	f8c9 7004 	str.w	r7, [r9, #4]
  405738:	604b      	str	r3, [r1, #4]
  40573a:	6863      	ldr	r3, [r4, #4]
  40573c:	f043 0301 	orr.w	r3, r3, #1
  405740:	3108      	adds	r1, #8
  405742:	6063      	str	r3, [r4, #4]
  405744:	4640      	mov	r0, r8
  405746:	f7ff fe09 	bl	40535c <_free_r>
  40574a:	e7d6      	b.n	4056fa <_realloc_r+0xde>
  40574c:	4611      	mov	r1, r2
  40574e:	f7fe bd6d 	b.w	40422c <_malloc_r>
  405752:	f01e 0f01 	tst.w	lr, #1
  405756:	d18e      	bne.n	405676 <_realloc_r+0x5a>
  405758:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40575c:	eba9 0a01 	sub.w	sl, r9, r1
  405760:	f8da 1004 	ldr.w	r1, [sl, #4]
  405764:	f021 0103 	bic.w	r1, r1, #3
  405768:	440b      	add	r3, r1
  40576a:	4423      	add	r3, r4
  40576c:	4293      	cmp	r3, r2
  40576e:	db25      	blt.n	4057bc <_realloc_r+0x1a0>
  405770:	68c2      	ldr	r2, [r0, #12]
  405772:	6881      	ldr	r1, [r0, #8]
  405774:	4656      	mov	r6, sl
  405776:	60ca      	str	r2, [r1, #12]
  405778:	6091      	str	r1, [r2, #8]
  40577a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40577e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405782:	1f22      	subs	r2, r4, #4
  405784:	2a24      	cmp	r2, #36	; 0x24
  405786:	60c1      	str	r1, [r0, #12]
  405788:	6088      	str	r0, [r1, #8]
  40578a:	f200 8094 	bhi.w	4058b6 <_realloc_r+0x29a>
  40578e:	2a13      	cmp	r2, #19
  405790:	d96f      	bls.n	405872 <_realloc_r+0x256>
  405792:	6829      	ldr	r1, [r5, #0]
  405794:	f8ca 1008 	str.w	r1, [sl, #8]
  405798:	6869      	ldr	r1, [r5, #4]
  40579a:	f8ca 100c 	str.w	r1, [sl, #12]
  40579e:	2a1b      	cmp	r2, #27
  4057a0:	f200 80a2 	bhi.w	4058e8 <_realloc_r+0x2cc>
  4057a4:	3508      	adds	r5, #8
  4057a6:	f10a 0210 	add.w	r2, sl, #16
  4057aa:	e063      	b.n	405874 <_realloc_r+0x258>
  4057ac:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4057b0:	eba9 0a03 	sub.w	sl, r9, r3
  4057b4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4057b8:	f021 0103 	bic.w	r1, r1, #3
  4057bc:	1863      	adds	r3, r4, r1
  4057be:	4293      	cmp	r3, r2
  4057c0:	f6ff af59 	blt.w	405676 <_realloc_r+0x5a>
  4057c4:	4656      	mov	r6, sl
  4057c6:	e7d8      	b.n	40577a <_realloc_r+0x15e>
  4057c8:	6841      	ldr	r1, [r0, #4]
  4057ca:	f021 0b03 	bic.w	fp, r1, #3
  4057ce:	44a3      	add	fp, r4
  4057d0:	f107 0010 	add.w	r0, r7, #16
  4057d4:	4583      	cmp	fp, r0
  4057d6:	da56      	bge.n	405886 <_realloc_r+0x26a>
  4057d8:	f01e 0f01 	tst.w	lr, #1
  4057dc:	f47f af4b 	bne.w	405676 <_realloc_r+0x5a>
  4057e0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4057e4:	eba9 0a01 	sub.w	sl, r9, r1
  4057e8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4057ec:	f021 0103 	bic.w	r1, r1, #3
  4057f0:	448b      	add	fp, r1
  4057f2:	4558      	cmp	r0, fp
  4057f4:	dce2      	bgt.n	4057bc <_realloc_r+0x1a0>
  4057f6:	4656      	mov	r6, sl
  4057f8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4057fc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405800:	1f22      	subs	r2, r4, #4
  405802:	2a24      	cmp	r2, #36	; 0x24
  405804:	60c1      	str	r1, [r0, #12]
  405806:	6088      	str	r0, [r1, #8]
  405808:	f200 808f 	bhi.w	40592a <_realloc_r+0x30e>
  40580c:	2a13      	cmp	r2, #19
  40580e:	f240 808a 	bls.w	405926 <_realloc_r+0x30a>
  405812:	6829      	ldr	r1, [r5, #0]
  405814:	f8ca 1008 	str.w	r1, [sl, #8]
  405818:	6869      	ldr	r1, [r5, #4]
  40581a:	f8ca 100c 	str.w	r1, [sl, #12]
  40581e:	2a1b      	cmp	r2, #27
  405820:	f200 808a 	bhi.w	405938 <_realloc_r+0x31c>
  405824:	3508      	adds	r5, #8
  405826:	f10a 0210 	add.w	r2, sl, #16
  40582a:	6829      	ldr	r1, [r5, #0]
  40582c:	6011      	str	r1, [r2, #0]
  40582e:	6869      	ldr	r1, [r5, #4]
  405830:	6051      	str	r1, [r2, #4]
  405832:	68a9      	ldr	r1, [r5, #8]
  405834:	6091      	str	r1, [r2, #8]
  405836:	eb0a 0107 	add.w	r1, sl, r7
  40583a:	ebab 0207 	sub.w	r2, fp, r7
  40583e:	f042 0201 	orr.w	r2, r2, #1
  405842:	6099      	str	r1, [r3, #8]
  405844:	604a      	str	r2, [r1, #4]
  405846:	f8da 3004 	ldr.w	r3, [sl, #4]
  40584a:	f003 0301 	and.w	r3, r3, #1
  40584e:	431f      	orrs	r7, r3
  405850:	4640      	mov	r0, r8
  405852:	f8ca 7004 	str.w	r7, [sl, #4]
  405856:	f7ff f88b 	bl	404970 <__malloc_unlock>
  40585a:	e751      	b.n	405700 <_realloc_r+0xe4>
  40585c:	682b      	ldr	r3, [r5, #0]
  40585e:	6003      	str	r3, [r0, #0]
  405860:	686b      	ldr	r3, [r5, #4]
  405862:	6043      	str	r3, [r0, #4]
  405864:	2a1b      	cmp	r2, #27
  405866:	d82d      	bhi.n	4058c4 <_realloc_r+0x2a8>
  405868:	f100 0308 	add.w	r3, r0, #8
  40586c:	f105 0208 	add.w	r2, r5, #8
  405870:	e71b      	b.n	4056aa <_realloc_r+0x8e>
  405872:	4632      	mov	r2, r6
  405874:	6829      	ldr	r1, [r5, #0]
  405876:	6011      	str	r1, [r2, #0]
  405878:	6869      	ldr	r1, [r5, #4]
  40587a:	6051      	str	r1, [r2, #4]
  40587c:	68a9      	ldr	r1, [r5, #8]
  40587e:	6091      	str	r1, [r2, #8]
  405880:	461c      	mov	r4, r3
  405882:	46d1      	mov	r9, sl
  405884:	e72a      	b.n	4056dc <_realloc_r+0xc0>
  405886:	eb09 0107 	add.w	r1, r9, r7
  40588a:	ebab 0b07 	sub.w	fp, fp, r7
  40588e:	f04b 0201 	orr.w	r2, fp, #1
  405892:	6099      	str	r1, [r3, #8]
  405894:	604a      	str	r2, [r1, #4]
  405896:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40589a:	f003 0301 	and.w	r3, r3, #1
  40589e:	431f      	orrs	r7, r3
  4058a0:	4640      	mov	r0, r8
  4058a2:	f845 7c04 	str.w	r7, [r5, #-4]
  4058a6:	f7ff f863 	bl	404970 <__malloc_unlock>
  4058aa:	462e      	mov	r6, r5
  4058ac:	e728      	b.n	405700 <_realloc_r+0xe4>
  4058ae:	4629      	mov	r1, r5
  4058b0:	f7ff fe50 	bl	405554 <memmove>
  4058b4:	e6ff      	b.n	4056b6 <_realloc_r+0x9a>
  4058b6:	4629      	mov	r1, r5
  4058b8:	4630      	mov	r0, r6
  4058ba:	461c      	mov	r4, r3
  4058bc:	46d1      	mov	r9, sl
  4058be:	f7ff fe49 	bl	405554 <memmove>
  4058c2:	e70b      	b.n	4056dc <_realloc_r+0xc0>
  4058c4:	68ab      	ldr	r3, [r5, #8]
  4058c6:	6083      	str	r3, [r0, #8]
  4058c8:	68eb      	ldr	r3, [r5, #12]
  4058ca:	60c3      	str	r3, [r0, #12]
  4058cc:	2a24      	cmp	r2, #36	; 0x24
  4058ce:	d017      	beq.n	405900 <_realloc_r+0x2e4>
  4058d0:	f100 0310 	add.w	r3, r0, #16
  4058d4:	f105 0210 	add.w	r2, r5, #16
  4058d8:	e6e7      	b.n	4056aa <_realloc_r+0x8e>
  4058da:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4058de:	f023 0303 	bic.w	r3, r3, #3
  4058e2:	441c      	add	r4, r3
  4058e4:	462e      	mov	r6, r5
  4058e6:	e6f9      	b.n	4056dc <_realloc_r+0xc0>
  4058e8:	68a9      	ldr	r1, [r5, #8]
  4058ea:	f8ca 1010 	str.w	r1, [sl, #16]
  4058ee:	68e9      	ldr	r1, [r5, #12]
  4058f0:	f8ca 1014 	str.w	r1, [sl, #20]
  4058f4:	2a24      	cmp	r2, #36	; 0x24
  4058f6:	d00c      	beq.n	405912 <_realloc_r+0x2f6>
  4058f8:	3510      	adds	r5, #16
  4058fa:	f10a 0218 	add.w	r2, sl, #24
  4058fe:	e7b9      	b.n	405874 <_realloc_r+0x258>
  405900:	692b      	ldr	r3, [r5, #16]
  405902:	6103      	str	r3, [r0, #16]
  405904:	696b      	ldr	r3, [r5, #20]
  405906:	6143      	str	r3, [r0, #20]
  405908:	f105 0218 	add.w	r2, r5, #24
  40590c:	f100 0318 	add.w	r3, r0, #24
  405910:	e6cb      	b.n	4056aa <_realloc_r+0x8e>
  405912:	692a      	ldr	r2, [r5, #16]
  405914:	f8ca 2018 	str.w	r2, [sl, #24]
  405918:	696a      	ldr	r2, [r5, #20]
  40591a:	f8ca 201c 	str.w	r2, [sl, #28]
  40591e:	3518      	adds	r5, #24
  405920:	f10a 0220 	add.w	r2, sl, #32
  405924:	e7a6      	b.n	405874 <_realloc_r+0x258>
  405926:	4632      	mov	r2, r6
  405928:	e77f      	b.n	40582a <_realloc_r+0x20e>
  40592a:	4629      	mov	r1, r5
  40592c:	4630      	mov	r0, r6
  40592e:	9301      	str	r3, [sp, #4]
  405930:	f7ff fe10 	bl	405554 <memmove>
  405934:	9b01      	ldr	r3, [sp, #4]
  405936:	e77e      	b.n	405836 <_realloc_r+0x21a>
  405938:	68a9      	ldr	r1, [r5, #8]
  40593a:	f8ca 1010 	str.w	r1, [sl, #16]
  40593e:	68e9      	ldr	r1, [r5, #12]
  405940:	f8ca 1014 	str.w	r1, [sl, #20]
  405944:	2a24      	cmp	r2, #36	; 0x24
  405946:	d003      	beq.n	405950 <_realloc_r+0x334>
  405948:	3510      	adds	r5, #16
  40594a:	f10a 0218 	add.w	r2, sl, #24
  40594e:	e76c      	b.n	40582a <_realloc_r+0x20e>
  405950:	692a      	ldr	r2, [r5, #16]
  405952:	f8ca 2018 	str.w	r2, [sl, #24]
  405956:	696a      	ldr	r2, [r5, #20]
  405958:	f8ca 201c 	str.w	r2, [sl, #28]
  40595c:	3518      	adds	r5, #24
  40595e:	f10a 0220 	add.w	r2, sl, #32
  405962:	e762      	b.n	40582a <_realloc_r+0x20e>
  405964:	2040045c 	.word	0x2040045c

00405968 <__ascii_wctomb>:
  405968:	b121      	cbz	r1, 405974 <__ascii_wctomb+0xc>
  40596a:	2aff      	cmp	r2, #255	; 0xff
  40596c:	d804      	bhi.n	405978 <__ascii_wctomb+0x10>
  40596e:	700a      	strb	r2, [r1, #0]
  405970:	2001      	movs	r0, #1
  405972:	4770      	bx	lr
  405974:	4608      	mov	r0, r1
  405976:	4770      	bx	lr
  405978:	238a      	movs	r3, #138	; 0x8a
  40597a:	6003      	str	r3, [r0, #0]
  40597c:	f04f 30ff 	mov.w	r0, #4294967295
  405980:	4770      	bx	lr
  405982:	bf00      	nop

00405984 <__gedf2>:
  405984:	f04f 3cff 	mov.w	ip, #4294967295
  405988:	e006      	b.n	405998 <__cmpdf2+0x4>
  40598a:	bf00      	nop

0040598c <__ledf2>:
  40598c:	f04f 0c01 	mov.w	ip, #1
  405990:	e002      	b.n	405998 <__cmpdf2+0x4>
  405992:	bf00      	nop

00405994 <__cmpdf2>:
  405994:	f04f 0c01 	mov.w	ip, #1
  405998:	f84d cd04 	str.w	ip, [sp, #-4]!
  40599c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4059a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4059a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4059a8:	bf18      	it	ne
  4059aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4059ae:	d01b      	beq.n	4059e8 <__cmpdf2+0x54>
  4059b0:	b001      	add	sp, #4
  4059b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4059b6:	bf0c      	ite	eq
  4059b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4059bc:	ea91 0f03 	teqne	r1, r3
  4059c0:	bf02      	ittt	eq
  4059c2:	ea90 0f02 	teqeq	r0, r2
  4059c6:	2000      	moveq	r0, #0
  4059c8:	4770      	bxeq	lr
  4059ca:	f110 0f00 	cmn.w	r0, #0
  4059ce:	ea91 0f03 	teq	r1, r3
  4059d2:	bf58      	it	pl
  4059d4:	4299      	cmppl	r1, r3
  4059d6:	bf08      	it	eq
  4059d8:	4290      	cmpeq	r0, r2
  4059da:	bf2c      	ite	cs
  4059dc:	17d8      	asrcs	r0, r3, #31
  4059de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4059e2:	f040 0001 	orr.w	r0, r0, #1
  4059e6:	4770      	bx	lr
  4059e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4059ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4059f0:	d102      	bne.n	4059f8 <__cmpdf2+0x64>
  4059f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4059f6:	d107      	bne.n	405a08 <__cmpdf2+0x74>
  4059f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4059fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405a00:	d1d6      	bne.n	4059b0 <__cmpdf2+0x1c>
  405a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405a06:	d0d3      	beq.n	4059b0 <__cmpdf2+0x1c>
  405a08:	f85d 0b04 	ldr.w	r0, [sp], #4
  405a0c:	4770      	bx	lr
  405a0e:	bf00      	nop

00405a10 <__aeabi_cdrcmple>:
  405a10:	4684      	mov	ip, r0
  405a12:	4610      	mov	r0, r2
  405a14:	4662      	mov	r2, ip
  405a16:	468c      	mov	ip, r1
  405a18:	4619      	mov	r1, r3
  405a1a:	4663      	mov	r3, ip
  405a1c:	e000      	b.n	405a20 <__aeabi_cdcmpeq>
  405a1e:	bf00      	nop

00405a20 <__aeabi_cdcmpeq>:
  405a20:	b501      	push	{r0, lr}
  405a22:	f7ff ffb7 	bl	405994 <__cmpdf2>
  405a26:	2800      	cmp	r0, #0
  405a28:	bf48      	it	mi
  405a2a:	f110 0f00 	cmnmi.w	r0, #0
  405a2e:	bd01      	pop	{r0, pc}

00405a30 <__aeabi_dcmpeq>:
  405a30:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a34:	f7ff fff4 	bl	405a20 <__aeabi_cdcmpeq>
  405a38:	bf0c      	ite	eq
  405a3a:	2001      	moveq	r0, #1
  405a3c:	2000      	movne	r0, #0
  405a3e:	f85d fb08 	ldr.w	pc, [sp], #8
  405a42:	bf00      	nop

00405a44 <__aeabi_dcmplt>:
  405a44:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a48:	f7ff ffea 	bl	405a20 <__aeabi_cdcmpeq>
  405a4c:	bf34      	ite	cc
  405a4e:	2001      	movcc	r0, #1
  405a50:	2000      	movcs	r0, #0
  405a52:	f85d fb08 	ldr.w	pc, [sp], #8
  405a56:	bf00      	nop

00405a58 <__aeabi_dcmple>:
  405a58:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a5c:	f7ff ffe0 	bl	405a20 <__aeabi_cdcmpeq>
  405a60:	bf94      	ite	ls
  405a62:	2001      	movls	r0, #1
  405a64:	2000      	movhi	r0, #0
  405a66:	f85d fb08 	ldr.w	pc, [sp], #8
  405a6a:	bf00      	nop

00405a6c <__aeabi_dcmpge>:
  405a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a70:	f7ff ffce 	bl	405a10 <__aeabi_cdrcmple>
  405a74:	bf94      	ite	ls
  405a76:	2001      	movls	r0, #1
  405a78:	2000      	movhi	r0, #0
  405a7a:	f85d fb08 	ldr.w	pc, [sp], #8
  405a7e:	bf00      	nop

00405a80 <__aeabi_dcmpgt>:
  405a80:	f84d ed08 	str.w	lr, [sp, #-8]!
  405a84:	f7ff ffc4 	bl	405a10 <__aeabi_cdrcmple>
  405a88:	bf34      	ite	cc
  405a8a:	2001      	movcc	r0, #1
  405a8c:	2000      	movcs	r0, #0
  405a8e:	f85d fb08 	ldr.w	pc, [sp], #8
  405a92:	bf00      	nop

00405a94 <__aeabi_dcmpun>:
  405a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405a9c:	d102      	bne.n	405aa4 <__aeabi_dcmpun+0x10>
  405a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405aa2:	d10a      	bne.n	405aba <__aeabi_dcmpun+0x26>
  405aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405aac:	d102      	bne.n	405ab4 <__aeabi_dcmpun+0x20>
  405aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405ab2:	d102      	bne.n	405aba <__aeabi_dcmpun+0x26>
  405ab4:	f04f 0000 	mov.w	r0, #0
  405ab8:	4770      	bx	lr
  405aba:	f04f 0001 	mov.w	r0, #1
  405abe:	4770      	bx	lr

00405ac0 <__aeabi_d2iz>:
  405ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405ac4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405ac8:	d215      	bcs.n	405af6 <__aeabi_d2iz+0x36>
  405aca:	d511      	bpl.n	405af0 <__aeabi_d2iz+0x30>
  405acc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405ad0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405ad4:	d912      	bls.n	405afc <__aeabi_d2iz+0x3c>
  405ad6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405ada:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405ade:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405ae2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405ae6:	fa23 f002 	lsr.w	r0, r3, r2
  405aea:	bf18      	it	ne
  405aec:	4240      	negne	r0, r0
  405aee:	4770      	bx	lr
  405af0:	f04f 0000 	mov.w	r0, #0
  405af4:	4770      	bx	lr
  405af6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405afa:	d105      	bne.n	405b08 <__aeabi_d2iz+0x48>
  405afc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405b00:	bf08      	it	eq
  405b02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405b06:	4770      	bx	lr
  405b08:	f04f 0000 	mov.w	r0, #0
  405b0c:	4770      	bx	lr
  405b0e:	bf00      	nop

00405b10 <__aeabi_uldivmod>:
  405b10:	b953      	cbnz	r3, 405b28 <__aeabi_uldivmod+0x18>
  405b12:	b94a      	cbnz	r2, 405b28 <__aeabi_uldivmod+0x18>
  405b14:	2900      	cmp	r1, #0
  405b16:	bf08      	it	eq
  405b18:	2800      	cmpeq	r0, #0
  405b1a:	bf1c      	itt	ne
  405b1c:	f04f 31ff 	movne.w	r1, #4294967295
  405b20:	f04f 30ff 	movne.w	r0, #4294967295
  405b24:	f000 b97a 	b.w	405e1c <__aeabi_idiv0>
  405b28:	f1ad 0c08 	sub.w	ip, sp, #8
  405b2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405b30:	f000 f806 	bl	405b40 <__udivmoddi4>
  405b34:	f8dd e004 	ldr.w	lr, [sp, #4]
  405b38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405b3c:	b004      	add	sp, #16
  405b3e:	4770      	bx	lr

00405b40 <__udivmoddi4>:
  405b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405b44:	468c      	mov	ip, r1
  405b46:	460d      	mov	r5, r1
  405b48:	4604      	mov	r4, r0
  405b4a:	9e08      	ldr	r6, [sp, #32]
  405b4c:	2b00      	cmp	r3, #0
  405b4e:	d151      	bne.n	405bf4 <__udivmoddi4+0xb4>
  405b50:	428a      	cmp	r2, r1
  405b52:	4617      	mov	r7, r2
  405b54:	d96d      	bls.n	405c32 <__udivmoddi4+0xf2>
  405b56:	fab2 fe82 	clz	lr, r2
  405b5a:	f1be 0f00 	cmp.w	lr, #0
  405b5e:	d00b      	beq.n	405b78 <__udivmoddi4+0x38>
  405b60:	f1ce 0c20 	rsb	ip, lr, #32
  405b64:	fa01 f50e 	lsl.w	r5, r1, lr
  405b68:	fa20 fc0c 	lsr.w	ip, r0, ip
  405b6c:	fa02 f70e 	lsl.w	r7, r2, lr
  405b70:	ea4c 0c05 	orr.w	ip, ip, r5
  405b74:	fa00 f40e 	lsl.w	r4, r0, lr
  405b78:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405b7c:	0c25      	lsrs	r5, r4, #16
  405b7e:	fbbc f8fa 	udiv	r8, ip, sl
  405b82:	fa1f f987 	uxth.w	r9, r7
  405b86:	fb0a cc18 	mls	ip, sl, r8, ip
  405b8a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405b8e:	fb08 f309 	mul.w	r3, r8, r9
  405b92:	42ab      	cmp	r3, r5
  405b94:	d90a      	bls.n	405bac <__udivmoddi4+0x6c>
  405b96:	19ed      	adds	r5, r5, r7
  405b98:	f108 32ff 	add.w	r2, r8, #4294967295
  405b9c:	f080 8123 	bcs.w	405de6 <__udivmoddi4+0x2a6>
  405ba0:	42ab      	cmp	r3, r5
  405ba2:	f240 8120 	bls.w	405de6 <__udivmoddi4+0x2a6>
  405ba6:	f1a8 0802 	sub.w	r8, r8, #2
  405baa:	443d      	add	r5, r7
  405bac:	1aed      	subs	r5, r5, r3
  405bae:	b2a4      	uxth	r4, r4
  405bb0:	fbb5 f0fa 	udiv	r0, r5, sl
  405bb4:	fb0a 5510 	mls	r5, sl, r0, r5
  405bb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405bbc:	fb00 f909 	mul.w	r9, r0, r9
  405bc0:	45a1      	cmp	r9, r4
  405bc2:	d909      	bls.n	405bd8 <__udivmoddi4+0x98>
  405bc4:	19e4      	adds	r4, r4, r7
  405bc6:	f100 33ff 	add.w	r3, r0, #4294967295
  405bca:	f080 810a 	bcs.w	405de2 <__udivmoddi4+0x2a2>
  405bce:	45a1      	cmp	r9, r4
  405bd0:	f240 8107 	bls.w	405de2 <__udivmoddi4+0x2a2>
  405bd4:	3802      	subs	r0, #2
  405bd6:	443c      	add	r4, r7
  405bd8:	eba4 0409 	sub.w	r4, r4, r9
  405bdc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405be0:	2100      	movs	r1, #0
  405be2:	2e00      	cmp	r6, #0
  405be4:	d061      	beq.n	405caa <__udivmoddi4+0x16a>
  405be6:	fa24 f40e 	lsr.w	r4, r4, lr
  405bea:	2300      	movs	r3, #0
  405bec:	6034      	str	r4, [r6, #0]
  405bee:	6073      	str	r3, [r6, #4]
  405bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405bf4:	428b      	cmp	r3, r1
  405bf6:	d907      	bls.n	405c08 <__udivmoddi4+0xc8>
  405bf8:	2e00      	cmp	r6, #0
  405bfa:	d054      	beq.n	405ca6 <__udivmoddi4+0x166>
  405bfc:	2100      	movs	r1, #0
  405bfe:	e886 0021 	stmia.w	r6, {r0, r5}
  405c02:	4608      	mov	r0, r1
  405c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405c08:	fab3 f183 	clz	r1, r3
  405c0c:	2900      	cmp	r1, #0
  405c0e:	f040 808e 	bne.w	405d2e <__udivmoddi4+0x1ee>
  405c12:	42ab      	cmp	r3, r5
  405c14:	d302      	bcc.n	405c1c <__udivmoddi4+0xdc>
  405c16:	4282      	cmp	r2, r0
  405c18:	f200 80fa 	bhi.w	405e10 <__udivmoddi4+0x2d0>
  405c1c:	1a84      	subs	r4, r0, r2
  405c1e:	eb65 0503 	sbc.w	r5, r5, r3
  405c22:	2001      	movs	r0, #1
  405c24:	46ac      	mov	ip, r5
  405c26:	2e00      	cmp	r6, #0
  405c28:	d03f      	beq.n	405caa <__udivmoddi4+0x16a>
  405c2a:	e886 1010 	stmia.w	r6, {r4, ip}
  405c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405c32:	b912      	cbnz	r2, 405c3a <__udivmoddi4+0xfa>
  405c34:	2701      	movs	r7, #1
  405c36:	fbb7 f7f2 	udiv	r7, r7, r2
  405c3a:	fab7 fe87 	clz	lr, r7
  405c3e:	f1be 0f00 	cmp.w	lr, #0
  405c42:	d134      	bne.n	405cae <__udivmoddi4+0x16e>
  405c44:	1beb      	subs	r3, r5, r7
  405c46:	0c3a      	lsrs	r2, r7, #16
  405c48:	fa1f fc87 	uxth.w	ip, r7
  405c4c:	2101      	movs	r1, #1
  405c4e:	fbb3 f8f2 	udiv	r8, r3, r2
  405c52:	0c25      	lsrs	r5, r4, #16
  405c54:	fb02 3318 	mls	r3, r2, r8, r3
  405c58:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405c5c:	fb0c f308 	mul.w	r3, ip, r8
  405c60:	42ab      	cmp	r3, r5
  405c62:	d907      	bls.n	405c74 <__udivmoddi4+0x134>
  405c64:	19ed      	adds	r5, r5, r7
  405c66:	f108 30ff 	add.w	r0, r8, #4294967295
  405c6a:	d202      	bcs.n	405c72 <__udivmoddi4+0x132>
  405c6c:	42ab      	cmp	r3, r5
  405c6e:	f200 80d1 	bhi.w	405e14 <__udivmoddi4+0x2d4>
  405c72:	4680      	mov	r8, r0
  405c74:	1aed      	subs	r5, r5, r3
  405c76:	b2a3      	uxth	r3, r4
  405c78:	fbb5 f0f2 	udiv	r0, r5, r2
  405c7c:	fb02 5510 	mls	r5, r2, r0, r5
  405c80:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405c84:	fb0c fc00 	mul.w	ip, ip, r0
  405c88:	45a4      	cmp	ip, r4
  405c8a:	d907      	bls.n	405c9c <__udivmoddi4+0x15c>
  405c8c:	19e4      	adds	r4, r4, r7
  405c8e:	f100 33ff 	add.w	r3, r0, #4294967295
  405c92:	d202      	bcs.n	405c9a <__udivmoddi4+0x15a>
  405c94:	45a4      	cmp	ip, r4
  405c96:	f200 80b8 	bhi.w	405e0a <__udivmoddi4+0x2ca>
  405c9a:	4618      	mov	r0, r3
  405c9c:	eba4 040c 	sub.w	r4, r4, ip
  405ca0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405ca4:	e79d      	b.n	405be2 <__udivmoddi4+0xa2>
  405ca6:	4631      	mov	r1, r6
  405ca8:	4630      	mov	r0, r6
  405caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405cae:	f1ce 0420 	rsb	r4, lr, #32
  405cb2:	fa05 f30e 	lsl.w	r3, r5, lr
  405cb6:	fa07 f70e 	lsl.w	r7, r7, lr
  405cba:	fa20 f804 	lsr.w	r8, r0, r4
  405cbe:	0c3a      	lsrs	r2, r7, #16
  405cc0:	fa25 f404 	lsr.w	r4, r5, r4
  405cc4:	ea48 0803 	orr.w	r8, r8, r3
  405cc8:	fbb4 f1f2 	udiv	r1, r4, r2
  405ccc:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405cd0:	fb02 4411 	mls	r4, r2, r1, r4
  405cd4:	fa1f fc87 	uxth.w	ip, r7
  405cd8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405cdc:	fb01 f30c 	mul.w	r3, r1, ip
  405ce0:	42ab      	cmp	r3, r5
  405ce2:	fa00 f40e 	lsl.w	r4, r0, lr
  405ce6:	d909      	bls.n	405cfc <__udivmoddi4+0x1bc>
  405ce8:	19ed      	adds	r5, r5, r7
  405cea:	f101 30ff 	add.w	r0, r1, #4294967295
  405cee:	f080 808a 	bcs.w	405e06 <__udivmoddi4+0x2c6>
  405cf2:	42ab      	cmp	r3, r5
  405cf4:	f240 8087 	bls.w	405e06 <__udivmoddi4+0x2c6>
  405cf8:	3902      	subs	r1, #2
  405cfa:	443d      	add	r5, r7
  405cfc:	1aeb      	subs	r3, r5, r3
  405cfe:	fa1f f588 	uxth.w	r5, r8
  405d02:	fbb3 f0f2 	udiv	r0, r3, r2
  405d06:	fb02 3310 	mls	r3, r2, r0, r3
  405d0a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405d0e:	fb00 f30c 	mul.w	r3, r0, ip
  405d12:	42ab      	cmp	r3, r5
  405d14:	d907      	bls.n	405d26 <__udivmoddi4+0x1e6>
  405d16:	19ed      	adds	r5, r5, r7
  405d18:	f100 38ff 	add.w	r8, r0, #4294967295
  405d1c:	d26f      	bcs.n	405dfe <__udivmoddi4+0x2be>
  405d1e:	42ab      	cmp	r3, r5
  405d20:	d96d      	bls.n	405dfe <__udivmoddi4+0x2be>
  405d22:	3802      	subs	r0, #2
  405d24:	443d      	add	r5, r7
  405d26:	1aeb      	subs	r3, r5, r3
  405d28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405d2c:	e78f      	b.n	405c4e <__udivmoddi4+0x10e>
  405d2e:	f1c1 0720 	rsb	r7, r1, #32
  405d32:	fa22 f807 	lsr.w	r8, r2, r7
  405d36:	408b      	lsls	r3, r1
  405d38:	fa05 f401 	lsl.w	r4, r5, r1
  405d3c:	ea48 0303 	orr.w	r3, r8, r3
  405d40:	fa20 fe07 	lsr.w	lr, r0, r7
  405d44:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405d48:	40fd      	lsrs	r5, r7
  405d4a:	ea4e 0e04 	orr.w	lr, lr, r4
  405d4e:	fbb5 f9fc 	udiv	r9, r5, ip
  405d52:	ea4f 441e 	mov.w	r4, lr, lsr #16
  405d56:	fb0c 5519 	mls	r5, ip, r9, r5
  405d5a:	fa1f f883 	uxth.w	r8, r3
  405d5e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405d62:	fb09 f408 	mul.w	r4, r9, r8
  405d66:	42ac      	cmp	r4, r5
  405d68:	fa02 f201 	lsl.w	r2, r2, r1
  405d6c:	fa00 fa01 	lsl.w	sl, r0, r1
  405d70:	d908      	bls.n	405d84 <__udivmoddi4+0x244>
  405d72:	18ed      	adds	r5, r5, r3
  405d74:	f109 30ff 	add.w	r0, r9, #4294967295
  405d78:	d243      	bcs.n	405e02 <__udivmoddi4+0x2c2>
  405d7a:	42ac      	cmp	r4, r5
  405d7c:	d941      	bls.n	405e02 <__udivmoddi4+0x2c2>
  405d7e:	f1a9 0902 	sub.w	r9, r9, #2
  405d82:	441d      	add	r5, r3
  405d84:	1b2d      	subs	r5, r5, r4
  405d86:	fa1f fe8e 	uxth.w	lr, lr
  405d8a:	fbb5 f0fc 	udiv	r0, r5, ip
  405d8e:	fb0c 5510 	mls	r5, ip, r0, r5
  405d92:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  405d96:	fb00 f808 	mul.w	r8, r0, r8
  405d9a:	45a0      	cmp	r8, r4
  405d9c:	d907      	bls.n	405dae <__udivmoddi4+0x26e>
  405d9e:	18e4      	adds	r4, r4, r3
  405da0:	f100 35ff 	add.w	r5, r0, #4294967295
  405da4:	d229      	bcs.n	405dfa <__udivmoddi4+0x2ba>
  405da6:	45a0      	cmp	r8, r4
  405da8:	d927      	bls.n	405dfa <__udivmoddi4+0x2ba>
  405daa:	3802      	subs	r0, #2
  405dac:	441c      	add	r4, r3
  405dae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405db2:	eba4 0408 	sub.w	r4, r4, r8
  405db6:	fba0 8902 	umull	r8, r9, r0, r2
  405dba:	454c      	cmp	r4, r9
  405dbc:	46c6      	mov	lr, r8
  405dbe:	464d      	mov	r5, r9
  405dc0:	d315      	bcc.n	405dee <__udivmoddi4+0x2ae>
  405dc2:	d012      	beq.n	405dea <__udivmoddi4+0x2aa>
  405dc4:	b156      	cbz	r6, 405ddc <__udivmoddi4+0x29c>
  405dc6:	ebba 030e 	subs.w	r3, sl, lr
  405dca:	eb64 0405 	sbc.w	r4, r4, r5
  405dce:	fa04 f707 	lsl.w	r7, r4, r7
  405dd2:	40cb      	lsrs	r3, r1
  405dd4:	431f      	orrs	r7, r3
  405dd6:	40cc      	lsrs	r4, r1
  405dd8:	6037      	str	r7, [r6, #0]
  405dda:	6074      	str	r4, [r6, #4]
  405ddc:	2100      	movs	r1, #0
  405dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405de2:	4618      	mov	r0, r3
  405de4:	e6f8      	b.n	405bd8 <__udivmoddi4+0x98>
  405de6:	4690      	mov	r8, r2
  405de8:	e6e0      	b.n	405bac <__udivmoddi4+0x6c>
  405dea:	45c2      	cmp	sl, r8
  405dec:	d2ea      	bcs.n	405dc4 <__udivmoddi4+0x284>
  405dee:	ebb8 0e02 	subs.w	lr, r8, r2
  405df2:	eb69 0503 	sbc.w	r5, r9, r3
  405df6:	3801      	subs	r0, #1
  405df8:	e7e4      	b.n	405dc4 <__udivmoddi4+0x284>
  405dfa:	4628      	mov	r0, r5
  405dfc:	e7d7      	b.n	405dae <__udivmoddi4+0x26e>
  405dfe:	4640      	mov	r0, r8
  405e00:	e791      	b.n	405d26 <__udivmoddi4+0x1e6>
  405e02:	4681      	mov	r9, r0
  405e04:	e7be      	b.n	405d84 <__udivmoddi4+0x244>
  405e06:	4601      	mov	r1, r0
  405e08:	e778      	b.n	405cfc <__udivmoddi4+0x1bc>
  405e0a:	3802      	subs	r0, #2
  405e0c:	443c      	add	r4, r7
  405e0e:	e745      	b.n	405c9c <__udivmoddi4+0x15c>
  405e10:	4608      	mov	r0, r1
  405e12:	e708      	b.n	405c26 <__udivmoddi4+0xe6>
  405e14:	f1a8 0802 	sub.w	r8, r8, #2
  405e18:	443d      	add	r5, r7
  405e1a:	e72b      	b.n	405c74 <__udivmoddi4+0x134>

00405e1c <__aeabi_idiv0>:
  405e1c:	4770      	bx	lr
  405e1e:	bf00      	nop

00405e20 <sysfont_glyphs>:
	...
  405e40:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  405e50:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  405e60:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  405e78:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  405e88:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  405e98:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  405eb0:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  405ec0:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  405ed0:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  405ee8:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  405f04:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  405f14:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  405f24:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  405f34:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  405f5c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  405f84:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  405f94:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  405fb8:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  405fc8:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  405fd8:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  405fe8:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406000:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406010:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406020:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  406038:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406048:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406058:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406070:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406080:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406090:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  4060a8:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  4060b8:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  4060c8:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  4060e0:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  4060f0:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406100:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40611c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40612c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  40613c:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406158:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406170:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  406188:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406198:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  4061a8:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  4061c0:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  4061d0:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4061e0:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4061f8:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406208:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406218:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406230:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406240:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406250:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406268:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406278:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  406288:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  4062a0:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4062b0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4062c0:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  4062d8:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  4062e8:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  4062f8:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406310:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406320:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406330:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406348:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406358:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406368:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406380:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406390:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  4063a0:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  4063b8:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  4063c8:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4063d8:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  4063f0:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406400:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406410:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406428:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406438:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406448:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406460:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406470:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406480:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406498:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  4064a8:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  4064b8:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  4064d0:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  4064e0:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  4064f0:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406518:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406528:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406544:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  40655c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  40656c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  40657c:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406594:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  4065a4:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  4065b4:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  4065cc:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  4065dc:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  4065ec:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  4065fc:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  40660c:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  40661c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  40662c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  40663c:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  40664c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  40665c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406674:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406684:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406694:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  4066b0:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  4066cc:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  4066e8:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  4066f8:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406708:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406720:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  40673c:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406758:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406774:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406790:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  4067ac:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  4067c8:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  4067e4:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  4067f4:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406804:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406814:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406824:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406834:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406844:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406854:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406864:	0000 0000 2e25 6631 0000 0000               ....%.1f....

00406870 <_global_impure_ptr>:
  406870:	0030 2040 4e49 0046 6e69 0066 414e 004e     0.@ INF.inf.NAN.
  406880:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406890:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  4068a0:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  4068b0:	296c 0000 0030 0000                         l)..0...

004068b8 <blanks.7223>:
  4068b8:	2020 2020 2020 2020 2020 2020 2020 2020                     

004068c8 <zeroes.7224>:
  4068c8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4068d8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

004068e8 <__mprec_bigtens>:
  4068e8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4068f8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406908:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406910 <__mprec_tens>:
  406910:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406920:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406930:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406940:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406950:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406960:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406970:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406980:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406990:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4069a0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4069b0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4069c0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4069d0:	9db4 79d9 7843 44ea                         ...yCx.D

004069d8 <p05.6055>:
  4069d8:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4069e8:	4f50 4953 0058 0000 002e 0000               POSIX.......

004069f4 <_ctype_>:
  4069f4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406a04:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406a14:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406a24:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406a34:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406a44:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406a54:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406a64:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406a74:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406af8 <_init>:
  406af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406afa:	bf00      	nop
  406afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406afe:	bc08      	pop	{r3}
  406b00:	469e      	mov	lr, r3
  406b02:	4770      	bx	lr

00406b04 <__init_array_start>:
  406b04:	00403235 	.word	0x00403235

00406b08 <__frame_dummy_init_array_entry>:
  406b08:	00400165                                e.@.

00406b0c <_fini>:
  406b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406b0e:	bf00      	nop
  406b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406b12:	bc08      	pop	{r3}
  406b14:	469e      	mov	lr, r3
  406b16:	4770      	bx	lr

00406b18 <__fini_array_start>:
  406b18:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 5e20 0040 0e0a 7d20               .... ^@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq>:
20400020:	e584 469e d658 40c0                         ...FX..@

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	0cb4 2040                                   ..@ 

2040045c <__malloc_av_>:
	...
20400464:	045c 2040 045c 2040 0464 2040 0464 2040     \.@ \.@ d.@ d.@ 
20400474:	046c 2040 046c 2040 0474 2040 0474 2040     l.@ l.@ t.@ t.@ 
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 

20400864 <__malloc_sbrk_base>:
20400864:	ffff ffff                                   ....

20400868 <__malloc_trim_threshold>:
20400868:	0000 0002                                   ....

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	5969 0040 5529 0040 0000 0000 69f4 0040     iY@.)U@......i@.
2040095c:	69f0 0040 6894 0040 6894 0040 6894 0040     .i@..h@..h@..h@.
2040096c:	6894 0040 6894 0040 6894 0040 6894 0040     .h@..h@..h@..h@.
2040097c:	6894 0040 6894 0040 ffff ffff ffff ffff     .h@..h@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
