// Seed: 4239244553
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input supply0 id_2
    , id_4
);
  assign id_4 = id_0;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input uwire id_3#(
        .id_8(1),
        .id_9(1'b0)
    ),
    output wor id_4,
    output wand id_5,
    input wire id_6
);
  wire id_10 = ~1;
  module_0(
      id_6, id_2, id_3
  );
  assign id_5 = 1'd0;
  assign id_4 = 1;
endmodule
