var searchData=
[
  ['p_5fvga_5finitdma_4518',['P_VGA_InitDMA',['../stm32__ub__vga__screen_8c.html#a2f3c1c5b8a9b5ef0d8ab5a48e2c4cca5',1,'stm32_ub_vga_screen.c']]],
  ['p_5fvga_5finitint_4519',['P_VGA_InitINT',['../stm32__ub__vga__screen_8c.html#afe8daf9f33c8ab8da35662edf6d10820',1,'stm32_ub_vga_screen.c']]],
  ['p_5fvga_5finitio_4520',['P_VGA_InitIO',['../stm32__ub__vga__screen_8c.html#ab52b01d4e210ce9518b1a7dfb3a9261a',1,'stm32_ub_vga_screen.c']]],
  ['p_5fvga_5finittim_4521',['P_VGA_InitTIM',['../stm32__ub__vga__screen_8c.html#a55f532846e217203b3c23d9e59216cac',1,'stm32_ub_vga_screen.c']]],
  ['par_4522',['PAR',['../structCHAL__DMA__Stream__TypeDef.html#a189e63fa509de879d9e3f03ffc7116ca',1,'CHAL_DMA_Stream_TypeDef::PAR()'],['../structDMA__Stream__TypeDef.html#adbeac1d47cb85ab52dac71d520273947',1,'DMA_Stream_TypeDef::PAR()']]],
  ['parity_4523',['Parity',['../structCHAL__UART__InitTypeDef.html#a91f60aba7f2892e08d6270ecbce61119',1,'CHAL_UART_InitTypeDef']]],
  ['patt2_4524',['PATT2',['../structFSMC__Bank2__TypeDef.html#a9b2c273e4b84f24efbd731bd4ba76a84',1,'FSMC_Bank2_TypeDef']]],
  ['patt3_4525',['PATT3',['../structFSMC__Bank3__TypeDef.html#a0cbf1b4647f98914238202828de47416',1,'FSMC_Bank3_TypeDef']]],
  ['patt4_4526',['PATT4',['../structFSMC__Bank4__TypeDef.html#a4cccc7802b573135311cc38e7f247ff5',1,'FSMC_Bank4_TypeDef']]],
  ['pclk1_5ffrequency_4527',['PCLK1_Frequency',['../structRCC__ClocksTypeDef.html#add4cfc63c35178d187107edc764e0b8f',1,'RCC_ClocksTypeDef']]],
  ['pclk2_5ffrequency_4528',['PCLK2_Frequency',['../structRCC__ClocksTypeDef.html#ad854f0b70a6c4cf6de6dbbdcbc99b856',1,'RCC_ClocksTypeDef']]],
  ['pcr2_4529',['PCR2',['../structFSMC__Bank2__TypeDef.html#ad1eabc89a4eadb5cc6a42c1e39a39ff8',1,'FSMC_Bank2_TypeDef']]],
  ['pcr3_4530',['PCR3',['../structFSMC__Bank3__TypeDef.html#a1f772e1028641cab7b923bf02115b919',1,'FSMC_Bank3_TypeDef']]],
  ['pcr4_4531',['PCR4',['../structFSMC__Bank4__TypeDef.html#a0470b5bbb53e9f1bbde09829371eb72f',1,'FSMC_Bank4_TypeDef']]],
  ['pendsv_5firqn_4532',['PendSV_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2',1,'stm32f4xx.h']]],
  ['periph_5fbase_4533',['PERIPH_BASE',['../group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'stm32f4xx.h']]],
  ['periph_5fbb_5fbase_4534',['PERIPH_BB_BASE',['../group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'stm32f4xx.h']]],
  ['peripheral_20clocks_20configuration_20functions_4535',['Peripheral clocks configuration functions',['../group__RCC__Group3.html',1,'']]],
  ['peripheral_5fdeclaration_4536',['Peripheral_declaration',['../group__Peripheral__declaration.html',1,'']]],
  ['peripheral_5fmemory_5fmap_4537',['Peripheral_memory_map',['../group__Peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_4538',['Peripheral_Registers_Bits_Definition',['../group__Peripheral__Registers__Bits__Definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_4539',['Peripheral_registers_structures',['../group__Peripheral__registers__structures.html',1,'']]],
  ['pfr_4540',['PFR',['../group__CMSIS__core__DebugFunctions.html#ga3f51c43f952f3799951d0c54e76b0cb7',1,'SCB_Type']]],
  ['pin_4541',['Pin',['../structCHAL__GPIO__InitTypeDef.html#accc4e417b62191eb90b6113b184edf5a',1,'CHAL_GPIO_InitTypeDef']]],
  ['pio4_4542',['PIO4',['../structFSMC__Bank4__TypeDef.html#a531ebc38c47bebfb198eafb4de24cb2a',1,'FSMC_Bank4_TypeDef']]],
  ['pll_5fm_4543',['PLL_M',['../group__STM32F4xx__System__Private__Defines.html#ga0fa5a868f5cd056a04b1c42e454b9617',1,'system_stm32f4xx.c']]],
  ['pll_5fn_4544',['PLL_N',['../group__STM32F4xx__System__Private__Defines.html#ga04586ea638d21afe558db4f2798c38a6',1,'system_stm32f4xx.c']]],
  ['pll_5fp_4545',['PLL_P',['../group__STM32F4xx__System__Private__Defines.html#ga290dcd27167e925d817e8334111c1c01',1,'system_stm32f4xx.c']]],
  ['pll_5fq_4546',['PLL_Q',['../group__STM32F4xx__System__Private__Defines.html#gac958257ddb2537c539cffdb3a4543067',1,'system_stm32f4xx.c']]],
  ['pllcfgr_4547',['PLLCFGR',['../structRCC__TypeDef.html#a2a7ccb4e23cb05a574f243f6278b7b26',1,'RCC_TypeDef']]],
  ['plli2scfgr_4548',['PLLI2SCFGR',['../structRCC__TypeDef.html#ac3beb02dccd9131d6ce55bb29c5fa69f',1,'RCC_TypeDef']]],
  ['plli2son_5fbitnumber_4549',['PLLI2SON_BitNumber',['../group__RCC.html#gabae59c3e4200523e3aa5b6e10aee8c46',1,'stm32f4xx_rcc.c']]],
  ['pllon_5fbitnumber_4550',['PLLON_BitNumber',['../group__RCC.html#gab24d7f5f8e4b3b717fd91b54f393f6a3',1,'stm32f4xx_rcc.c']]],
  ['pmc_4551',['PMC',['../structSYSCFG__TypeDef.html#ab5c47c570566cb8ff9d0436c17cc9241',1,'SYSCFG_TypeDef']]],
  ['pmem2_4552',['PMEM2',['../structFSMC__Bank2__TypeDef.html#a29b2b75e74520e304e31c18cf9e4a7f8',1,'FSMC_Bank2_TypeDef']]],
  ['pmem3_4553',['PMEM3',['../structFSMC__Bank3__TypeDef.html#a756258d9266b1eee3455bc850107beb6',1,'FSMC_Bank3_TypeDef']]],
  ['pmem4_4554',['PMEM4',['../structFSMC__Bank4__TypeDef.html#a4ed4ce751e7a8b3207bd20675b1d9085',1,'FSMC_Bank4_TypeDef']]],
  ['port_4555',['PORT',['../group__CMSIS__core__DebugFunctions.html#gad9f8d413a216e7b9a24596ab1071deb0',1,'ITM_Type']]],
  ['power_4556',['POWER',['../structSDIO__TypeDef.html#a7c156bc55f6d970a846a459d57a9e940',1,'SDIO_TypeDef']]],
  ['pr_4557',['PR',['../structEXTI__TypeDef.html#a133294b87dbe6a01e8d9584338abc39a',1,'EXTI_TypeDef::PR()'],['../structIWDG__TypeDef.html#a5f2717885ff171e686e0347af9e6b68d',1,'IWDG_TypeDef::PR()']]],
  ['prer_4558',['PRER',['../structRTC__TypeDef.html#a5f43a11e0873212f598e41db5f2dcf6a',1,'RTC_TypeDef']]],
  ['previous_5fbitmap_4559',['previous_bitmap',['../stm32__ub__vga__screen_8c.html#ad5766b966085f757a2008322d28664b7',1,'stm32_ub_vga_screen.c']]],
  ['progmem_4560',['PROGMEM',['../ConsolasBold_8h.html#a0b7f9085097d418601f3a7a7eb599f06',1,'PROGMEM():&#160;ConsolasBold.h'],['../FreeMonoOblique_8h.html#ae2f425e98523d9e16e0e2b6a70db616e',1,'PROGMEM():&#160;FreeMonoOblique.h'],['../ConsolasItalic_8h.html#a248f2ac488959840de42a1e7ec4d4b7d',1,'PROGMEM():&#160;ConsolasItalic.h'],['../ConsolasZ_8h.html#a675f84ed49ed2270570c244b44efc2c4',1,'PROGMEM():&#160;ConsolasZ.h'],['../FreeMono_8h.html#a196675e9b97ea94cb2d8134e60e79940',1,'PROGMEM():&#160;FreeMono.h'],['../FreeMonoBold_8h.html#ac0a371f4f3dec844bd8f8121c2eb9010',1,'PROGMEM():&#160;FreeMonoBold.h'],['../FreeMonoBoldOblique_8h.html#a5869c418a7ecb3267a81aefc29d474d6',1,'PROGMEM():&#160;FreeMonoBoldOblique.h'],['../FreeSans_8h.html#aa4a924fb557656a1af27ac52c5d5b800',1,'PROGMEM():&#160;FreeSans.h'],['../FreeSerifItalic_8h.html#a0e8f24b2cc1712c00907fbf75a2557b5',1,'PROGMEM():&#160;FreeSerifItalic.h'],['../FreeSerifBoldItalic_8h.html#a8ba5700b3862c0f52fe1f842a91e265a',1,'PROGMEM():&#160;FreeSerifBoldItalic.h'],['../FreeSerifBold_8h.html#a2d2b582fb6bfa601fa1a6a6291d87db9',1,'PROGMEM():&#160;FreeSerifBold.h'],['../FreeSerif_8h.html#a039fea38fbf97c03f9f895930a61ae8d',1,'PROGMEM():&#160;FreeSerif.h'],['../FreeSansOblique_8h.html#a0cf0226acb6eaae8d371cbdf23306ee6',1,'PROGMEM():&#160;FreeSansOblique.h'],['../FreeSansBoldOblique_8h.html#a5d9cc78ea21fe8a555411f66f736597e',1,'PROGMEM():&#160;FreeSansBoldOblique.h'],['../FreeSansBold_8h.html#a42468ee671555de26d8943c201f3628b',1,'PROGMEM():&#160;FreeSansBold.h'],['../ArialItalic_8h.html#aa137009d2cde4980074145d523387c8e',1,'PROGMEM():&#160;ArialItalic.h'],['../ArialBoldItalic_8h.html#a978940c5fac8c3cba734338ca92a18a3',1,'PROGMEM():&#160;ArialBoldItalic.h'],['../ArialBold_8h.html#a12babeb843071f39fc5d20d956cf61b1',1,'PROGMEM():&#160;ArialBold.h'],['../Arial_8h.html#acf654f290e47af711735e9964381b124',1,'PROGMEM():&#160;Arial.h'],['../Adafruit__GFX_8h.html#a0e8f24b2cc1712c00907fbf75a2557b5',1,'PROGMEM():&#160;Adafruit_GFX.h'],['../Consolas_8h.html#ab7519ae54d8c98ec4e2d13f3567727fa',1,'PROGMEM():&#160;Consolas.h']]],
  ['psc_4561',['PSC',['../structTIM__TypeDef.html#ad58e05db30d309608402a69d87c36505',1,'TIM_TypeDef']]],
  ['ptpssir_4562',['PTPSSIR',['../structETH__TypeDef.html#ae4f81e69555bf3deef2f1404752861ad',1,'ETH_TypeDef']]],
  ['ptptsar_4563',['PTPTSAR',['../structETH__TypeDef.html#aa10f988327487d24260f0af1890273b2',1,'ETH_TypeDef']]],
  ['ptptscr_4564',['PTPTSCR',['../structETH__TypeDef.html#a09c223e5355a8c5885f3e168dd568079',1,'ETH_TypeDef']]],
  ['ptptshr_4565',['PTPTSHR',['../structETH__TypeDef.html#a30881f198009fd17e28644d9449045f5',1,'ETH_TypeDef']]],
  ['ptptshur_4566',['PTPTSHUR',['../structETH__TypeDef.html#a5e5c20f4ddc155ec5c7f976ebfb60c2a',1,'ETH_TypeDef']]],
  ['ptptslr_4567',['PTPTSLR',['../structETH__TypeDef.html#a56638794c54141bb1b8ef6ac31a6997d',1,'ETH_TypeDef']]],
  ['ptptslur_4568',['PTPTSLUR',['../structETH__TypeDef.html#a0b388c052998631c58d82536ecf3c560',1,'ETH_TypeDef']]],
  ['ptptssr_4569',['PTPTSSR',['../structETH__TypeDef.html#a42a4a6ca26d00623ed87ff25483a6dfb',1,'ETH_TypeDef']]],
  ['ptptthr_4570',['PTPTTHR',['../structETH__TypeDef.html#a10ebf9b64b96114e8bc16bf03d24a4b2',1,'ETH_TypeDef']]],
  ['ptpttlr_4571',['PTPTTLR',['../structETH__TypeDef.html#a018a92d638dd4bd98b1640c8dae2a289',1,'ETH_TypeDef']]],
  ['pull_4572',['Pull',['../structCHAL__GPIO__InitTypeDef.html#a4f5450a253af3a9a2c0029c8727bd81a',1,'CHAL_GPIO_InitTypeDef']]],
  ['pupdr_4573',['PUPDR',['../structGPIO__TypeDef.html#a44ada3bfbe891e2efc1e06bda4c8014e',1,'GPIO_TypeDef']]],
  ['pvd_5firqn_4574',['PVD_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924',1,'stm32f4xx.h']]],
  ['pwr_4575',['PWR',['../group__Peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'stm32f4xx.h']]],
  ['pwr_5fbase_4576',['PWR_BASE',['../group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fcsbf_4577',['PWR_CR_CSBF',['../group__Peripheral__Registers__Bits__Definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fcwuf_4578',['PWR_CR_CWUF',['../group__Peripheral__Registers__Bits__Definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fdbp_4579',['PWR_CR_DBP',['../group__Peripheral__Registers__Bits__Definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5ffpds_4580',['PWR_CR_FPDS',['../group__Peripheral__Registers__Bits__Definition.html#gafc01f8b6d4bd0294f745fde6d8e57002',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5flpds_4581',['PWR_CR_LPDS',['../group__Peripheral__Registers__Bits__Definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpdds_4582',['PWR_CR_PDDS',['../group__Peripheral__Registers__Bits__Definition.html#ga8c8075e98772470804c9e3fe74984115',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_4583',['PWR_CR_PLS',['../group__Peripheral__Registers__Bits__Definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f0_4584',['PWR_CR_PLS_0',['../group__Peripheral__Registers__Bits__Definition.html#gacef447510818c468c202e3b4991ea08e',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f1_4585',['PWR_CR_PLS_1',['../group__Peripheral__Registers__Bits__Definition.html#gafcd19d78943514a2f695a39b45594623',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f2_4586',['PWR_CR_PLS_2',['../group__Peripheral__Registers__Bits__Definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev0_4587',['PWR_CR_PLS_LEV0',['../group__Peripheral__Registers__Bits__Definition.html#gacb6b904b20d7e4fff958c75748861216',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev1_4588',['PWR_CR_PLS_LEV1',['../group__Peripheral__Registers__Bits__Definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev2_4589',['PWR_CR_PLS_LEV2',['../group__Peripheral__Registers__Bits__Definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev3_4590',['PWR_CR_PLS_LEV3',['../group__Peripheral__Registers__Bits__Definition.html#ga9c1782980a2fb12de80058729a74f174',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev4_4591',['PWR_CR_PLS_LEV4',['../group__Peripheral__Registers__Bits__Definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev5_4592',['PWR_CR_PLS_LEV5',['../group__Peripheral__Registers__Bits__Definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev6_4593',['PWR_CR_PLS_LEV6',['../group__Peripheral__Registers__Bits__Definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev7_4594',['PWR_CR_PLS_LEV7',['../group__Peripheral__Registers__Bits__Definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpmode_4595',['PWR_CR_PMODE',['../group__Peripheral__Registers__Bits__Definition.html#ga56b78f2f76a841d2e8ddd56299b8d3e2',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fpvde_4596',['PWR_CR_PVDE',['../group__Peripheral__Registers__Bits__Definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'stm32f4xx.h']]],
  ['pwr_5fcr_5fvos_4597',['PWR_CR_VOS',['../group__Peripheral__Registers__Bits__Definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fbre_4598',['PWR_CSR_BRE',['../group__Peripheral__Registers__Bits__Definition.html#ga0f99becaceb185431dbf46fb22718d0a',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fbrr_4599',['PWR_CSR_BRR',['../group__Peripheral__Registers__Bits__Definition.html#ga939410de980c5bc297ff04bcf30875cc',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fewup_4600',['PWR_CSR_EWUP',['../group__Peripheral__Registers__Bits__Definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fpvdo_4601',['PWR_CSR_PVDO',['../group__Peripheral__Registers__Bits__Definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fregrdy_4602',['PWR_CSR_REGRDY',['../group__Peripheral__Registers__Bits__Definition.html#ga017220a84cc5ab813eee18edd6309827',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fsbf_4603',['PWR_CSR_SBF',['../group__Peripheral__Registers__Bits__Definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fvosrdy_4604',['PWR_CSR_VOSRDY',['../group__Peripheral__Registers__Bits__Definition.html#ga4126ed19cce54a5411ff8dd440171695',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fwuf_4605',['PWR_CSR_WUF',['../group__Peripheral__Registers__Bits__Definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'stm32f4xx.h']]],
  ['pwr_5ftypedef_4606',['PWR_TypeDef',['../structPWR__TypeDef.html',1,'']]]
];
