dblpkey;tag;mdate;title;booktitle;year;journal;ee;contains
journals/tvlsi/PhamFM13;article;2017-06-14;"Low-Power Correlation for IEEE 802.16 OFDM Synchronization on FPGA.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2210917";0
journals/tvlsi/LinC05;article;2017-06-09;"TCG: A transitive closure graph-based representation for general floorplans.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840760";0
journals/tvlsi/YangA15;article;2017-05-18;"A High-Performance On-Chip Bus (MSBUS) Design and Verification.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2334351";0
journals/tvlsi/MichaelT05;article;2017-05-18;"Function-based compact test pattern generation for path delay faults.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853607";0
journals/tvlsi/RajaAB09;article;2017-05-18;"Variable Input Delay CMOS Logic for Low Power Design.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2027567";0
journals/tvlsi/JohnsonSCR02;article;2017-05-18;"Leakage control with efficient use of transistor stacks in single threshold CMOS.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.988724";1
journals/tvlsi/LongKMI10;article;2017-05-18;"SACTA: A Self-Adjusting Clock Tree Architecture for Adapting to Thermal-Induced Delay Variation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2023992";0
journals/tvlsi/ChenPC04;article;2005-02-08;"Timing modeling and optimization under the transmission line model.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/PetrovO04;article;2017-05-18;"Low-power instruction bus encoding for embedded processors.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.831468";0
journals/tvlsi/SecareanuM07;article;2017-05-18;"Guest Editorial Special Section on System-on-Chip Integration: Challenges and Implications.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903909";0
journals/tvlsi/ChenSL10;article;2017-05-18;"A High-Performance Unified-Field Reconfigurable Cryptographic Processor.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020397";0
journals/tvlsi/MooreMB05;article;2017-05-18;"Design of wireless on-wafer submicron characterization system.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840780";0
journals/tvlsi/JinHL013;article;2017-05-18;"Unified Capture Scheme for Small Delay Defect Detection and Aging Prediction.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2197766";0
journals/tvlsi/LinO99;article;2017-05-18;"Efficient VLSI architectures for Columnsort.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748211";0
journals/tvlsi/PerriCC14;article;2017-06-09;"Area-Delay Efficient Binary Adders in QCA.";"";"2014";"IEEE Trans. VLSI Syst.";None;0
journals/tvlsi/BurlesonCKL98;article;2017-05-18;"Wave-pipelining: a tutorial and research survey.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711317";0
journals/tvlsi/Al-ArsHGV08;article;2017-06-09;"Test Set Development for Cache Memory in Modern Microprocessors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000257";0
journals/tvlsi/PradhanB17;article;2017-09-21;"COMEDI: Combinatorial Election of Diagnostic Vectors From Detection Test Sets for Logic Circuits.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2642343";0
journals/tvlsi/MaricAV14;article;2017-06-14;"Analyzing the Efficiency of L1 Caches for Reliable Hybrid-Voltage Operation Using EDC Codes.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2282498";0
journals/tvlsi/ChengLCJH11;article;2017-05-18;"Built-in Jitter Measurement Circuit With Calibration Techniques for a 3-GHz Clock Generator.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2052377";0
journals/tvlsi/BashirullahLC03;article;2017-05-18;"Current-mode signaling in deep submicrometer global interconnects.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812366";0
journals/tvlsi/KanjR04;article;2017-05-18;"Critical evaluation of SOI design guidelines.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.833665";0
journals/tvlsi/AshrafiA05;article;2017-06-09;"Comments on "A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula".";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857155";0
journals/tvlsi/MorgenshteinFGK10;article;2017-05-18;"Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014239";0
journals/tvlsi/SfikasTH14;article;2017-05-18;"Layout-Based Refined NPSF Model for DRAM Characterization and Testing.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2266281";0
journals/tvlsi/WangAN07;article;2017-06-09;"Applying CDMA Technique to Network-on-Chip.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903914";0
journals/tvlsi/AkbariKAP17;article;2017-09-06;"Dual-Quality 4: 2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2643003";0
journals/tvlsi/LimMBK17;article;2017-09-21;"A 50-mA 99.2% Peak Current Efficiency, 250-ns Settling Time Digital Low-Dropout Regulator With Transient Enhanced PI Controller.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2682862";0
journals/tvlsi/ShakeriM08;article;2017-05-18;"Accelerated Modeling of Massively Coupled RLC Interconnects Using the Relative Inductance Extraction Method.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000365";0
journals/tvlsi/LeviBF14;article;2017-05-18;"Logical Effort for CMOS-Based Dual Mode Logic Gates.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2257902";0
journals/tvlsi/LiuZWX16;article;2017-06-14;"Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2452910";0
journals/tvlsi/QianAT15;article;2017-06-14;"FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2351833";0
journals/tvlsi/RanM06;article;2017-05-18;"Designing via-configurable logic blocks for regular fabric.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863196";0
journals/tvlsi/LanzerottiFR04;article;2017-05-18;"Assessment of on-chip wire-length distribution models.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.831479";0
journals/tvlsi/EklundSA96;article;2017-05-18;"VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.532033";0
journals/tvlsi/YangJBKKK05;article;2017-05-18;"A 32-bit carry lookahead adder using dual-path all-N logic.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853605";0
journals/tvlsi/SinghN00;article;2017-05-18;"Synthesis for logical initializability of synchronous finite-state machines.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894160";0
journals/tvlsi/LuTT12;article;2017-05-18;"A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2147339";0
journals/tvlsi/OkamotoNAIKOKIY15;article;2017-05-18;"A Boosting Pass Gate With Improved Switching Characteristics and No Overdriving for Programmable Routing Switch Based on Crystalline In-Ga-Zn-O Technology.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2316871";0
journals/tvlsi/AghaeePE15;article;2017-07-27;"Temperature-Gradient-Based Burn-In and Test Scheduling for 3-D Stacked ICs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2380477";0
journals/tvlsi/SchmitC05;article;2017-05-18;"Layout techniques for FPGA switch blocks.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840402";0
journals/tvlsi/NamaziNS10;article;2017-05-18;"A Fault-Tolerant Interconnect Mechanism for NMR Nanoarchitectures.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2024779";0
journals/tvlsi/XuPTBM13;article;2017-05-18;"Timing Uncertainty in 3-D Clock Trees Due to Process Variations and Power Supply Noise.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2230035";0
journals/tvlsi/ParviziAE15;article;2017-05-18;"A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design Technique.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2334642";0
journals/tvlsi/KimKK15;article;2017-05-18;"Efficient Statistical Timing Analysis Using Deterministic Cell Delay Models.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2364736";0
journals/tvlsi/ZhangL17;article;2017-09-21;"Publicly Verifiable Watermarking for Intellectual Property Protection in FPGA Design.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2619682";0
journals/tvlsi/PavlidisF07;article;2017-05-18;"3-D Topologies for Networks-on-Chip.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893649";0
journals/tvlsi/ItoLP98;article;2017-05-18;"ILP-based cost-optimal DSP synthesis with module selection and data format conversion.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736132";0
journals/tvlsi/WangXXLY11;article;2017-06-09;"Power Gating Aware Task Scheduling in MPSoC.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2055907";0
journals/tvlsi/Ranganathan04;article;2005-02-08;"Editorial.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/LuWW95;article;2017-05-18;"C-testable design techniques for iterative logic arrays.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365462";0
journals/tvlsi/DengC13;article;2017-05-18;"Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2217993";0
journals/tvlsi/BeniniBMM04;article;2005-02-08;"Memory energy minimization by data compression: algorithms, architectures and implementation.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/TuunaNIT12;article;2017-05-18;"Modeling of Energy Dissipation in RLC Current-Mode Signaling.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2140345";0
journals/tvlsi/ChuKL15;article;2017-05-18;"A 10-bit 200-MS/s Zero-Crossing-Based Pipeline ADC in 0.13-µm CMOS Technology.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2371453";0
journals/tvlsi/RicciGMC09;article;2017-06-09;"Improved Pervasive Sensing With RFID: An Ultra-Low Power Baseband Processor for UHF Tags.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006617";0
journals/tvlsi/WooSKY09;article;2017-05-18;"A 152-mW Mobile Multimedia SoC With Fully Programmable 3-D Graphics and MPEG4/H.264/JPEG.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002431";0
journals/tvlsi/ZiabariPARKS14;article;2017-05-18;"Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2293422";0
journals/tvlsi/ChangLC16;article;2017-05-18;"FastRead: Improving Read Performance for Multilevel-Cell Flash Memory.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2542215";0
journals/tvlsi/LicciardoDR15;article;2017-06-09;"Stream Processor for Real-Time Inverse Tone Mapping of Full-HD Images.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2366831";0
journals/tvlsi/FaginR94;article;2017-05-18;"Field programmable gate arrays and floating point arithmetic.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311646";0
journals/tvlsi/LuC12;article;2017-05-18;"A 3-10 GHz, 14 Bands CMOS Frequency Synthesizer With Spurs Reduction for MB-OFDM UWB System.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2134874";0
journals/tvlsi/MathaikuttyKDSL08;article;2017-05-18;"MMV: A Metamodeling Based Microprocessor Validation Environment.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917419";0
journals/tvlsi/ChenHZ16;article;2017-05-18;"Hardware and Energy-Efficient Stochastic LU Decomposition Scheme for MIMO Receivers.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2446481";0
journals/tvlsi/BoglioloFD00;article;2017-06-09;"Enabling testability of fault-tolerant circuits by means of I";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863620";0
journals/tvlsi/PowellYFRV01;article;2017-05-18;"Reducing leakage in a high-performance deep-submicron instruction cache.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920821";0
journals/tvlsi/KimL03;article;2017-05-18;"Low-power and area-efficient FIR filter implementation suitable for multiple taps.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801570";0
journals/tvlsi/WangTCLP15;article;2017-06-14;"A 5.4-mW 180-cm Transmission Distance 2.5-Mb/s Advanced Techniques-Based Novel Intrabody Communication Receiver Analog Front End.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2379443";0
journals/tvlsi/GuoWSC17;article;2017-09-21;"Data-Pattern-Aware Error Prevention Technique to Improve System Reliability.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2642055";0
journals/tvlsi/BeniniMMP02;article;2017-05-18;"Layout-driven memory synthesis for embedded systems-on-chip.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994985";0
journals/tvlsi/ChenWL14;article;2017-05-18;"State-Aware Dynamic Frequency Selection Scheme for Energy-Harvesting Real-Time Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278315";0
journals/tvlsi/JainMS17;article;2017-09-21;"Fast Stochastic Analysis of Electromigration in Power Distribution Networks.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2706520";0
journals/tvlsi/SmithM01;article;2017-05-18;"Polynomial circuit models for component matching in high-level synthesis.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974892";0
journals/tvlsi/WangTSH04;article;2017-05-18;"A 1.2 GHz programmable DLL-based frequency multiplier for wireless applications.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837997";0
journals/tvlsi/SalemH16;article;2017-05-18;"Dual Use of Power Lines for Design-for-Testability - A CMOS Receiver Design.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2438233";0
journals/tvlsi/TodriM11a;article;2017-06-09;"Power Delivery for Multicore Systems.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2080694";0
journals/tvlsi/LiSKO93;article;2017-05-18;"Fully differential optical interconnections for high-speed digital systems.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238421";0
journals/tvlsi/ChenTZC12;article;2017-07-11;"A 64 ˟ 64 Pixels UWB Wireless Temporal-Difference Digital Image Sensor.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2172470";0
journals/tvlsi/KimRH02;article;2017-05-18;"Combined data-driven and event-driven scheduling technique for fast distributed cosimulation.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801572";0
journals/tvlsi/BoseAA93;article;2017-05-18;"Path delay fault simulation of sequential circuits.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250193";0
journals/tvlsi/KhandelwalDS05;article;2017-05-18;"Simultaneous V/sub t/ selection and assignment for leakage optimization.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844304";0
journals/tvlsi/TangF02;article;2017-05-18;"Simultaneous switching noise in on-chip CMOS power distribution networks.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800533";0
journals/tvlsi/LeeKKS17;article;2017-10-11;"A DAC With an Impedance Attenuator and Distortion Analysis Using Volterra Series.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2723485";0
journals/tvlsi/HegdeS00;article;2017-05-18;"Toward achieving energy efficiency in presence of deep submicron noise.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863617";0
journals/tvlsi/ValentianTVA04;article;2017-05-18;"Modeling subthreshold SOI logic for static timing analysis.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827602";0
journals/tvlsi/ChenRC98;article;2017-05-18;"Efficient statistical approach to estimate power considering uncertain properties of primary inputs.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711319";0
journals/tvlsi/DeodharD05;article;2017-05-18;"Optimization of throughput performance for low-power VLSI interconnects.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842898";0
journals/tvlsi/PengKCW14;article;2017-05-18;"Application-Independent Testing of 3-D Field Programmable Gate Array Interconnect Faults.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2242100";0
journals/tvlsi/BrinkHW14;article;2017-05-18;"Adaptive Floating-Gate Circuit Enabled Large-Scale FPAA.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2290305";0
journals/tvlsi/WhatmoughDBD13;article;2017-05-18;"Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2202930";0
journals/tvlsi/LongH04;article;2017-05-18;"Distributed sleep transistor network for power reduction.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.832939";0
journals/tvlsi/PiguetV04a;article;2005-02-08;"Guest Editorial.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/AndrewsSAAPSBK08;article;2017-05-18;"Achieving Programming Model Abstractions for Reconfigurable Computing.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912106";0
journals/tvlsi/Chang10;article;2017-05-18;"A Multibank Memory-Based VLSI Architecture of DVB Symbol Deinterleaver.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2015456";0
journals/tvlsi/KumarA11;article;2017-05-18;"IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2047123";0
journals/tvlsi/SmithaV12;article;2017-05-18;"A Multi-Resolution Fast Filter Bank for Spectrum Sensing in Military Radio Receivers.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2151214";0
journals/tvlsi/Elrabaa11;article;2017-05-18;"Robust Two-Phase RZ Asynchronous SoC Interconnects.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2042240";0
journals/tvlsi/Venkatasubramanian16;article;2017-05-18;"A Comparator-Based Rail Clamp.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2446460";0
journals/tvlsi/BanerjeeBD06;article;2017-05-18;"Integrating Physical Constraints in HW-SW Partitioning for Architectures With Partial Dynamic Reconfiguration.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886411";0
journals/tvlsi/HuWC12;article;2017-05-18;"A Comparative Study of 20-Gb/s NRZ and Duobinary Signaling Using Statistical Analysis.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2148131";0
journals/tvlsi/ChenS93;article;2017-05-18;"Design of a self-testing and self-repairing structure for highly hierarchical ultra-large capacity memory chips.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238427";0
journals/tvlsi/RinkerCPCRHNB01;article;2017-06-14;"An automated process for compiling dataflow graphs into reconfigurable hardware.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920828";0
journals/tvlsi/WuWC08;article;2017-05-18;"Novel Probabilistic Combinational Equivalence Checking.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917397";0
journals/tvlsi/Cho17;article;2017-06-09;"A 92-dB DR, 24.3-mW, 1.25-MHz BW Sigma-Delta Modulator Using Dynamically Biased Op Amp Sharing.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2604255";0
journals/tvlsi/NaKKJ16;article;2017-05-18;"Multiple-Cell Reference Scheme for Narrow Reference Resistance Distribution in Deep Submicrometer STT-RAM.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2536639";0
journals/tvlsi/PetrovicSB09;article;2017-05-18;"Design of the Switching Controller for the High-Capacity Non-Blocking Internet Router.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019817";0
journals/tvlsi/BugejaY97;article;2017-05-18;"A reconfigurable VLSI coprocessing system for the block matching algorithm.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609876";0
journals/tvlsi/ZhangIFTS12;article;2017-05-18;"On-Chip Measurement System for Within-Die Delay Variation of Individual Standard Cells in 65-nm CMOS.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2162257";0
journals/tvlsi/ChiaKLMV98;article;2017-05-18;"High-performance automatic target recognition through data-specific VLSI.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711308";0
journals/tvlsi/ChakrabortyDSSBMMP08;article;2017-05-18;"Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000248";0
journals/tvlsi/ChablozH14;article;2017-05-18;"Low-Latency Maximal-Throughput Communication Interfaces for Rationally Related Clock Domains.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2252030";0
journals/tvlsi/YinC12;article;2017-05-18;"Jitter Analysis of Polyphase Filter-Based Multiphase Clock in Frequency Multiplier.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2159633";0
journals/tvlsi/AndersonN04;article;2017-05-18;"Power estimation techniques for FPGAs.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.831478";0
journals/tvlsi/PotlapallyRRJL07;article;2017-05-18;"Aiding Side-Channel Attacks on Cryptographic Software With Satisfiability-Based Analysis.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893665";0
journals/tvlsi/WuYXZLNW14;article;2017-06-14;"UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2263397";0
journals/tvlsi/VoyiatzisGP10;article;2017-05-18;"Recursive Pseudo-Exhaustive Two-Pattern Generation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031300";0
journals/tvlsi/SzekelyPPCHR97;article;2017-06-09;"Electro-thermal and logi-thermal simulation of VLSI designs.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609868";0
journals/tvlsi/MirhassaniAJ08;article;2017-05-18;"Low-Power Mixed-Signal CVNS-Based 64-Bit Adder for Media Signal Processing.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000731";0
journals/tvlsi/ParkLR12;article;2017-06-14;"Soft-Error-Resilient FPGAs Using Built-In 2-D Hamming Product Code.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2095435";0
journals/tvlsi/Maymandi-NejadS04;article;2017-06-09;"Correction to "A Digitally Programmable Delay Element: Design and Analysis".";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837019";0
journals/tvlsi/LvHLW03;article;2017-05-18;"A dictionary-based en/decoding scheme for low-power data buses.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817123";0
journals/tvlsi/SinhaZ16;article;2017-06-09;"Low-Power FPGA Design Using Memoization-Based Approximate Computing.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2520979";0
journals/tvlsi/LiaoW15;article;2017-05-18;"Thermal-Constrained Task Scheduling on 3-D Multicore Processors for Throughput-and-Energy Optimization.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2360802";0
journals/tvlsi/Liu0CSUM16;article;2017-05-18;"Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2509164";0
journals/tvlsi/FortunaRNP04;article;2017-05-18;"Nanoscale system dynamical behaviors: from quantum-dot-based cell to 1-D arrays.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836306";0
journals/tvlsi/BhadraTA08;article;2017-05-18;"Validating Power Architecture";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917418";0
journals/tvlsi/Oklobdzija94;article;2017-05-18;"An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273153";0
journals/tvlsi/SchinkelMKTN09;article;2017-06-09;"Low-Power, High-Speed Transceivers for Network-on-Chip Communication.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001949";0
journals/tvlsi/HuZS01;article;2017-05-18;"Estimating probabilistic timing performance for real-time embedded systems.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974897";0
journals/tvlsi/WangRLJ04;article;2017-05-18;"Input space adaptive design: a high-level methodology for optimizing energy and performance.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827592";0
journals/tvlsi/KimIH05;article;2017-05-18;"Schedule-aware performance estimation of communication architecture for efficient design space exploration.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842912";0
journals/tvlsi/SuLCC14;article;2017-05-18;"Current-Mode Synthetic Control Technique for High-Efficiency DC-DC Boost Converters Over a Wide Load Range.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2277491";0
journals/tvlsi/JarvinenS08;article;2017-05-18;"On Parallelization of High-Speed Processors for Elliptic Curve Cryptography.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000728";0
journals/tvlsi/ShaWGL09;article;2017-05-18;"Multi-Gb/s LDPC Code Design and Implementation.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002487";0
journals/tvlsi/LeongL02;article;2017-05-18;"A microcoded elliptic curve processor using FPGA technology.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801608";0
journals/tvlsi/ShelarS05;article;2017-05-18;"BDD decomposition for delay oriented pass transistor logic synthesis.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853601";0
journals/tvlsi/SedcoleCCL07;article;2017-05-18;"Run-Time Integration of Reconfigurable Video Processing Systems.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902203";0
journals/tvlsi/WangHHCL08;article;2017-05-18;"ZigBee 868/915-MHz Modulator/Demodulator for Wireless Personal Area Network.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000594";0
journals/tvlsi/GizopoulosPHMPRR08;article;2017-05-18;"Systematic Software-Based Self-Test for Pipelined Processors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000866";0
journals/tvlsi/RohbaniEMT17;article;2017-07-26;"Bias Temperature Instability Mitigation via Adaptive Cache Size Management.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2606579";0
journals/tvlsi/PomeranzR11b;article;2017-05-18;"On Functional Broadside Tests With Functional Propagation Conditions.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2043695";0
journals/tvlsi/JainL97;article;2017-05-18;"Complex-argument universal nonlinear cell for rapid prototyping.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555983";0
journals/tvlsi/ChakrabartyH95;article;2017-05-18;"Cumulative balance testing of logic circuits.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365455";0
journals/tvlsi/NamaziN10;article;2017-05-18;"Gate-Level Redundancy: A New Design-for-Reliability Paradigm for Nanotechnologies.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016206";0
journals/tvlsi/HamonFMR09;article;2017-05-18;"Constrained Asynchronous Ring Structures for Robust Digital Oscillators.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011801";0
journals/tvlsi/SrivastavaKCS04;article;2005-02-08;"Timing driven gate duplication.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/HaghdadA12;article;2017-05-18;"Power Yield Analysis Under Process and Temperature Variations.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2163535";0
journals/tvlsi/LiuZP10;article;2017-05-18;"Computation Error Analysis in Digital Signal Processing Systems With Overscaled Supply Voltage.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2012863";0
journals/tvlsi/ParkY14;article;2017-05-18;"Stability Estimation of a 6T-SRAM Cell Using a Nonlinear Regression.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2236113";0
journals/tvlsi/SparmannMR99;article;2017-05-18;"Universal delay test sets for logic networks.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766742";0
journals/tvlsi/ZhangT14;article;2017-05-18;"Design of On-Chip Lightweight Sensors for Effective Detection of Recycled ICs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2264063";0
journals/tvlsi/ChenLKSLXR10;article;2017-05-18;"Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2026280";0
journals/tvlsi/SunC12;article;2017-05-18;"High-Throughput Soft-Output MIMO Detector Based on Path-Preserving Trellis-Search Algorithm.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2147811";0
journals/tvlsi/Verma11;article;2017-05-18;"Analysis Towards Minimization of Total SRAM Energy Over Active and Idle Operating Modes.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2055906";0
journals/tvlsi/PeiLL12a;article;2017-05-18;"Flip-Flop Selection for Partial Enhanced Scan to Reduce Transition Test Data Volume.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2170227";0
journals/tvlsi/KimRKKJ14;article;2017-05-18;"STT-MRAM Sensing Circuit With Self-Body Biasing in Deep Submicron Technologies.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2272587";0
journals/tvlsi/HeLL013;article;2017-05-18;"Test Path Selection for Capturing Delay Failures Under Statistical Timing Model.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2208661";0
journals/tvlsi/Poolakkaparambil15;article;2017-05-18;"A Low-Complexity Multiple Error Correcting Architecture Using Novel Cross Parity Codes Over GF(2";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2341631";0
journals/tvlsi/OConnorTGDWCTS07;article;2017-06-14;"Systematic Simulation-Based Predictive Synthesis of Integrated Optical Interconnect.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900730";0
journals/tvlsi/Ozalevli16;article;2017-05-18;"A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2541166";0
journals/tvlsi/NiuQ06;article;2017-05-18;"Energy minimization for real-time systems with (m, k)-guarantee.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878337";0
journals/tvlsi/YuK17;article;2017-09-21;"Security-Adaptive Voltage Conversion as a Lightweight Countermeasure Against LPA Attacks.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2670537";0
journals/tvlsi/ZhangMWSS16;article;2017-05-18;"Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2501353";0
journals/tvlsi/LoH11;article;2017-05-18;"A 1 GHz Equiripple Low-Pass Filter With a High-Speed Automatic Tuning Scheme.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2034527";0
journals/tvlsi/YangHL12;article;2017-05-18;"A Low-Power Ternary Content Addressable Memory With Pai-Sigma Matchlines.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2163205";0
journals/tvlsi/HalderBC08;article;2017-05-18;"System-Level Specification Testing Of Wireless Transceivers.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912144";0
journals/tvlsi/Saab93;article;2017-05-18;"Parallel-concurrent fault simulation.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238447";0
journals/tvlsi/LipmanY97;article;2017-05-18;"VLSI hardware for example-based learning.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609875";0
journals/tvlsi/GholamiA14;article;2017-05-18;"Jitter of Delay-Locked Loops Due to PFD.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2284501";0
journals/tvlsi/HuangCLLCHLCL12;article;2017-05-18;"Embedded I/O PAD Circuit Design for OTP Memory Power-Switch Functionality.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2106808";0
journals/tvlsi/LiZM015;article;2017-05-18;"True-Damage-Aware Enumerative Coding for Improving nand Flash Memory Endurance.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2332099";0
journals/tvlsi/HsiaW07;article;2017-05-18;"Shift-Register-Based Data Transposition for Cost-Effective Discrete Cosine Transform.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898780";0
journals/tvlsi/HwangR10;article;2017-05-18;"ABRM: Adaptive Beta -Ratio Modulation for Process-Tolerant Ultradynamic Voltage Scaling.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2010767";0
journals/tvlsi/HeyrmanPCVP10;article;2017-05-18;"Control for Power Gating of Wires.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2022269";0
journals/tvlsi/HuangW97;article;2017-05-18;"Unifiable scheduling and allocation for minimizing system cycle time.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.585222";0
journals/tvlsi/LiaoCLW13;article;2017-05-18;"Fast Scan-Chain Ordering for 3-D-IC Designs Under Through-Silicon-Via (TSV) Constraints.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2204781";0
journals/tvlsi/IsmailSMB11;article;2017-05-18;"An Efficient Adaptive High Speed Manipulation Architecture for Fast Variable Padding Frequency Domain Motion Estimation.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2046686";0
journals/tvlsi/GutnikC97;article;2017-05-18;"Embedded power supply for low-power DSP.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645069";0
journals/tvlsi/DengM05;article;2017-05-18;"2.5-dimensional VLSI system integration.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848814";0
journals/tvlsi/Pomeranz15c;article;2017-05-18;"Test Compaction by Sharing of Functional Test Sequences Among Logic Blocks.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2382609";0
journals/tvlsi/AwadTTK17;article;2017-07-26;"A Fast Process-Variation-Aware Mask Optimization Algorithm With a Novel Intensity Modeling.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2616840";0
journals/tvlsi/JainSP98;article;2017-05-18;"Efficient semisystolic architectures for finite-field arithmetic.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661252";0
journals/tvlsi/TsaiL12;article;2017-05-18;"A 104-GHz Phase-Locked Loop Using a VCO at Second Pole Frequency.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2088144";0
journals/tvlsi/Chiang17;article;2017-09-21;"Design of a CMOS Chlorophyll Concentration Detector Based on Organic Chlorophyll Battery for Measuring Vegetable Chlorophyll Concentration.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2648639";0
journals/tvlsi/ChabiniW05;article;2017-05-18;"Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859482";0
journals/tvlsi/VaratkarNSJ10;article;2017-05-18;"Stochastic Networked Computation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2024673";0
journals/tvlsi/LeeK12a;article;2017-05-18;"An Adaptive Equalizer With the Capacitance Multiplication for DisplayPort Main Link in 0.18-µm CMOS.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2130546";0
journals/tvlsi/DarakPZVM15;article;2017-05-18;"Reconfigurable Filter Bank With Complete Control Over Subband Bandwidths for Multistandard Wireless Communication Receivers.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2347899";0
journals/tvlsi/StoicaZKTDT01;article;2017-05-18;"Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920839";0
journals/tvlsi/HuangTL05;article;2017-05-18;"Fault Tolerance of Switch Blocks and Switch Block Arrays in FPGA.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850090";0
journals/tvlsi/KatzRW08;article;2017-05-18;"A Robust Random Number Generator Based on a Differential Current-Mode Chaos.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001731";0
journals/tvlsi/WildmanKWC03;article;2017-05-18;"Multi-objective optimization of interconnect geometry.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808460";0
journals/tvlsi/YakovlevPL94;article;2017-06-14;"A low latency asynchronous arbitration circuit.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311648";0
journals/tvlsi/GortA13;article;2017-05-18;"Combined Architecture/Algorithm Approach to Fast FPGA Routing.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2202326";0
journals/tvlsi/NadarajahK08;article;2017-05-18;"Exact Distribution of the Max/Min of Two Gaussian Random Variables.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912191";0
journals/tvlsi/WangLKXPC14;article;2017-05-18;"Single-Source, Single-Destination Charge Migration in Hybrid Electrical Energy Storage Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2295050";0
journals/tvlsi/FarkhaniPM16;article;2017-06-09;"Low-Energy Write Operation for 1T-1MTJ STT-RAM Bitcells With Negative Bitline Technique.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2459726";0
journals/tvlsi/PaschalisVG12;article;2017-05-18;"Accumulator Based 3-Weight Pattern Generation.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2102373";0
journals/tvlsi/MohamedMD14;article;2017-05-18;"Energy Efficient Programmable MIMO Decoder Accelerator Chip in 65-nm CMOS.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2272058";0
journals/tvlsi/KimCCPMM16;article;2017-09-16;"Wireless NoC and Dynamic VFI Codesign: Energy Efficiency Without Performance Penalty.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2512611";0
journals/tvlsi/PomeranzR10b;article;2017-05-18;"Robust Fault Models Where Undetectable Faults Imply Logic Redundancy.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020592";0
journals/tvlsi/JangJ15;article;2017-05-18;"Dual C- and S-Band CMOS VCO Using the Shunt Varactor Switch.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2346815";0
journals/tvlsi/ChakrabartyH98;article;2017-05-18;"Zero-aliasing space compaction of test responses using multiple parity signatures.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678893";0
journals/tvlsi/MencerPMF01;article;2017-05-18;"Object-oriented domain specific compilers for programming FPGAs.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920835";0
journals/tvlsi/BennaserGM08;article;2017-05-18;"Data Memory Subsystem Resilient to Process Variations.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001299";0
journals/tvlsi/MahmoodiTCR09;article;2017-05-18;"Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008453";0
journals/tvlsi/BucciGLT12;article;2017-06-09;"A Flip-Flop for the DPA Resistant Three-Phase Dual-Rail Pre-Charge Logic Family.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2165862";0
journals/tvlsi/KimLY11;article;2017-05-18;"Multilevel Power Optimization of Pipelined A/D Converters.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2041077";0
journals/tvlsi/ReviriegoPEM15;article;2017-06-14;"A Class of SEC-DED-DAEC Codes Derived From Orthogonal Latin Square Codes.";"";"2015";"IEEE Trans. VLSI Syst.";None;0
journals/tvlsi/PatelPR11;article;2017-05-18;"Architectural Frameworks for Security and Reliability of MPSoCs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2053856";0
journals/tvlsi/KhatriB16;article;2017-05-18;"A 0.25-3.25-GHz Wideband CMOS-RF Spectrum Sensor for Narrowband Energy Detection.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2530305";0
journals/tvlsi/HuangRRJ07;article;2017-05-18;"Generation of Heterogeneous Distributed Architectures for Memory-Intensive Applications Through High-Level Synthesis.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.904096";0
journals/tvlsi/ChangCHL14;article;2017-05-18;"Constructions of Memoryless Crosstalk Avoidance Codes Via ${\cal C}$ -Transform.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280289";0
journals/tvlsi/KavousianosKN08;article;2017-05-18;"Multilevel-Huffman Test-Data Compression for IP Cores With Multiple Scan Chains.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000448";0
journals/tvlsi/CongHZ06;article;2017-05-18;"Architecture and Compiler Optimizations for Data Bandwidth Improvement in Configurable Processors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884050";0
journals/tvlsi/ChiouL09;article;2017-05-18;"Energy-Efficient Dual-Edge-Triggered Level Converting Flip Flops With Symmetry in Setup Times and Insensitivity to Output Parasitics.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2007959";0
journals/tvlsi/KoKPKY03;article;2017-05-18;"An efficient DMT modem for the G.LITE ADSL transceiver.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817131";0
journals/tvlsi/WangT14;article;2017-05-18;"Light-Weight On-Chip Structure for Measuring Timing Uncertainty Induced by Noise in Integrated Circuits.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2263812";0
journals/tvlsi/LinKL11;article;2017-05-18;"A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2043271";0
journals/tvlsi/AzadpourK03;article;2017-05-18;"A clock interconnect extractor for multigigahertz frequencies incorporating inductance effect.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817544";0
journals/tvlsi/KoB00;article;2017-05-18;"High-performance energy-efficient D-flip-flop circuits.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820765";0
journals/tvlsi/HenzenAMP11;article;2017-05-18;"VLSI Characterization of the Cryptographic Hash Function BLAKE.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2060373";0
journals/tvlsi/TsaiSW00;article;2017-05-18;"Two systolic architectures for modular multiplication.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820767";0
journals/tvlsi/KimWF13;article;2017-05-18;"Crosstalk-Canceling Multimode Interconnect Using Transmitter Encoding.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2213281";0
journals/tvlsi/LongSLH07;article;2017-05-18;"Microarchitecture Configurations and Floorplanning Co-Optimization.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899240";0
journals/tvlsi/BalachandranBCKRNB06;article;2017-06-09;"Wafer-level package interconnect options.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878229";0
journals/tvlsi/LyuhK03;article;2017-05-18;"High-level synthesis for low power based on network flow method.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810796";0
journals/tvlsi/Pomeranz13d;article;2017-05-18;"Transition Fault Simulation Considering Broadside Tests as Partially-Functional Broadside Tests.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2206835";0
journals/tvlsi/GangulyPB09;article;2017-05-18;"Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005722";0
journals/tvlsi/ChouC95;article;2017-05-18;"On general zero-skew clock net construction.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365461";0
journals/tvlsi/LanuzzaCP15;article;2017-06-09;"Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2308400";0
journals/tvlsi/FangS12;article;2017-05-18;"Scalable Methods for Analyzing the Circuit Failure Probability Due to Gate Oxide Breakdown.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2166568";0
journals/tvlsi/RamprasadHN02;article;2017-05-18;"A technique for Improving dual-output domino logic.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800521";0
journals/tvlsi/JungRPJ16;article;2017-05-18;"All-Digital 90° Phase-Shift DLL With Dithering Jitter Suppression Scheme.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2423312";0
journals/tvlsi/DoNHHL15;article;2017-05-18;"A Self-Powered High-Efficiency Rectifier With Automatic Resetting of Transducer Capacitance in Piezoelectric Energy Harvesting Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2312532";0
journals/tvlsi/LiHWCWDN17;article;2017-09-21;"Dynamic Diagnosis for Defective Reconfigurable Single-Electron Transistor Arrays.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2639533";0
journals/tvlsi/AliotoPP06;article;2017-05-18;"Energy Consumption in RC Tree Circuits.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876093";0
journals/tvlsi/BayasiTSMKI16;article;2017-06-14;"Low-Power ECG-Based Processor for Predicting Ventricular Arrhythmia.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2475119";0
journals/tvlsi/XuJV11;article;2017-05-18;"Aggressive Runtime Leakage Control Through Adaptive Light-Weight V";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2047955";0
journals/tvlsi/WangWLC16;article;2017-05-18;"A Leakage Compensation Design for Low Supply Voltage SRAM.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2484386";0
journals/tvlsi/Ghiasi10;article;2017-05-18;"On Incremental Component Implementation Selection in System Synthesis.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025764";0
journals/tvlsi/SrinivasanHL98;article;2017-05-18;"Accurate area and delay estimation from RTL descriptions.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661259";0
journals/tvlsi/ChoCKPH12;article;2017-05-18;"New Bit Parallel Multiplier With Low Space Complexity for All Irreducible Trinomials Over GF(2";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2162594";0
journals/tvlsi/EsseniGKRA14;article;2017-05-18;"Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I - Device-Circuit Interaction and Evaluation at Device Level.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2293135";0
journals/tvlsi/ZhangWY94;article;2017-05-18;"Determining objective functions in systolic array designs.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311644";0
journals/tvlsi/JungK11;article;2017-05-18;"Scheduling and Resource Binding Algorithm Considering Timing Variation.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031676";0
journals/tvlsi/NguyenC00;article;2017-05-18;"Number-splitting with shift-and-add decomposition for power and hardware optimization in linear DSP synthesis.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863621";0
journals/tvlsi/ZhaoMGVWBKD09;article;2017-05-18;"Low-Power Clocked-Pseudo-NMOS Flip-Flop for Level Conversion in Dual Supply Systems.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002426";0
journals/tvlsi/BaiZD16;article;2017-05-18;"A Novel Thyristor-Based Silicon Physical Unclonable Function.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2398454";0
journals/tvlsi/HungCS00;article;2017-05-18;"Design of a configurable accelerator for moment computation.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902269";0
journals/tvlsi/Taherzadeh-Sani17;article;2017-09-06;"A 170-dB Ω CMOS TIA With 52-pA Input-Referred Noise and 1-MHz Bandwidth for Very Low Current Sensing.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2654452";0
journals/tvlsi/LacruzGCV16;article;2017-05-18;"High-Performance NB-LDPC Decoder With Reduction of Message Exchange.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2493041";0
journals/tvlsi/FongKCR14;article;2017-06-09;"Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2239671";0
journals/tvlsi/WeerasekeraPZT08;article;2017-05-18;"Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917555";0
journals/tvlsi/YusufLSDLB08;article;2017-06-09;"Reconfigurable Architecture for Network Flow Analysis.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912115";0
journals/tvlsi/YuanLLHXY17;article;2017-09-21;"CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline/Online Checkpointing Optimization.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2680464";0
journals/tvlsi/CamargoKWGG14;article;2017-05-18;"Use of SSTA Tools for Evaluating BTI Impact on Combinational Circuits.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2240323";0
journals/tvlsi/RihoN14;article;2017-05-18;"Partial Access Mode: New Method for Reducing Power Consumption of Dynamic Random Access Memory.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2272043";0
journals/tvlsi/DehlaghiMB14;article;2017-06-09;"A 12.5-Gb/s On-Chip Oscilloscope to Measure Eye Diagrams and Jitter Histograms of High-Speed Signals.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265895";0
journals/tvlsi/LeeYYKWHB16;article;2017-05-18;"A 4×10-Gb/s Referenceless-and-Masterless Phase Rotator-Based Parallel Transceiver in 90-nm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2502957";0
journals/tvlsi/AslamMEA08;article;2017-05-18;"Code Compression and Decompression for Coarse-Grain Reconfigurable Architectures.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001562";0
journals/tvlsi/ChungSL16;article;2017-06-14;"A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2407370";0
journals/tvlsi/RimFJ95;article;2017-05-18;"Global scheduling with code-motions for high-level synthesis applications.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.406996";0
journals/tvlsi/TaskinH08;article;2017-05-18;"Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003171";0
journals/tvlsi/RaychowdhuryPBR05;article;2017-05-18;"Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859590";0
journals/tvlsi/XuZCQCW16;article;2017-08-18;"A 5-/20-MHz BW Reconfigurable Quadrature Bandpass CT ΔΣ ADC With AntiPole-Splitting Opamp and Digital I/Q Calibration.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2394365";0
journals/tvlsi/KimS14;article;2017-05-18;"Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265314";0
journals/tvlsi/HassanAE09;article;2017-05-18;"Total Power Modeling in FPGAs Under Spatial Correlation.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005307";0
journals/tvlsi/KhanW16;article;2017-05-18;"Hardware Accelerator for Probabilistic Inference in 65-nm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2420663";0
journals/tvlsi/AziziNM03;article;2017-05-18;"Low-leakage asymmetric-cell SRAM.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816139";0
journals/tvlsi/WooSL13;article;2017-05-18;"Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2176761";0
journals/tvlsi/Al-AssadiMJ93;article;2017-05-18;"Faulty behavior of storage elements and its effects on sequential circuits.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250192";0
journals/tvlsi/LeeHVY07;article;2017-05-18;"Evaluation of Fully-Integrated Switching Regulators for CMOS Process Technologies.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902204";0
journals/tvlsi/DwyerVPESWT04;article;2017-10-07;"The design of DNA self-assembled computing circuitry.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836322";0
journals/tvlsi/HataiCB15;article;2017-09-16;"An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2321171";0
journals/tvlsi/RenD11;article;2017-05-18;"A Provably High-Probability White-Space Satisfaction Algorithm With Good Performance for Standard-Cell Detailed Placement.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2047876";0
journals/tvlsi/LiuJL14;article;2017-05-18;"A Fair and Maximal Allocator for Single-Cycle On-Chip Homogeneous Resource Allocation.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2284563";0
journals/tvlsi/BarrancoTDVR12;article;2017-06-14;"Parallel Architecture for Hierarchical Optical Flow Estimation Based on FPGA.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2145423";0
journals/tvlsi/MakhzanKEK09;article;2017-06-09;"A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error Concealment.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016714";0
journals/tvlsi/MonteiroO02;article;2017-06-09;"Implicit FSM decomposition applied to low-power design.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801611";0
journals/tvlsi/XieMH13;article;2017-05-18;"Low-Complexity Multiplier for GF(2";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2181434";0
journals/tvlsi/PomeranzR01a;article;2017-05-18;"Resynthesis of combinational logic circuits for improved path delay fault testability using comparison units.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953501";0
journals/tvlsi/DevadasKMW94;article;2017-05-18;"Certified timing verification and the transition delay of a logic circuit.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311642";0
journals/tvlsi/PandaD99;article;2017-05-18;"Low-power memory mapping through reducing address bus activity.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784092";0
journals/tvlsi/HallschmidW05;article;2017-05-18;"Routing architecture optimizations for high-density embedded programmable IP cores.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859561";0
journals/tvlsi/MaciiMPS01;article;2017-05-18;"Stream synthesis for efficient power simulation based on spectral transforms.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.929576";0
journals/tvlsi/WangKJ12a;article;2017-05-18;"Nonlinear Multi-Error Correction Codes for Reliable MLC nand Flash Memories.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2157183";0
journals/tvlsi/WangXXSFWLZ16;article;2017-05-18;"Redundant Via Insertion Based on SCA.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2416065";0
journals/tvlsi/KluterBCI14;article;2017-05-18;"Way Stealing: A Unified Data Cache and Architecturally Visible Storage for Instruction Set Extensions.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2236689";0
journals/tvlsi/ChristieG03;article;2017-05-18;"Prelayout interconnect yield prediction.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808461";0
journals/tvlsi/SongLHK17;article;2017-07-27;"A 10 Gbits/s/pin DFE-Less Graphics DRAM Interface With Adaptive-Bandwidth PLL for Avoiding Noise Interference and CIJ Reduction Technique.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2580713";0
journals/tvlsi/MukadamGKZA14;article;2017-06-14;"Low-Power, Minimally Invasive Process Compensation Technique for Sub-Micron CMOS Amplifiers.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2232685";0
journals/tvlsi/GbolagadeVC11;article;2017-05-18;"An Efficient FPGA Design of Residue-to-Binary Converter for the Moduli Set 2n+1, 2n, 2n-1.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2050608";0
journals/tvlsi/ShiYMDL08;article;2017-05-18;"Complex Shaped On-Wafer Interconnects Modeling for CMOS RFICs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000445";0
journals/tvlsi/NagendraOI94;article;2017-05-18;"Power-delay characteristics of CMOS adders.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311649";0
journals/tvlsi/PomeranzR11d;article;2017-05-18;"Static Test Data Volume Reduction Using Complementation or Modulo- M Addition.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2044819";0
journals/tvlsi/YunJFCC00;article;2017-06-09;"A self-timed real-time sorting network.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845903";0
journals/tvlsi/BudnikR06;article;2017-05-18;"A Power Delivery and Decoupling Network Minimizing Ohmic Loss and Supply Voltage Variation in Silicon Nanoscale Technologies.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887810";0
journals/tvlsi/AzarkhishPRLB17;article;2017-06-14;"Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2570283";0
journals/tvlsi/AbdallahS14;article;2017-05-18;"Reducing Energy at the Minimum Energy Operating Point Via Statistical Error Compensation.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2271838";0
journals/tvlsi/GuWGZS12;article;2017-05-18;"All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2111424";0
journals/tvlsi/VaisbandAFK14;article;2017-05-18;"Digitally Controlled Pulse Width Modulator for On-Chip Power Management.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2294402";0
journals/tvlsi/SammanHG10;article;2017-06-14;"Adaptive and Deadlock-Free Tree-Based Multicast Routing for Networks-on-Chip.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019758";0
journals/tvlsi/DasZL16;article;2017-07-27;"A Fine-Grained Control Flow Integrity Approach Against Runtime Memory Attacks for Embedded Systems.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2548561";0
journals/tvlsi/GuanF10;article;2017-05-18;"Register File Partitioning and Compiler Support for Reducing Embedded Processor Power Consumption.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020860";0
journals/tvlsi/LeeML16;article;2017-05-18;"Area-Delay Efficient Digit-Serial Multiplier Based on k-Partitioning Scheme Combined With TMVP Block Recombination Approach.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2514272";0
journals/tvlsi/HuangZL16;article;2017-05-18;"Racetrack Memory-Based Nonvolatile Storage Elements for Multicontext FPGAs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2474706";0
journals/tvlsi/LeeSKY17;article;2017-10-11;"A 17.5-fJ/bit Energy-Efficient Analog SRAM for Mixed-Signal Processing.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2664069";0
journals/tvlsi/BhattaTWHC15;article;2017-05-18;"Incoherent Undersampling-Based Waveform Reconstruction Using a Time-Domain Zero-Crossing Metric.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2369007";0
journals/tvlsi/YehM04;article;2017-05-18;"Sequential delay budgeting with interconnect prediction.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827563";0
journals/tvlsi/LiZTJ15;article;2017-05-18;"Reliable Antifuse One-Time-Programmable Scheme With Charge Pump for Postpackage Repair of DRAM.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2354836";0
journals/tvlsi/KimKEK07;article;2017-05-18;"Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899239";0
journals/tvlsi/AnsaloniBP11;article;2017-05-18;"EGRA: A Coarse Grained Reconfigurable Architectural Template.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2044667";0
journals/tvlsi/MasleL14;article;2017-05-18;"Mapping Loop Structures Onto Parametrized Hardware Pipelines.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2251430";0
journals/tvlsi/LiCCDT12;article;2017-05-18;"Period Extension and Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2103332";0
journals/tvlsi/LinCY15;article;2017-05-18;"Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2311300";0
journals/tvlsi/FongVLRR16;article;2017-06-09;"Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2439733";0
journals/tvlsi/KwonCKR14;article;2017-05-18;"AWARE (Asymmetric Write Architecture With REdundant Blocks): A High Write Speed STT-MRAM Cache Architecture.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2256945";0
journals/tvlsi/DabrowskiR10;article;2017-05-18;"Built-in Loopback Test for IC RF Transceivers.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019085";0
journals/tvlsi/ReddyAK17;article;2017-09-16;"A Cost-Effective Fault Tolerance Technique for Functional TSV in 3-D ICs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2681703";0
journals/tvlsi/WangYF15;article;2017-05-18;"A High-Throughput Low-Complexity Radix-2";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2365586";0
journals/tvlsi/KarypisAKS99;article;2017-05-18;"Multilevel hypergraph partitioning: applications in VLSI domain.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748202";0
journals/tvlsi/ChongHLGC17;article;2017-07-28;"Sense Amplifier Half-Buffer (SAHB) A Low-Power High-Performance Asynchronous Logic QDI Cell Template.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2583118";0
journals/tvlsi/HowardTA94;article;2017-05-18;"The yield enhancement of field-programmable gate arrays.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273147";0
journals/tvlsi/WangWW10;article;2017-05-18;"A Low Overhead High Test Compression Technique Using Pattern Clustering With $n$-Detection Test Support.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2026420";0
journals/tvlsi/ChangHKCW13;article;2017-05-18;"Low-Cost Error Tolerance Scheme for 3-D CMOS Imagers.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190148";0
journals/tvlsi/AhmedM16;article;2017-05-18;"Online Measurement of Degradation Due to Bias Temperature Instability in SRAMs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2500900";0
journals/tvlsi/AdapaBBRAM17;article;2017-09-21;"Coordinate Rotation-Based Low Complexity K-Means Clustering Architecture.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2633543";0
journals/tvlsi/GuoNBCM11;article;2017-05-18;"Energy-Efficient Hardware Data Prefetching.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2032916";0
journals/tvlsi/NarayanaswamyKS17;article;2017-07-26;"Modular Active Charge Balancing for Scalable Battery Packs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2611526";0
journals/tvlsi/SchmitT97;article;2017-05-18;"Synthesis of application-specific memory designs.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555990";0
journals/tvlsi/MyersM93;article;2017-06-14;"Synthesis of timed asynchronous circuits.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238425";0
journals/tvlsi/DaveJBS13;article;2017-05-18;"A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2185835";0
journals/tvlsi/WangY17;article;2017-06-14;"An Ultracompact Butterworth Low-Pass Filter Based on Coaxial Through-Silicon Vias.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2620460";0
journals/tvlsi/GargM12;article;2017-06-09;"System-Level Leakage Variability Mitigation for MPSoC Platforms Using Body-Bias Islands.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2171512";0
journals/tvlsi/0001CUM17;article;2017-07-27;"A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2576468";0
journals/tvlsi/KimP01;article;2017-05-18;"True single-phase adiabatic circuitry.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920819";0
journals/tvlsi/LacruzGV15;article;2017-05-18;"Reduction of Complexity for Nonbinary LDPC Decoders With Compressed Messages.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2377194";0
journals/tvlsi/ChangY09;article;2017-05-18;"Analysis and Reduction of Supply Noise Fluctuations Induced by Embedded Via-Programming ROM.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006794";0
journals/tvlsi/YangCKC16;article;2017-06-09;"Reducing Data Migration Overheads of Flash Wear Leveling in a Progressive Way.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2495252";0
journals/tvlsi/BautistaN01;article;2017-05-18;"Quantitative study of the impact of design and synthesis options on processor core performance.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.929580";0
journals/tvlsi/CuppiniMS15;article;2017-05-18;"Soft-Core Embedded-FPGA Based on Multistage Switching Networks: A Quantitative Analysis.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2384740";0
journals/tvlsi/FirouziFKRB17;article;2017-10-05;"Guest Editorial: Alternative Computing and Machine Learning for Internet of Things.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2742098";0
journals/tvlsi/JiangSB01;article;2017-05-18;"Technology mapping for high-performance static CMOS and pass transistor logic designs.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953492";0
journals/tvlsi/MathaikuttyS08;article;2017-06-14;"MCF: A Metamodeling-Based Component Composition Framework - Composing SystemC IPs for Executable System Models.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000344";0
journals/tvlsi/PierceT13;article;2017-05-18;"Enhanced Secure Architecture for Joint Action Test Group Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2208209";0
journals/tvlsi/ChenHL01;article;2017-05-18;"Architecture driven circuit partitioning.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924060";0
journals/tvlsi/LiaoWH14;article;2017-05-18;"A 3.1 Gb/s 8 × 8 Sorting Reduced K-Best Detector With Lattice Reduction and QR Decomposition.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2297435";0
journals/tvlsi/VermeulenCVM00;article;2017-05-18;"Formalized three-layer system-level model and reuse methodology for embedded data-dominated applications.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831440";0
journals/tvlsi/WangHCE16;article;2017-06-14;"Stochastic Circuit Design and Performance Evaluation of Vector Quantization for Different Error Measures.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2535313";0
journals/tvlsi/OklobdzijaZDMK05;article;2017-05-18;"Comparison of high-performance VLSI adders in the energy-delay space.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848819";0
journals/tvlsi/ParkCR10;article;2017-05-18;"Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016839";0
journals/tvlsi/Li13;article;2017-05-18;"CusNoC: Fast Full-Chip Custom NoC Generation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2195688";0
journals/tvlsi/BachmannH05;article;2017-05-18;"Efficient algorithms for multilevel power estimation of VLSI circuits.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840769";0
journals/tvlsi/KumarKS11;article;2017-05-18;"Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2036628";0
journals/tvlsi/ChenN03;article;2017-05-18;"Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817120";1
journals/tvlsi/Morin-AlloryJB15;article;2017-05-18;"Efficient and Correct by Construction Assertion-Based Synthesis.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2386212";0
journals/tvlsi/AbdelfattahGRSS16;article;2017-05-18;"A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2506607";0
journals/tvlsi/XiuY05;article;2017-05-18;"A "Flying-Adder" frequency synthesis architecture of reducing VCO stages.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840776";0
journals/tvlsi/ChangW15a;article;2017-05-18;"Master-Slave Match Line Design for Low-Power Content-Addressable Memory.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2345512";0
journals/tvlsi/VourkasSSH16;article;2017-07-27;"Alternative Architectures Toward Reliable Memristive Crossbar Memories.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2388587";0
journals/tvlsi/RedifK15;article;2017-05-18;"Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2312997";0
journals/tvlsi/ChenWW03;article;2017-05-18;"Minimization of switching activities of partial products for designing low-power multipliers.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810788";0
journals/tvlsi/TehranipoorKYC17;article;2017-07-26;"DRAM-Based Intrinsic Physically Unclonable Functions for System-Level Security and Authentication.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2606658";0
journals/tvlsi/WangCYC13;article;2017-05-18;"Embedding Repeaters in Silicon IPs for Cross-IP Interconnections.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190434";0
journals/tvlsi/PomeranzZ04;article;2017-05-18;"Fault isolation for nonisolated blocks.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837994";0
journals/tvlsi/YanYLLW17;article;2017-10-11;"Lossless Compression Decoders for Bitstreams and Software Binaries Based on High-Level Synthesis.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2713527";0
journals/tvlsi/TangB11;article;2017-05-18;"A 4T Low-Power Linear-Output Current-Mediated CMOS Image Sensor.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2053054";0
journals/tvlsi/BhattacharyaJ16;article;2017-05-18;"TCAD-Assisted Capacitance Extraction of FinFET SRAM and Logic Arrays.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2399358";0
journals/tvlsi/ZhangLJX15;article;2017-05-18;"A Low-Cost TSV Test and Diagnosis Scheme Based on Binary Search Method.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2362560";0
journals/tvlsi/HanLYZ15;article;2017-05-18;"A 65 nm Cryptographic Processor for High Speed Pairing Computation.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2316514";0
journals/tvlsi/AliotoCP11;article;2017-05-18;"Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I - Methodology and Design Strategies.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2041376";0
journals/tvlsi/HoY16a;article;2017-05-18;"A Low-Jitter Fast-Locked All-Digital Phase-Locked Loop With Phase-Frequency-Error Compensation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2470545";0
journals/tvlsi/NaWKJJ14;article;2017-05-18;"Comparative Study of Various Latch-Type Sense Amplifiers.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2239320";0
journals/tvlsi/PetitUSL14;article;2017-06-09;"Efficient Register Renaming and Recovery for High-Performance Processors.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2270001";0
journals/tvlsi/RoyP93;article;2017-05-18;"Circuit activity based logic synthesis for low power reliable operations.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250198";0
journals/tvlsi/ShinCC01;article;2017-05-18;"Partial bus-invert coding for power optimization of application-specific systems.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924059";0
journals/tvlsi/ShenH15;article;2017-05-18;"A Wide-Range Multiport LC-Ladder Oscillator and Its Applications to a 1.2-10.1 GHz PLL.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2298864";0
journals/tvlsi/Yamauchi10;article;2017-05-18;"A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016205";0
journals/tvlsi/GalanPSMCL13;article;2017-06-14;"A Very Linear Low-Pass Filter with Automatic Frequency Tuning.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2181880";0
journals/tvlsi/WeiP12;article;2017-05-18;"Scalable Hardware Trojan Diagnosis.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2147341";0
journals/tvlsi/TapariaBV11a;article;2017-05-18;"CS-CMOS: A Low-Noise Logic Family for Mixed Signal SoCs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2089812";0
journals/tvlsi/AbramoviciSE04;article;2017-05-18;"Online BIST and BIST-based diagnosis of FPGA logic blocks.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837989";0
journals/tvlsi/YoonSPAP09;article;2017-05-18;"A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001746";0
journals/tvlsi/Sklyarov99;article;2017-06-09;"Hierarchical finite-state machines and their use for digital control.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766749";1
journals/tvlsi/Vemuru97;article;2017-05-18;"Effects of simultaneous switching noise on the tapered buffer design.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609872";0
journals/tvlsi/MahdaviS13;article;2017-05-18;"Novel MIMO Detection Algorithm for High-Order Constellations in the Complex Domain.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2196296";0
journals/tvlsi/LinMMM15;article;2017-05-18;"Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2340995";0
journals/tvlsi/BeattieP02;article;2017-05-18;"On-chip induction modeling: basics and advanced methods.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.808682";0
journals/tvlsi/KufelWHAW16;article;2017-05-18;"Sequence-Aware Watermark Design for Soft IP Embedded Processors.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2399457";0
journals/tvlsi/ZhengS03;article;2017-05-18;"On-chip oscilloscopes for noninvasive time-domain measurement of waveforms in digital integrated circuits.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812313";0
journals/tvlsi/HeydariTX94;article;2017-05-18;"Algorithms and bounds for layer assignment of MCM routing.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285755";0
journals/tvlsi/KazaC04;article;2017-05-18;"Design and implementation of low-energy turbo decoders.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.832942";0
journals/tvlsi/GluzerW17;article;2017-06-14;"Probability-Driven Multibit Flip-Flop Integration With Clock Gating.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2614004";0
journals/tvlsi/Pomeranz17;article;2017-09-21;"Selecting Replacements for Undetectable Path Delay Faults.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2670147";0
journals/tvlsi/LiuCML99;article;2017-05-18;"Test generation and scheduling for layout-based detection of bridge faults in interconnects.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748200";0
journals/tvlsi/Pomeranz13c;article;2017-05-18;"Reduced Power Transition Fault Test Sets for Circuits With Independent Scan Chain Modes.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2207137";0
journals/tvlsi/WangLWH03;article;2017-05-18;"Design of a cycle-efficient 64-b/32-b integer divisor using a table-sharing algorithm.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816143";0
journals/tvlsi/0008HXLL09;article;2017-05-18;"On Topology Reconfiguration for Defect-Tolerant NoC-Based Homogeneous Manycore Systems.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002108";0
journals/tvlsi/ShapiroF16;article;2017-05-18;"Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2409051";0
journals/tvlsi/MukhopadhyayMR06;article;2017-05-18;"A novel high-performance and robust sense amplifier using independent gate control in sub-50-nm double-gate MOSFET.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863743";1
journals/tvlsi/ParhiN93;article;2017-05-18;"VLSI architectures for discrete wavelet transforms.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238416";0
journals/tvlsi/WengZBC14;article;2017-05-18;"Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2255070";0
journals/tvlsi/KhanKK17;article;2017-07-28;"EBSCam: Background Subtraction for Ubiquitous Computing.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2567485";0
journals/tvlsi/Huang10;article;2017-05-18;"High-Efficiency Soft-Error-Tolerant Digital Signal Processing Using Fine-Grain Subword-Detection Processing.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009636";0
journals/tvlsi/LeeHWC12;article;2017-05-18;"Fast Transient (FT) Technique With Adaptive Phase Margin (APM) for Current Mode DC-DC Buck Converters.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2163093";0
journals/tvlsi/BolchiniMSS00;article;2017-06-09;"Design of VHDL-based totally self-checking finite-state machine and data-path descriptions.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820766";0
journals/tvlsi/YeKZCWLSC16;article;2017-05-18;"A 40-nm 16-Mb Contact-Programming Mask ROM Using Dual Trench Isolation Diode Bitcell.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2449670";0
journals/tvlsi/AghaieKA17;article;2017-09-21;"Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2633412";0
journals/tvlsi/DancyAC00;article;2017-05-18;"High-efficiency multiple-output DC-DC conversion for low-voltage systems.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845892";0
journals/tvlsi/ZuberBIRS09;article;2017-05-18;"Wire Topology Optimization for Low Power CMOS.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001238";0
journals/tvlsi/ValeroSLPLD12;article;2017-06-14;"Impact on Performance and Energy of the Retention Time and Processor Frequency in L1 Macrocell-Based Data Caches.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2142202";0
journals/tvlsi/ParkY13;article;2017-05-18;"Effects of Using Advanced Cooling Systems on the Overall Power Consumption of Processors.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2217386";0
journals/tvlsi/ChaoCTC11;article;2017-05-18;"A Novel Test Flow for One-Time-Programming Applications of NROM Technology.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2087044";0
journals/tvlsi/MadridMS93;article;2017-05-18;"Modified Booth algorithm for high radix fixed-point multiplication.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238420";0
journals/tvlsi/DuraisamyXBP17;article;2017-07-26;"Multicast-Aware High-Performance Wireless Network-on-Chip Architectures.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2612647";0
journals/tvlsi/CausaprunoRTVRZ16;article;2017-07-27;"Reconfigurable Systolic Array: From Architecture to Physical Design for NML.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2547422";0
journals/tvlsi/JeongB97;article;2017-05-18;"VLSI array algorithms and architectures for RSA modular multiplication.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.585224";0
journals/tvlsi/EshraghianCKKAK11;article;2017-06-09;"Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2049867";0
journals/tvlsi/LinCLCCZ17;article;2017-09-21;"High-Current Drivability Fibonacci Charge Pump With Connect-Point-Shift Enhancement.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2676822";0
journals/tvlsi/ShiWY13;article;2017-05-18;"New Crosstalk Avoidance Codes Based on a Novel Pattern Classification.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2219565";0
journals/tvlsi/PopovichF06;article;2017-05-18;"Decoupling capacitors for multi-voltage power distribution systems.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.871756";0
journals/tvlsi/SunJLH09;article;2017-05-18;"Adaptive Frequency-Domain Channel Estimator in 4 , times , 4 MIMO-OFDM Modems.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005672";0
journals/tvlsi/DandalisP05;article;2017-05-18;"Configuration compression for FPGA-based embedded systems.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.862721";0
journals/tvlsi/Todri-SanialC16;article;2017-06-14;"A Study of 3-D Power Delivery Networks With Multiple Clock Domains.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2549275";0
journals/tvlsi/Rius15;article;2017-05-18;"Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Nonuniform Power Consumption and Interblock Decoupling Capacitors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2332189";0
journals/tvlsi/WangT17;article;2017-10-11;"Electromigration-Aware Local-Via Allocation in Power/Ground TSVs of 3-D ICs.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2716821";0
journals/tvlsi/YiannacourasSR12;article;2017-05-18;"Portable, Flexible, and Scalable Soft Vector Processors.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160463";0
journals/tvlsi/EjlaliASRM06;article;2017-05-18;"Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874355";0
journals/tvlsi/NekiliBS97;article;2017-05-18;"Pipelined H-trees for high-speed clocking of large integrated systems in presence of process variations.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.585214";0
journals/tvlsi/KillianTMD14;article;2017-06-09;"Smart Reliable Network-on-Chip.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2240324";0
journals/tvlsi/AridhiZT16;article;2017-09-16;"Enhancing Model Order Reduction for Nonlinear Analog Circuit Simulation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2421450";0
journals/tvlsi/ArgyridesPK11;article;2017-05-18;"Matrix Codes for Reliable and Cost Efficient Memory Chips.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2036362";0
journals/tvlsi/YamauchiIAM97;article;2017-05-18;"A 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645064";0
journals/tvlsi/GharanK16;article;2017-05-18;"Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2405933";0
journals/tvlsi/ReviriegoLXM16;article;2017-06-14;"An Efficient Single and Double-Adjacent Error Correcting Parallel Decoder for the (24, 12) Extended Golay Code.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2465846";0
journals/tvlsi/DeNNB94;article;2017-05-18;"RSYN: a system for automated synthesis of reliable multilevel circuits.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285745";0
journals/tvlsi/RoseZS04;article;2017-05-18;"Large-signal two-terminal device model for nanoelectronic circuit analysis.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836291";0
journals/tvlsi/ChenZA02;article;2017-05-18;"Probability-based approach to rectilinear Steiner tree problems.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808463";0
journals/tvlsi/WuTMH11;article;2017-05-18;"Built-In Functional Tests for Silicon Validation and System Integration of Telecom SoC Designs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2036629";0
journals/tvlsi/SharifkhaniRJS11;article;2017-05-18;"A Compact Hybrid Current/Voltage Sense Amplifier With Offset Cancellation for High-Speed SRAMs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2039949";0
journals/tvlsi/Joshi15;article;2017-05-18;"Period Jitter of Frequency-Locked Loops.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2338892";0
journals/tvlsi/Pomeranz13;article;2017-05-18;"Built-In Generation of Functional Broadside Tests Using a Fixed Hardware Structure.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2179682";0
journals/tvlsi/Hiasat05;article;2017-05-18;"VLSI implementation of new arithmetic residue to binary decoders.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840400";0
journals/tvlsi/KianpourS16;article;2017-05-18;"A Novel Quantum-Dot Cellular Automata X-bit × 32-bit SRAM.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2418278";0
journals/tvlsi/WadaIKNSMN09;article;2017-05-18;"A VLIW Vector Media Coprocessor With Cascaded SIMD ALUs.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003006";0
journals/tvlsi/ZhuD96;article;2017-05-18;"Planar clock routing for high performance chip and package co-design.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502193";0
journals/tvlsi/PaulinPLBLBLLBGN06;article;2017-05-18;"Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878259";0
journals/tvlsi/GitermanTMABF16;article;2017-06-09;"Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2394459";0
journals/tvlsi/SjalanderL09;article;2017-05-18;"Multiplication Acceleration Through Twin Precision.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002107";0
journals/tvlsi/LiuMZNLY15;article;2017-06-14;"Power-Adaptive Computing System Design for Solar-Energy-Powered Embedded Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2342213";0
journals/tvlsi/LinZJ15;article;2017-06-14;"FDR 2.0: A Low-Power Dynamically Reconfigurable Architecture and Its FinFET Implementation.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2360067";0
journals/tvlsi/TalpesM05;article;2017-06-09;"Execution cache-based microarchitecture for power-efficient superscalar processors.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840406";0
journals/tvlsi/ZhangCL12;article;2017-05-18;"Low-Complexity Reliability-Based Message-Passing Decoder Architectures for Non-Binary LDPC Codes.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2164951";0
journals/tvlsi/ZhengCL12;article;2017-06-14;"A Fast-Response Pseudo-PWM Buck Converter With PLL-Based Hysteresis Control.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2156437";0
journals/tvlsi/ZhangYL08;article;2017-05-18;"A Current-Recycling Technique for Shadow-Match-Line Sensing in Content-Addressable Memories.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000247";0
journals/tvlsi/CuiZH17;article;2017-07-26;"A Variation-Aware Adaptive Fuzzy Control System for Thermal Management of Microprocessors.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2596338";0
journals/tvlsi/DingM03;article;2017-05-18;"Simultaneous switching noise analysis using application specific device modeling.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817548";0
journals/tvlsi/WuL15;article;2017-05-18;"High-Throughput Trellis Processor for Multistandard FEC Decoding.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2382108";0
journals/tvlsi/JokarAS16;article;2017-05-18;"Sequoia: A High-Endurance NVM-Based Cache Architecture.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2420954";0
journals/tvlsi/MuleGGM02;article;2017-05-18;"Electrical and optical clock distribution networks for gigascale microprocessors.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801604";0
journals/tvlsi/Tahoori06;article;2017-05-18;"Application-Dependent Testing of FPGAs.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884053";0
journals/tvlsi/ShenZCH10;article;2017-05-18;"ECP- and CMP-Aware Detailed Routing Algorithm for DFM.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008020";0
journals/tvlsi/Ismail03;article;2017-05-18;"Improved model-order reduction by using spacial information in moments.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817138";0
journals/tvlsi/BernardinisRSTB99;article;2017-06-14;"An efficient VLSI architecture for real-time additive synthesis of musical signals.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748205";0
journals/tvlsi/ValluriJH06;article;2017-05-18;"Hybrid-Scheduling for Reduced Energy Consumption in High-Performance Processors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884055";0
journals/tvlsi/WangC08;article;2017-05-18;"Test Data Compression Using Selective Encoding of Scan Slices.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000674";0
journals/tvlsi/LeeC96;article;2017-05-18;"Self-timed divider based on RSD number system.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502202";0
journals/tvlsi/GraciaDAKY12;article;2017-06-14;"LP-NUCA: Networks-in-Cache for High-Performance Low-Power Embedded Processors.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2158249";0
journals/tvlsi/LinC11;article;2017-05-18;"Efficient Pattern Matching Algorithm for Memory Architecture.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2028346";0
journals/tvlsi/SparmannR96;article;2017-05-18;"On the effectiveness of residue code checking for parallel two's complement multipliers.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502194";0
journals/tvlsi/GeQW12;article;2017-05-18;"A Multi-Agent Framework for Thermal Aware Task Migration in Many-Core Systems.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2162348";0
journals/tvlsi/NikdastXDWWWWYY15;article;2017-06-14;"Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2370892";0
journals/tvlsi/RosenfeldF07;article;2017-05-18;"Design Methodology for Global Resonant H-Tree Clock Distribution Networks.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893576";0
journals/tvlsi/GrassoMPST09;article;2017-06-14;"Analysis and Implementation of a Minimum-Supply Body-Biased CMOS Differential Amplifier Cell.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003482";0
journals/tvlsi/AhmedLW11;article;2017-05-18;"Performance and Cost Tradeoffs in Metal-Programmable Structured ASICs (MPSAs).";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2076841";0
journals/tvlsi/NaminWA17;article;2017-07-26;"Low-Power Design for a Digit-Serial Polynomial Basis Finite Field Multiplier Using Factoring Technique.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2585980";0
journals/tvlsi/DehbaouiLOTRM12;article;2017-05-18;"Enhancing Electromagnetic Analysis Using Magnitude Squared Incoherence.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2104984";0
journals/tvlsi/SharmaJ93;article;2017-05-18;"Estimating architectural resources and performance for high-level synthesis applications.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238417";0
journals/tvlsi/Xiu15;article;2017-05-18;"Direct Period Synthesis for Achieving Sub-PPM Frequency Resolution Through Time Average Frequency: The Principle, The Experimental Demonstration, and Its Application in Digital Communication.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2334591";0
journals/tvlsi/ZhangWBLXF07;article;2017-05-18;"Voltage-Mode Driver Preemphasis Technique For On-Chip Global Buses.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893588";0
journals/tvlsi/MohammedMD11;article;2017-05-18;"A Parameterized Programmable MIMO Decoding Architecture With a Scalable Instruction Set and Compiler.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2049592";0
journals/tvlsi/AntolaAB93;article;2017-05-18;"Modular design methodologies for image processing architectures.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250187";0
journals/tvlsi/NunezJ03;article;2017-05-18;"Gbit/s lossless data compression hardware.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812288";0
journals/tvlsi/BanerjeeHNKSPBPTZAU04;article;2006-05-17;"Overview of a compiler for synthesizing MATLAB programs onto FPGAs.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/TessierJ02;article;2017-05-18;"Incremental compilation for parallel logic verification systems.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801614";0
journals/tvlsi/KaoCHW14;article;2017-05-18;"20-Gb/s CMOS EA/MZ Modulator Driver With Intrinsic Parasitic Feedback Network.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2251685";0
journals/tvlsi/PandaVSRR17;article;2017-10-04;"Energy-Efficient Object Detection Using Semantic Decomposition.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2707077";0
journals/tvlsi/LiCN13;article;2017-05-18;"Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2212732";0
journals/tvlsi/VaccaGZ13;article;2017-06-09;"Nanomagnetic Logic Microprocessor: Hierarchical Power Model.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211903";0
journals/tvlsi/MidhunJK14;article;2017-05-18;"High-Speed Dynamic Asynchronous Pipeline: Self-Precharging Style.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2282834";0
journals/tvlsi/BorrioneDP00;article;2017-05-18;"A compositional model for the functional verification of high-level synthesis results.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894157";0
journals/tvlsi/AbbaspourPAK06;article;2017-05-18;"Fast Interconnect and Gate Timing Analysis for Performance Optimization.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887834";0
journals/tvlsi/RosenfeldF11a;article;2017-05-18;"Linear and Switch-Mode Conversion in 3-D Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2070849";0
journals/tvlsi/NeyGPVB09;article;2017-05-18;"Analysis of Resistive-Open Defects in SRAM Sense Amplifiers.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005194";0
journals/tvlsi/MoreiraMC14;article;2017-06-14;"Beware the Dynamic C-Element.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2276538";0
journals/tvlsi/SrinivasanGV01;article;2017-05-18;"Fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-FPGA architectures.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920829";0
journals/tvlsi/SarangiB15;article;2017-07-27;"Efficient Hardware Implementation of Encoder and Decoder for Golay Code.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2346712";0
journals/tvlsi/PudiS15;article;2017-05-18;"A Bit-Serial Pipelined Architecture for High-Performance DHT Computation in Quantum-Dot Cellular Automata.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2363519";0
journals/tvlsi/CoskunRWG08;article;2017-05-18;"Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000726";0
journals/tvlsi/YangJC17;article;2017-07-26;"Self-Repairing Digital System Based on State Attractor Convergence Inspired by the Recovery Process of a Living Cell.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2593482";0
journals/tvlsi/NaminMA17;article;2017-09-21;"Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2646479";0
journals/tvlsi/ShenESM12;article;2017-06-09;"A Best-First Soft/Hard Decision Tree Searching MIMO Decoder for a 4 × 4 64-QAM System.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2159821";0
journals/tvlsi/WangXYWWDWML16;article;2017-06-09;"Improve Chip Pin Performance Using Optical Interconnects.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2445825";0
journals/tvlsi/UkhovEP15;article;2017-05-18;"Temperature-Centric Reliability Analysis and Optimization of Electronic Systems Under Process Variation.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2371249";0
journals/tvlsi/BaiSBSFI16;article;2017-06-09;"Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2455874";0
journals/tvlsi/RyanT96;article;2017-05-18;"FX: a fast approximate fault simulator for the switch-level using VHDL.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.532034";0
journals/tvlsi/ZhengWB15;article;2017-05-18;"SACCI: Scan-Based Characterization Through Clock Phase Sweep for Counterfeit Chip Detection.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2326556";0
journals/tvlsi/BsoulWTL16;article;2017-05-18;"An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2393914";0
journals/tvlsi/BoseAA98;article;2017-05-18;"A rated-clock test method for path delay faults.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678897";0
journals/tvlsi/ShiLB11;article;2017-05-18;"A Novel Asynchronous Pixel for an Energy Harvesting CMOS Image Sensor.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2028570";0
journals/tvlsi/MistryMAFBM14;article;2017-09-16;"Active Mode Subclock Power Gating.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280886";0
journals/tvlsi/WangXYDWWWLM16;article;2017-05-18;"A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2511065";0
journals/tvlsi/DobkinMKG10;article;2017-05-18;"Asynchronous Current Mode Serial Communication.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020859";0
journals/tvlsi/HadjiyiannisD03;article;2017-05-18;"Techniques for accurate performance evaluation in architecture exploration.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812290";0
journals/tvlsi/VikramV06;article;2017-05-18;"Mapping Data-Parallel Tasks Onto Partially Reconfigurable Hybrid Processor Architectures.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884052";0
journals/tvlsi/HamiltonO00;article;2017-05-18;"On-line test for fault-secure fault identification.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863626";1
journals/tvlsi/SinghN07b;article;2017-05-18;"The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902206";0
journals/tvlsi/KimMY14;article;2017-05-18;"Flexible-Assignment Calibration Technique for Mismatch-Constrained Digital-to-Analog Converters.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2279133";0
journals/tvlsi/VaratkarS08;article;2017-05-18;"Error-Resilient Motion Estimation Architecture.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000675";0
journals/tvlsi/HuangX02;article;2017-05-18;"Application of instruction analysis/scheduling techniques to resource allocation of superscalar processors.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.988729";0
journals/tvlsi/Katti94;article;2017-05-18;"A modified Booth algorithm for high radix fixed-point multiplication.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335021";0
journals/tvlsi/MehtaA12;article;2017-05-18;"Dynamic Supply and Threshold Voltage Scaling for CMOS Digital Circuits Using In-Situ Power Monitor.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2132765";0
journals/tvlsi/DaiLL12;article;2017-05-18;"NCTU-GR: Efficient Simulated Evolution-Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2102780";0
journals/tvlsi/IyerM02;article;2017-06-09;"Microarchitecture-level power management.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043326";0
journals/tvlsi/KimST01;article;2017-05-18;"A reconfigurable multifunction computing cache architecture.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.931228";0
journals/tvlsi/BiswasMPMAKJO17;article;2017-09-21;"Low-Complexity Framework for Movement Classification Using Body-Worn Sensors.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2641046";0
journals/tvlsi/VermaK16;article;2017-06-09;"Low-Power High-Density STT MRAMs on a 3-D Vertical Silicon Nanowire Platform.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2454859";0
journals/tvlsi/WangL16;article;2017-05-18;"Code Compression for Embedded Systems Using Separated Dictionaries.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2394364";0
journals/tvlsi/KaoMSP12;article;2017-05-18;"Energy-Efficient Low-Latency 600 MHz FIR With High-Overdrive Charge-Recovery Logic.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2140346";0
journals/tvlsi/AlizadehS16;article;2017-06-09;"Temperature-Dependent Comparison Between Delay of CNT and Copper Interconnects.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2414094";0
journals/tvlsi/LeungTC01;article;2017-06-14;"Reducing power consumption of turbo-code decoder using adaptive iteration with variable supply voltage.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920817";0
journals/tvlsi/TsangW94;article;2017-05-18;"A VLSI architecture for a real-time code book generator and encoder of a vector quantizer.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311645";0
journals/tvlsi/HabibiT06;article;2017-05-18;"Design and verification of SystemC transaction-level models.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863187";0
journals/tvlsi/Pomeranz15b;article;2017-05-18;"Modeling a Set of Functional Test Sequences as a Single Sequence for Test Compaction.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2370751";0
journals/tvlsi/HuangB97;article;2017-05-18;"Design considerations for high-frequency crystal oscillators digitally trimmable to sub-ppm accuracy.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645067";0
journals/tvlsi/FengLC16;article;2017-05-18;"Design of a CMOS System-on-Chip for Passive, Near-Field Ultrasonic Energy Harvesting and Back-Telemetry.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2401037";0
journals/tvlsi/JinLS02;article;2017-05-18;"A practical approach to model long MIS interconnects in VLSI circuits.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800520";0
journals/tvlsi/TehranipoorNC05;article;2017-05-18;"Nine-coded compression technique for testing embedded cores in SoCs.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844311";0
journals/tvlsi/ShinPLPK14;article;2017-05-18;"Interleaving Test Algorithm for Subthreshold Leakage-Current Defects in DRAM Considering the Equal Bit Line Stress.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2255628";0
journals/tvlsi/ShinEES04;article;2005-02-08;"Analytical models and algorithms for the efficient signal integrity verification of inductance-effect-prominent multicoupled VLSI circuit interconnects.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/NakamuraCSF07;article;2017-05-18;"Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899235";0
journals/tvlsi/HuWZ09;article;2017-06-09;"On the Exploitation of Narrow-Width Values for Improving Register File Reliability.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017441";0
journals/tvlsi/OuP08;article;2017-05-18;"A Cooperative Management Scheme for Power Efficient Implementations of Real-Time Operating Systems on Soft Processors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912111";0
journals/tvlsi/SunJK15;article;2017-06-14;"A Novel Robust and Low-Leakage SRAM Cell With Nine Carbon Nanotube Transistors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2350674";0
journals/tvlsi/ZjajoG09;article;2017-05-18;"Analog Automatic Test Pattern Generation for Quasi-Static Structural Test.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003517";0
journals/tvlsi/SoelemanRP01;article;2017-05-18;"Robust subthreshold logic for ultra-low power operation.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920822";0
journals/tvlsi/SeitanidisPCND15;article;2017-09-16;"ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on Chip.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2383442";0
journals/tvlsi/BhanjaR03;article;2017-05-18;"Switching activity estimation of VLSI circuits using Bayesian networks.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816144";0
journals/tvlsi/HerbertM09;article;2017-06-09;"Mitigating the Impact of Variability on Chip-Multiprocessor Power and Performance.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020394";0
journals/tvlsi/HeWL10;article;2017-05-18;"An Efficient 4-D 8PSK TCM Decoder Architecture.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2015325";0
journals/tvlsi/ScrofanoZP08;article;2017-05-18;"Area-Efficient Arithmetic Expression Evaluation Using Deeply Pipelined Floating-Point Cores.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912038";0
journals/tvlsi/StevensGR03;article;2017-05-18;"Relative timing [asynchronous design].";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801606";0
journals/tvlsi/TarawnehYM14;article;2017-06-14;"Eliminating Synchronization Latency Using Sequenced Latching.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2243177";0
journals/tvlsi/IizukaIA07;article;2017-05-18;"Timing-Aware Cell Layout De-Compaction for Yield Optimization by Critical Area Minimization.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898754";0
journals/tvlsi/CorbettaMNSSS09;article;2017-06-09;"Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005670";0
journals/tvlsi/ChenTH13a;article;2017-05-18;"Fast Transient Low-Dropout Voltage Regulator With Hybrid Dynamic Biasing Technique for SoC Application.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2217766";0
journals/tvlsi/WuSWHC05;article;2017-05-18;"VLSI architectural design tradeoffs for sliding-window log-MAP decoders.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842917";0
journals/tvlsi/YinLPLW16;article;2017-05-18;"Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2400219";0
journals/tvlsi/KimH01;article;2017-05-18;"Delay fault testing of IP-based designs via symbolic path modeling.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953500";0
journals/tvlsi/BrugueraL01;article;2017-05-18;"Multilevel reverse most-significant carry computation.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974909";0
journals/tvlsi/MalikHMSG15;article;2017-05-18;"Revisiting Central Limit Theorem: Accurate Gaussian Random Number Generation in VLSI.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2322573";0
journals/tvlsi/BrownBLAPBGSGFCMSLM98;article;2017-05-18;"Overview of complementary GaAs technology for high-speed VLSI circuits.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661245";0
journals/tvlsi/KumarA10;article;2017-05-18;"FPGA Design for Timing Yield Under Process Variations.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011555";0
journals/tvlsi/BishnoiOT17;article;2017-09-21;"Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2630315";0
journals/tvlsi/AhmedR04;article;2005-02-08;"The effect of LUT and cluster size on deep-submicron FPGA performance and density.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/ZhangB11;article;2017-05-18;"Quadrant-Based Online Spatial and Temporal Compressive Acquisition for CMOS Image Sensor.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2053055";0
journals/tvlsi/IranliLP06;article;2017-05-18;"HVS-Aware Dynamic Backlight Scaling in TFT-LCDs.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884151";0
journals/tvlsi/Li10;article;2017-05-18;"Testing Comparison and Delay Faults of TCAMs With Asymmetric Cells.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017903";0
journals/tvlsi/WangL17;article;2017-09-21;"A Spatial and Temporal Locality-Aware Adaptive Cache Design With Network Optimization for Tiled Many-Core Architectures.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2712366";0
journals/tvlsi/GuerraPR98;article;2017-05-18;"Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661258";0
journals/tvlsi/FeketeVAGMT08;article;2017-05-18;"Offline and Online Aspects of Defragmenting the Module Layout of a Partially Reconfigurable Device.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000677";0
journals/tvlsi/ApostolakisPGP07;article;2017-05-18;"Functional Processor-Based Testing of Communication Peripherals in Systems-on-Chip.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900750";0
journals/tvlsi/HongW03;article;2017-05-18;"Cellular-array modular multiplier for fast RSA public-key cryptosystem based on modified Booth's algorithm.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812308";0
journals/tvlsi/AubertinLS12;article;2017-05-18;"Real-Time Computation of Local Neighborhood Functions in Application-Specific Instruction-Set Processors.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2170204";0
journals/tvlsi/MaheshwariB07;article;2017-05-18;"Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.904109";0
journals/tvlsi/QuintonGW08;article;2017-05-18;"Practical Asynchronous Interconnect Network Design.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917545";0
journals/tvlsi/Bayat-SarmadiH07;article;2017-05-18;"On Concurrent Detection of Errors in Polynomial Basis Multiplication.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893659";0
journals/tvlsi/PeiraviA13;article;2017-09-16;"Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2202408";0
journals/tvlsi/YinOCLW16;article;2017-05-18;"A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2462752";0
journals/tvlsi/WongCW11;article;2017-05-18;"Low Power Chien Search for BCH Decoder Using RT-Level Power Management.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2033698";0
journals/tvlsi/KinnimentDHRY07;article;2017-06-14;"Measuring Deep Metastability and Its Effect on Synchronizer Performance.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902207";0
journals/tvlsi/PopIEP09;article;2017-05-18;"Design Optimization of Time- and Cost-Constrained Fault-Tolerant Embedded Systems With Checkpointing and Replication.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003166";0
journals/tvlsi/KejariwalGNDG06;article;2017-05-18;"Energy efficient watermarking on mobile devices using proxy-based partitioning.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878218";0
journals/tvlsi/YangS03;article;2017-05-18;"Introduction to generalized symbolic trajectory evaluation.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812320";0
journals/tvlsi/MorgenshteinMG04;article;2017-05-18;"Asynchronous gate-diffusion-input (GDI) circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.831474";0
journals/tvlsi/LeeJ14;article;2017-05-18;"FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for FinFET-Based Caches and On-Chip Networks.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2260569";0
journals/tvlsi/DeHon04;article;2017-05-18;"Unifying mesh- and tree-based programmable interconnect.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.834237";0
journals/tvlsi/SunRRJ06;article;2017-05-18;"A Scalable Synthesis Methodology for Application-Specific Processors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886410";0
journals/tvlsi/KimSH17;article;2017-09-21;"Calibration of Floating-Gate SoC FPAA System.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2710020";0
journals/tvlsi/BeniniMMPQ98;article;2017-05-18;"Power optimization of core-based systems by address bus encoding.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736127";0
journals/tvlsi/FavalliM99;article;2017-06-09;"Bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784100";0
journals/tvlsi/ChowSRCPR99a;article;2017-05-18;"The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784093";0
journals/tvlsi/AroraRRSJC07;article;2017-05-18;"Exploring Software Partitions for Fast Security Processing on a Multiprocessor Mobile SoC.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898740";0
journals/tvlsi/Winzker98;article;2017-05-18;"Low-power arithmetic for the processing of video signals.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711320";0
journals/tvlsi/SeoKP03;article;2017-05-18;"Memory allocation and mapping in high-level synthesis - an integrated approach.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817116";0
journals/tvlsi/WeiSCJ12;article;2017-06-14;"Sub µW Noise Reduction for CIC Hearing Aids.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2125805";0
journals/tvlsi/LinCL03;article;2017-06-09;"Corner sequence - a P-admissible floorplan representation with a worst case linear-time packing scheme.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816137";0
journals/tvlsi/KarlBSM08;article;2017-05-18;"Multi-Mechanism Reliability Modeling and Management in Dynamic Systems.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915477";0
journals/tvlsi/HongTW00;article;2017-05-18;"Hierarchical system test by an IEEE 1149.5 MTM-bus slave-module interface core.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894154";0
journals/tvlsi/KozhayaN01;article;2017-05-18;"Power estimation for large sequential circuits.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924063";0
journals/tvlsi/Pomeranz12c;article;2017-05-18;"Non-Uniform Coverage by n -Detection Test Sets.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2168432";0
journals/tvlsi/YoshikawaHEIAY08;article;2017-05-18;"An Over-1-Gb/s Transceiver Core for Integration Into Large System-on-Chips for Consumer Electronics.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000870";0
journals/tvlsi/EsmaeiliAC12;article;2017-05-18;"Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2158613";0
journals/tvlsi/SeokHBS12;article;2017-05-18;"Sleep Mode Analysis and Optimization With Minimal-Sized Power Gating Switch for Ultra-Low ${V}_{\rm dd}$ Operation.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2109069";0
journals/tvlsi/YuanQ06;article;2017-05-18;"A combined gate replacement and input vector control approach for leakage current reduction.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863747";1
journals/tvlsi/MoengXMJ16;article;2017-05-18;"ContextPreRF: Enhancing the Performance and Energy of GPUs With Nonuniform Register Access.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2397876";0
journals/tvlsi/KangLS94;article;2017-05-18;"Fuzzy logic approach to VLSI placement.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335016";0
journals/tvlsi/CaiZ13;article;2017-05-18;"Relaxed Min-Max Decoder Architectures for Nonbinary Low-Density Parity-Check Codes.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2226920";0
journals/tvlsi/AgrawalS08;article;2017-05-18;"Ternary CAM Power and Delay Model: Extensions and Uses.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917538";0
journals/tvlsi/FrustaciCPC06;article;2017-06-09;"Techniques for Leakage Energy Reduction in Deep Submicrometer Cache Memories.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886397";0
journals/tvlsi/LeeCAC17;article;2017-09-06;"Excavating the Hidden Parallelism Inside DRAM Architectures With Buffered Compares.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2655722";0
journals/tvlsi/NieuwoudtKM10;article;2017-05-18;"Crosstalk-Induced Delay, Noise, and Interconnect Planarization Implications of Fill Metal in Nanoscale Process Technology.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2010830";0
journals/tvlsi/TianZSLLXLC13;article;2017-06-09;"Task Allocation on Nonvolatile-Memory-Based Hybrid Main Memory.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2208129";0
journals/tvlsi/LiMAH13;article;2017-09-16;"A Low-Complexity Turbo Decoder Architecture for Energy-Efficient Wireless Sensor Networks.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2177104";0
journals/tvlsi/MatsuiAST17;article;2017-09-28;"Write Order-Based Garbage Collection Scheme for an LBA Scrambler Integrated SSD.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2594200";0
journals/tvlsi/AtghiaeeMZM14;article;2017-05-18;"Predictive Application of PIDF and PPC for Interconnects' Crosstalk, TSV, and LER Issues in UDSM ICs and Nano-Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2243849";0
journals/tvlsi/ChouKBCJPW16;article;2017-05-18;"A New Binary-Halved Clustering Method and ERT Processor for ASSR System.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2479259";0
journals/tvlsi/MaitiS14;article;2017-05-18;"The Impact of Aging on a Physical Unclonable Function.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2279875";0
journals/tvlsi/JakushokasF10;article;2017-05-18;"Resource Based Optimization for Simultaneous Shield and Repeater Insertion.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2015950";0
journals/tvlsi/Kinniment96;article;2017-05-18;"An evaluation of asynchronous addition.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486088";0
journals/tvlsi/VuleticPI06;article;2017-05-18;"Virtual memory window for application-specific reconfigurable coprocessors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878481";0
journals/tvlsi/LinLL93;article;2017-05-18;"On the optimal reconfiguration of multipipeline arrays in the presence of faulty processing and switching elements.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.219910";0
journals/tvlsi/YunD99;article;2017-05-18;"Pausible clocking-based heterogeneous systems.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805755";0
journals/tvlsi/KhalidPC17;article;2017-07-26;"RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2606554";0
journals/tvlsi/AtakA13;article;2017-05-18;"BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2207748";0
journals/tvlsi/LinSCL06;article;2017-05-18;"A low power turbo/Viterbi decoder for 3GPP2 applications.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874375";0
journals/tvlsi/WangLW16;article;2017-05-18;"Fully Integrated 10-GHz Active Circulator and Quasi-Circulator Using Bridged-T Networks in Standard CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2535377";0
journals/tvlsi/ZhangLL13;article;2017-05-18;"Automatic Test Program Generation Using Executing-Trace-Based Constraint Extraction for Embedded Processors.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2208130";0
journals/tvlsi/BakerP05;article;2017-05-18;"A computationally efficient engine for flexible intrusion detection.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859472";0
journals/tvlsi/MakC12;article;2017-05-18;"Rethinking the Wirelength Benefit of 3-D Integration.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2176353";0
journals/tvlsi/AmiraC07;article;2017-05-18;"Power Modeling and Efficient FPGA Implementation of FHT for Signal Processing.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893606";0
journals/tvlsi/ChenSS01;article;2017-05-18;"On gate level power optimization using dual-supply voltages.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953496";0
journals/tvlsi/BanerjeeBD09;article;2017-05-18;"Exploiting Application Data-Parallelism on Dynamically Reconfigurable Architectures: Placement and Architectural Considerations.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003490";0
journals/tvlsi/JiangW07;article;2017-05-18;"Temporal Partitioning Data Flow Graphs for Dynamically Reconfigurable Computing.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.909806";0
journals/tvlsi/Hong07;article;2017-05-18;"A Design-for-Digital-Testability Circuit Structure for Sigma-Delta Modulators.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.909799";0
journals/tvlsi/KuangKCNGN08;article;2017-05-18;"Circuit Techniques Utilizing Independent Gate Control in Double-Gate Technologies.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001564";0
journals/tvlsi/AhmedPB17;article;2017-10-18;"Resource-Efficient SRAM-Based Ternary Content Addressable Memory.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2636294";0
journals/tvlsi/LoCH16;article;2017-07-27;"Architecture of Ring-Based Redundant TSV for Clustered Faults.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2558514";0
journals/tvlsi/KangKJYJ15;article;2017-05-18;"Architecture-Aware Analytical Yield Model for Read Access in Static Random Access Memory.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2321897";0
journals/tvlsi/LacruzGDV15;article;2017-06-09;"Simplified Trellis Min-Max Decoder Architecture for Nonbinary Low-Density Parity-Check Codes.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2344113";0
journals/tvlsi/NevesTR17;article;2017-09-16;"Adaptive In-Cache Streaming for Efficient Data Management.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2671405";0
journals/tvlsi/LehtonenWLPA10;article;2017-09-16;"Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013711";0
journals/tvlsi/SakaiYMY03;article;2017-05-18;"Reduction of coupling effects by optimizing the 3-D configuration of the routing grid.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817126";0
journals/tvlsi/ChavesKSV08;article;2017-06-09;"Cost-Efficient SHA Hardware Accelerators.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000450";0
journals/tvlsi/AudetSA94;article;2017-05-18;"Pipelining communications in large VLSI/ULSI systems.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273144";0
journals/tvlsi/SwahnH08;article;2017-05-18;"Electro-Thermal Analysis of Multi-Fin Devices.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000455";0
journals/tvlsi/ZiegenbeinRETT02;article;2017-05-18;"SPI - a system model for heterogeneously specified embedded systems.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.807767";0
journals/tvlsi/Zhang07;article;2017-05-18;"Further Exploring the Strength of Prediction in the Factorization of Soft-Decision Reed-Solomon Decoding.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899238";0
journals/tvlsi/WeberPT01;article;2017-05-18;"Co-RAM: combinational logic synthesis applied to software partitions for mapping to a novel memory device.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974894";0
journals/tvlsi/BrownellKWB11;article;2017-05-18;"Automating Design of Voltage Interpolation to Address Process Variations.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2034457";0
journals/tvlsi/JolondzWG14;article;2017-05-18;"L1-L2 Interconnect Design Methodology and Arbitration in 3-D IC Multicore Compute Clusters.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2284259";0
journals/tvlsi/GeorgeKSHCAWNR16;article;2017-05-18;"A Programmable and Configurable Mixed-Mode FPAA SoC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2504119";0
journals/tvlsi/WuNZLCLL17;article;2017-09-21;"A 0.9-5.8-GHz Software-Defined Receiver RF Front-End With Transformer-Based Current-Gain Boosting and Harmonic Rejection Calibration.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2695719";0
journals/tvlsi/XieHM13;article;2017-05-18;"Low Latency Systolic Montgomery Multiplier for Finite Field $GF(2^{m})$ Based on Pentanomials.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2185257";0
journals/tvlsi/GadientT93;article;2017-05-18;"A dynamic approach to controlling high-level synthesis CAD tools.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238446";1
journals/tvlsi/ChenC10;article;2017-06-09;"Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017543";0
journals/tvlsi/ThonnartBVV09;article;2017-05-18;"Power Reduction of Asynchronous Logic Circuits Using Activity Detection.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011912";0
journals/tvlsi/LinY15;article;2017-05-18;"Multimode Radix-4 SISO Kernel Design for Turbo/LDPC Decoding.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2363777";0
journals/tvlsi/Dang08;article;2017-05-18;"High Performance Architecture of an Application Specific Processor for the H.264 Deblocking Filter.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002683";0
journals/tvlsi/GaillardonTKM15;article;2017-06-14;"A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2359385";0
journals/tvlsi/CrupiAFMKGMWH12;article;2017-06-09;"Buried Silicon-Germanium pMOSFETs: Experimental Analysis in VLSI Logic Circuits Under Aggressive Voltage Scaling.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2159870";0
journals/tvlsi/AlamehN17;article;2017-09-21;"A 0.13-µm CMOS Dynamically Reconfigurable Charge Pump for Electrostatic MEMS Actuation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2629439";0
journals/tvlsi/ZangenehJ16;article;2017-05-18;"Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2421881";0
journals/tvlsi/HazraGDP13;article;2017-05-18;"Formal Verification of Architectural Power Intent.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2180548";0
journals/tvlsi/LinT02;article;2017-05-18;"Theoretical analysis of bus-invert coding.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808456";0
journals/tvlsi/KasapR14;article;2017-05-18;"Novel Field-Programmable Gate Array Architecture for Computing the Eigenvalue Decomposition of Para-Hermitian Polynomial Matrices.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2248069";0
journals/tvlsi/HalaasSNSSB04;article;2017-06-09;"A recursive MISD architecture for pattern matching.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.830918";0
journals/tvlsi/Piestrak96;article;2017-05-18;"Design of minimal-level PLA self-testing checkers for m-out-of-n codes.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502198";0
journals/tvlsi/ChandrakasanS98;article;2017-05-18;"Special Section on Low-Power Electronics and Design.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.1998.736122";0
journals/tvlsi/MeyerK07;article;2017-05-18;"Sharing of SRAM Tables Among NPN-Equivalent LUTs in SRAM-Based FPGAs.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893581";0
journals/tvlsi/FahmyM13;article;2017-06-09;"Architecture for Real-Time Nonparametric Probability Density Function Estimation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2201187";0
journals/tvlsi/WuM14;article;2017-06-09;"Power-Planning-Aware Soft Error Hardening via Selective Voltage Assignment.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2236658";0
journals/tvlsi/GajskiNRVF96;article;2017-05-18;"System design methodologies: aiming at the 100 h design cycle.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486082";0
journals/tvlsi/MostafaAE13;article;2017-06-09;"Statistical SRAM Read Access Yield Improvement Using Negative Capacitance Circuits.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2178046";0
journals/tvlsi/LuYLDB10;article;2017-06-09;"Design of a CMOS Broadband Transimpedance Amplifier With Active Feedback.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2012262";0
journals/tvlsi/AgarwalaB95;article;2017-05-18;"An architecture for a DSP field-programmable gate array.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365460";0
journals/tvlsi/KhajehEK11;article;2017-06-09;"Embedded Memories Fault-Tolerant Pre- and Post-Silicon Optimization.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2056397";0
journals/tvlsi/CongX14;article;2017-05-18;"FPGA-RPI: A Novel FPGA Architecture With RRAM-Based Programmable Interconnects.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2259512";0
journals/tvlsi/BlantonH00;article;2017-05-18;"On the design of fast, easily testable ALU's.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831442";0
journals/tvlsi/ZendeganiKBAP17;article;2017-07-26;"RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2587696";0
journals/tvlsi/AthikulwongseEL14;article;2017-05-18;"Exploiting Die-to-Die Thermal Coupling in 3-D IC Placement.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2285593";0
journals/tvlsi/MeriboutM04;article;2017-05-18;"Efficient metrics and high-level synthesis for dynamically reconfigurable logic.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827564";0
journals/tvlsi/MuCCW16;article;2017-05-18;"Statistical Framework and Built-In Self-Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2478921";0
journals/tvlsi/HeDJBP12;article;2017-05-18;"UNISM: Unified Scheduling and Mapping for General Networks on Chip.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2159280";0
journals/tvlsi/MaestreKFHBS01a;article;2017-06-14;"A framework for reconfigurable computing: task scheduling and context management.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974899";0
journals/tvlsi/Markandeya016;article;2017-05-18;"Low-Power System for Detection of Symptomatic Patterns in Audio Biological Signals.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2521869";0
journals/tvlsi/MensinkSKTN07;article;2017-06-09;"Optimal Positions of Twists in Global On-Chip Differential Interconnects.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893661";0
journals/tvlsi/KanduriHRLJTD17;article;2017-10-11;"Accuracy-Aware Power Management for Many-Core Systems Running Error-Resilient Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2694388";0
journals/tvlsi/JhangH16;article;2017-07-27;"A High-SNR Projection-Based Atom Selection OMP Processor for Compressive Sensing.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2554401";0
journals/tvlsi/ChenLWH13;article;2017-05-18;"Sub-1-V Fast-Response Hysteresis-Controlled CMOS Buck Converter Using Adaptive Ramp Techniques.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2218263";0
journals/tvlsi/TranB14;article;2017-05-18;"Achieving High-Performance On-Chip Networks With Shared-Buffer Routers.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2268548";0
journals/tvlsi/YinXLLW16;article;2017-05-18;"CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2507597";0
journals/tvlsi/SzymanskiWG05;article;2017-05-18;"Power complexity of multiplexer-based optoelectronic crossbar switches.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844285";0
journals/tvlsi/PaulinoFC17;article;2017-06-14;"Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2573640";0
journals/tvlsi/ChenRK05;article;2017-05-18;"Current demand balancing: a technique for minimization of current surge in high performance clock-gated microprocessors.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840404";0
journals/tvlsi/ShenH14;article;2017-05-18;"Reasoning and Learning-Based Dynamic Codec Reconfiguration for Varying Processing Requirements in Network-on-Chip.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278334";0
journals/tvlsi/YangVTV06;article;2017-05-18;"Extraction error modeling and automated model debugging in high-performance custom designs.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878346";0
journals/tvlsi/HalawaniMHAS16;article;2017-06-14;"Modeling and Optimization of Memristor and STT-RAM-Based Memory for Low-Power Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2440392";0
journals/tvlsi/GarridoAQG16;article;2017-06-14;"Multiplierless Unity-Gain SDF FFTs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2542583";0
journals/tvlsi/WangGS98;article;2017-05-18;"Time multiplexed color image processing based on a CNN with cell-state outputs.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678895";0
journals/tvlsi/YuB09;article;2017-05-18;"High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001947";0
journals/tvlsi/KimKLK11;article;2017-05-18;"10-bit 100-MS/s Pipelined ADC Using Input-Swapped Opamp Sharing and Self-Calibrated V/I Converter.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2050915";0
journals/tvlsi/OnizawaHG10;article;2017-05-18;"Design of High-Throughput Fully Parallel LDPC Decoders Based on Wire Partitioning.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011360";0
journals/tvlsi/XueDYWYY12;article;2017-05-18;"A Framework for Layout-Dependent STI Stress Analysis and Stress-Aware Circuit Optimization.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2102374";0
journals/tvlsi/KulkarniYSV16;article;2017-05-18;"Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2527783";0
journals/tvlsi/ZhangT15;article;2017-05-18;"Noise Modeling and Analysis of SAR ADCs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2379613";0
journals/tvlsi/JevticLBBAAN15;article;2017-06-14;"Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2316919";0
journals/tvlsi/XuWBH16;article;2017-06-09;"5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2558105";0
journals/tvlsi/UmemotoNIYOTTTMMY14;article;2017-05-18;"28 nm 50% Power-Reducing Contacted Mask Read Only Memory Macro With 0.72-ns Read Access Time Using 2T Pair Bitcell and Dynamic Column Source Bias Control Technique.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2246201";0
journals/tvlsi/DeB03;article;2017-05-18;"Guest editorial.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.818875";0
journals/tvlsi/PlosHFSC13;article;2017-05-18;"Security-Enabled Near-Field Communication Tag With Flexible Architecture Supporting Asymmetric Cryptography.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227849";0
journals/tvlsi/LiJL17;article;2017-10-17;"An Adaptive PAM-4 Analog Equalizer With Boosting-State Detection in the Time Domain.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2720750";0
journals/tvlsi/LinCJ14;article;2017-05-18;"FTQLS: Fault-Tolerant Quantum Logic Synthesis.";"";"2014";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/LahiriRL06;article;2017-05-18;"The LOTTERYBUS on-chip communication architecture.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878210";0
journals/tvlsi/KimSCK09;article;2017-05-18;"A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004591";0
journals/tvlsi/WuSH10;article;2017-06-14;"Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009057";0
journals/tvlsi/LiuLACC14;article;2017-05-18;"Fast Thermal Aware Placement With Accurate Thermal Analysis Based on Green Function.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2268582";0
journals/tvlsi/CorsonelloPC00;article;2017-06-09;"Area-time-power tradeoff in cellular arrays VLSI implementations.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894167";0
journals/tvlsi/VermeulenCNVM03;article;2017-05-18;"Power-efficient flexible processor architecture for embedded applications.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810779";0
journals/tvlsi/ClarkMB04;article;2017-05-18;"Reverse-body bias and supply collapse for low effective standby power.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.832930";1
journals/tvlsi/BaekCS17;article;2017-09-21;"Compressed On-Chip Framebuffer Cache for Low-Power Display Systems.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2636849";0
journals/tvlsi/KvatinskySWFKW14;article;2017-05-18;"Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2282132";0
journals/tvlsi/WangC11;article;2017-05-18;"Minimum Supply Voltage and Yield Estimation for Large SRAMs Under Parametric Variations.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2071890";0
journals/tvlsi/JunH94;article;2017-05-18;"Design of a pipelined datapath synthesis system for digital signal processing.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311638";0
journals/tvlsi/YouHLTKCW13;article;2017-05-18;"In-Situ Method for TSV Delay Testing and Characterization Using Input Sensitivity Analysis.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2187543";0
journals/tvlsi/EbrahimiRAP11;article;2017-05-18;"Statistical Design Optimization of FinFET SRAM Using Back-Gate Voltage.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2059054";0
journals/tvlsi/JuanCLC10;article;2017-05-18;"An Efficient Wake-Up Strategy Considering Spurious Glitches Phenomenon for Power Gating Designs.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2010324";0
journals/tvlsi/WangZHCYZ16;article;2017-09-16;"Leakage-Power-Aware Scheduling With Dual-Threshold Voltage Design.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2535221";0
journals/tvlsi/TomasiVBDR12;article;2017-06-14;"Real-Time Architecture for a Robust Multi-Scale Stereo Engine on FPGA.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2172007";0
journals/tvlsi/HanCK15;article;2017-05-18;"Majority-Based Test Access Mechanism for Parallel Testing of Multiple Identical Cores.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2341674";0
journals/tvlsi/MeherP13;article;2017-05-18;"CORDIC Designs for Fixed Angle of Rotation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2187080";0
journals/tvlsi/ShojaeiDB13;article;2017-05-18;"Collaborative Multiobjective Global Routing.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2205717";0
journals/tvlsi/HwangL13;article;2017-05-18;"Block-Circulant RS-LDPC Code: Code Construction and Efficient Decoder Design.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2210452";0
journals/tvlsi/GizopoulosAK07;article;2017-05-18;"Guest Editorial: Special Section on "Autonomous Silicon Validation and Testing of Microprocessors and Microprocessor-Based Systems".";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.896903";0
journals/tvlsi/KeshavarziRHD03;article;2017-05-18;"Multiple-parameter CMOS IC testing with increased sensitivity for I";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812298";0
journals/tvlsi/MengSA08;article;2017-05-18;"Layout of Decoupling Capacitors in IP Blocks for 90-nm CMOS.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001240";0
journals/tvlsi/KarakonstantisBR10;article;2017-05-18;"Process-Variation Resilient and Voltage-Scalable DCT Architecture for Robust Low-Power Computing.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025279";0
journals/tvlsi/ChattopadhyayZ12;article;2017-05-18;"Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2104982";0
journals/tvlsi/LinCL13;article;2017-05-18;"Improved High Code-Rate Soft BCH Decoder Architectures With One Extra Error Compensation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227847";0
journals/tvlsi/LinZJ14;article;2017-05-18;"A Fine-Grain Dynamically Reconfigurable Architecture Aimed at Reducing the FPGA-ASIC Gaps.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2294694";0
journals/tvlsi/LeeYYP14;article;2017-05-18;"High-Throughput and Low-Complexity BCH Decoding Architecture for Solid-State Drives.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2264687";0
journals/tvlsi/KwonBCK17;article;2017-09-30;"A Fast and Reliable Cross-Point Three-State/Cell ReRAM.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2645384";0
journals/tvlsi/WangM12;article;2017-05-18;"System-Wide Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Multitasking Systems.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2116814";0
journals/tvlsi/AhnYC16;article;2017-06-09;"Low-Power Hybrid Memory Cubes With Link Power Management and Two-Level Prefetching.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2420315";0
journals/tvlsi/KhodabandehlooMA12;article;2017-05-18;"Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2109404";0
journals/tvlsi/FornaciariGSS98;article;2017-05-18;"Power estimation of embedded systems: a hardware/software codesign approach.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678887";0
journals/tvlsi/MarellaS15;article;2017-05-18;"A Holistic Analysis of Circuit Performance Variations in 3-D ICs With Thermal and TSV-Induced Stress Considerations.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2335154";0
journals/tvlsi/ChungYW16;article;2017-05-18;"A 24- μW 12-bit 1-MS/s SAR ADC With Two-Step Decision DAC Switching in 110-nm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2547958";0
journals/tvlsi/KimRKJ12;article;2017-05-18;"A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM).";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2088143";0
journals/tvlsi/McLaughlinMN09;article;2017-05-18;"Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017909";0
journals/tvlsi/YamamotoD07;article;2017-05-18;"Decreased Effectiveness of On-Chip Decoupling Capacitance in High-Frequency Operation.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898670";0
journals/tvlsi/MerkelK14;article;2017-05-18;"Temperature Sensing RRAM Architecture for 3-D ICs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2256378";0
journals/tvlsi/BhattacharyyaS12;article;2017-06-09;"Temperature Characteristics and Analysis of Monolithic Microwave CMOS Distributed Oscillators With ${G}_{m}$-Varied Gain Cells and Folded Coplanar Interconnects.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2148130";0
journals/tvlsi/JarollahiGOG15;article;2017-05-18;"Algorithm and Architecture for a Low-Power Content-Addressable Memory Based on Sparse Clustered Networks.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2316733";0
journals/tvlsi/ChaturvediAA13;article;2017-05-18;"An 8-to-1 bit 1-MS/s SAR ADC With VGA and Integrated Data Compression for Neural Recording.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2238957";0
journals/tvlsi/LandmanR95;article;2017-05-18;"Architectural power analysis: The dual bit type method.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386219";0
journals/tvlsi/HwangKPJ10;article;2017-05-18;"Implementation of a Self-Motivated Arbitration Scheme for the Multilayer AHB Busmatrix.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2015665";0
journals/tvlsi/ZhuoWCACS15;article;2017-05-18;"Silicon-Validated Power Delivery Modeling and Analysis on a 32-nm DDR I/O Interface.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2355230";0
journals/tvlsi/Parhi13;article;2017-05-18;"Comments on "Low-energy CSMT carry generators and binary adders".";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190771";0
journals/tvlsi/PomeranzR10;article;2017-05-18;"Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2010216";0
journals/tvlsi/WeiLSDZGY16;article;2017-05-18;"HAVA: Heterogeneous Multicore ASIP for Multichannel Low-Bit-Rate Vocoder Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2509459";0
journals/tvlsi/XiaoB14;article;2017-05-18;"Processor Tile Shapes and Interconnect Topologies for Dense On-Chip Networks.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265937";0
journals/tvlsi/LachMP98;article;2017-05-18;"Low overhead fault-tolerant FPGA systems.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678870";0
journals/tvlsi/SunGDLCG09;article;2017-05-18;"Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005312";0
journals/tvlsi/HymanRBV13;article;2017-05-18;"A Clock Control Strategy for Peak Power and RMS Current Reduction Using Path Clustering.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2186989";0
journals/tvlsi/SaraswatAN07;article;2017-05-18;"Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891085";0
journals/tvlsi/Konstantinidou93;article;2017-05-18;"The selective extra stage butterfly.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238419";0
journals/tvlsi/PengL05a;article;2017-05-18;"On exploring inter-iteration parallelism within rate-balanced multirate multidimensional DSP algorithms.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840401";0
journals/tvlsi/MinCCKS06;article;2017-05-18;"Leakage-suppressed clock-gating circuit with Zigzag Super Cut-off CMOS (ZSCCMOS) for leakage-dominant sub-70-nm and sub-1-V-V/sub DD/ LSIs.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874378";0
journals/tvlsi/KhouriJ02;article;2017-05-18;"Leakage power analysis and reduction during behavioral synthesis.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808436";0
journals/tvlsi/LaiH08;article;2017-05-18;"Elixir: High-Throughput Cost-Effective Dual-Field Processors and the Design Framework for Elliptic Curve Cryptography.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001239";0
journals/tvlsi/BorrielloEHB95;article;2017-05-18;"The Triptych FPGA architecture.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.475968";0
journals/tvlsi/GeddadaPJSKG15;article;2017-05-18;"Design Techniques to Improve Blocker Tolerance of Continuous-Time ΔΣ ADCs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2303815";0
journals/tvlsi/YehLLH15;article;2017-05-18;"Cost-Efficient Frequency-Domain MIMO-OFDM Modem With an SIMD ALU-Based Architecture.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2377780";0
journals/tvlsi/TessierSRGB05;article;2017-05-18;"A reconfigurable, power-efficient adaptive Viterbi decoder.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842930";0
journals/tvlsi/RehmanS17;article;2017-09-21;"A Temperature Estimation Method Using the Ratio of Emitter-to-Base Voltages.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2681941";0
journals/tvlsi/ZhangS07;article;2017-05-18;"Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898641";0
journals/tvlsi/KuoSLLC14;article;2017-06-14;"Testing of TSV-Induced Small Delay Faults for 3-D Integrated Circuits.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2250320";0
journals/tvlsi/CampbellGGSCEPMKM98;article;2017-05-18;"A very wide bandwidth digital VCO using quadrature frequency multiplication and division implemented in AlGaAs/GaAs HBT's.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661246";0
journals/tvlsi/ChenWC11;article;2017-05-18;"A 0.64 mm ";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2069575";0
journals/tvlsi/ChandaJDS15;article;2017-05-18;"Implementation of Subthreshold Adiabatic Logic for Ultralow-Power Application.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2385817";0
journals/tvlsi/ZamanlooyM14;article;2017-05-18;"Efficient VLSI Implementation of Neural Networks With Hyperbolic Tangent Activation Function.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2232321";0
journals/tvlsi/KibarME98;article;2017-05-18;"High-speed CMOS switch designs for free-space optoelectronic MIN's.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711309";0
journals/tvlsi/LuCK07;article;2017-05-18;"SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891091";0
journals/tvlsi/VenkatesanDBM01;article;2017-05-18;"Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI).";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974903";0
journals/tvlsi/KawamotoSN14;article;2017-05-18;"1.9-ps Jitter, 10.0-dBm-EMI Reduction Spread-Spectrum Clock Generator With Autocalibration VCO Technique for Serial-ATA Application.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2257901";0
journals/tvlsi/TohidianMS17;article;2017-06-14;"A Fully Integrated Discrete-Time Superheterodyne Receiver.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2598857";0
journals/tvlsi/SamantaHL10;article;2017-05-18;"Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019088";0
journals/tvlsi/NgWSM16;article;2017-05-18;"Defragmentation for Efficient Runtime Resource Management in NoC-Based Many-Core Systems.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2548564";0
journals/tvlsi/GuanM16;article;2017-05-18;"Incorporating Process Variations Into SRAM Electromigration Reliability Assessment Using Atomic Flux Divergence.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2501900";0
journals/tvlsi/KeungMT07;article;2017-05-18;"A Novel Charge Recycling Design Scheme Based on Adiabatic Charge Pump.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899220";0
journals/tvlsi/SmithCC08;article;2017-05-18;"Integrated Floorplanning, Module-Selection, and Architecture Generationfor Reconfigurable Devices.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000259";0
journals/tvlsi/XiongH05;article;2017-05-18;"Extended global routing with RLC crosstalk constraints.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842896";0
journals/tvlsi/WangP08;article;2017-05-18;"Improving Error Tolerance for Multithreaded Register Files.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000521";0
journals/tvlsi/ParkC11;article;2017-05-18;"Fast Bit-Parallel Shifted Polynomial Basis Multiplier Using Weakly Dual Basis Over GF(2";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2075946";0
journals/tvlsi/AllredRC14;article;2017-05-18;"Dark Silicon Aware Multicore Systems: Employing Design Automation With Architectural Insight.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265338";0
journals/tvlsi/SolomonMROA03;article;2017-05-18;"Micro-operation cache: a power aware frontend for variable instruction length ISA.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.814327";0
journals/tvlsi/BaskayaRLA06;article;2017-05-18;"Placement for large-scale floating-gate field-programable analog arrays.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878477";0
journals/tvlsi/El-MoursyF05;article;2017-05-18;"Shielding effect of on-chip interconnect inductance.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842315";0
journals/tvlsi/Olivieri02;article;2017-06-09;"Theoretical system-level limits of power dissipation reduction under a performance constraint in VLSI microprocessor design.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801549";0
journals/tvlsi/LoWCHWWW07;article;2017-05-18;"STEAC: A Platform for Automatic SOC Test Integration.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893662";0
journals/tvlsi/WangTC16;article;2017-05-18;"A Performance-Aware MOSFET Threshold Voltage Measurement Circuit in a 65-nm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2465841";0
journals/tvlsi/HuangLT07;article;2017-05-18;"ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903940";0
journals/tvlsi/Mohammad15;article;2017-06-09;"Embedded Memory Interface Logic and Interconnect Testing.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2354381";0
journals/tvlsi/ZhaoKA15;article;2017-05-18;"Online Fault Tolerance Technique for TSV-Based 3-D-IC.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2343156";0
journals/tvlsi/JohnJ98;article;2017-05-18;"A dynamically reconfigurable interconnect for array processors.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661257";0
journals/tvlsi/HsiehH11;article;2017-05-18;"Adaptive Power Control Technique on Power-Gated Circuitries.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2048587";0
journals/tvlsi/ChungSH15;article;2017-06-14;"A Low-Cost Low-Power All-Digital Spread-Spectrum Clock Generator.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2318753";0
journals/tvlsi/ConsoliPRA14;article;2017-05-18;"Novel Class of Energy-Efficient Very High-Speed Conditional Push-Pull Pulsed Latches.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2276100";0
journals/tvlsi/AncajasBCR15;article;2017-05-18;"Wearout Resilience in NoCs Through an Aging Aware Adaptive Routing Algorithm.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2305335";0
journals/tvlsi/NazarSC15;article;2017-06-09;"Fine-Grained Fast Field-Programmable Gate Array Scrubbing.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2330742";0
journals/tvlsi/WuCCF03;article;2017-05-18;"Further improve circuit partitioning using GBAW logic perturbation techniques.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812369";0
journals/tvlsi/ChungSL15;article;2017-06-09;"A Wide-Range Low-Cost All-Digital Duty-Cycle Corrector.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2370631";0
journals/tvlsi/NarayananSZT13;article;2017-09-16;"Statistical Run-Time Verification of Analog Circuits in Presence of Noise and Process Variation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2219083";0
journals/tvlsi/RoyCD08;article;2017-05-18;"Satisfiability Models for Maximum Transition Power.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000322";0
journals/tvlsi/QiuYSS10;article;2017-09-16;"Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2010941";0
journals/tvlsi/KinsmanN10;article;2017-05-18;"Time-Multiplexed Compressed Test of SOC Designs.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2021602";0
journals/tvlsi/DuttaW99;article;2017-05-18;"A circuit-driven design methodology for video signal-processing datapath elements.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766750";0
journals/tvlsi/CrottiRAGG15;article;2017-06-14;"A 2-GHz Bandwidth, Integrated Transimpedance Amplifier for Single-Photon Timing Applications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2382551";0
journals/tvlsi/ChoiLS10;article;2017-05-18;"VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2015666";0
journals/tvlsi/ChunKIK06;article;2017-05-18;"MICRO: a new hybrid test data compression/decompression scheme.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878227";0
journals/tvlsi/AdevaF16;article;2017-05-18;"Efficient Architecture for Soft-Input Soft-Output Sphere Detection With Perfect Node Enumeration.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2526904";0
journals/tvlsi/GoelKB06;article;2017-05-18;"Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887807";0
journals/tvlsi/WangHLL11;article;2017-05-18;"A Wide Voltage Range Digital I/O Design Using Novel Floating N-Well Circuit.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2049668";0
journals/tvlsi/DongP014;article;2017-05-18;"Using Lifetime-Aware Progressive Programming to Improve SLC NAND Flash Memory Write Endurance.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2267753";0
journals/tvlsi/GrunHDN03;article;2017-05-18;"RTGEN-an algorithm for automatic generation of reservation tables from architectural descriptions.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.813011";0
journals/tvlsi/MorgenshteinFGK10a;article;2017-05-18;"Corrections to "Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect" [May 10 689-696].";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2052421";0
journals/tvlsi/WangTJJK15;article;2017-05-18;"The Dependence of BTI and HCI-Induced Frequency Degradation on Interconnect Length and Its Circuit Level Implications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2307589";0
journals/tvlsi/ShoaibJV13;article;2017-05-18;"Algorithm-Driven Architectural Design Space Exploration of Domain-Specific Medical-Sensor Processors.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2220161";0
journals/tvlsi/PaulMB14;article;2017-05-18;"A Variation-Aware Preferential Design Approach for Memory-Based Reconfigurable Computing.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2295538";0
journals/tvlsi/OhM96;article;2017-05-18;"Efficient logic-level timing analysis using constraint-guided critical path search.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.532035";0
journals/tvlsi/JiangC12;article;2017-05-18;"ECOS: Stable Matching Based Metal-Only ECO Synthesis.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2104377";0
journals/tvlsi/ChaturvediH05;article;2017-05-18;"An efficient merging scheme for prescribed skew clock routing.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848821";0
journals/tvlsi/BhojwaniM08;article;2017-05-18;"Robust Concurrent Online Testing of Network-on-Chip-Based SoCs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000732";0
journals/tvlsi/BakshiG99;article;2017-05-18;"Partitioning and pipelining for performance-constrained hardware/software systems.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805749";0
journals/tvlsi/ZhaoZD08;article;2017-05-18;"Intelligent Robustness Insertion for Optimal Transient Error Tolerance Improvement in VLSI Circuits.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000256";0
journals/tvlsi/SrivastavaB95;article;2017-05-18;"System level hardware module generation.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365451";0
journals/tvlsi/IenneP08;article;2017-05-18;"Guest Editorial Special Section on Application Specific Processors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005245";0
journals/tvlsi/AmaruMM12;article;2017-06-09;"High Speed Architectures for Finding the First two Maximum/Minimum Values.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2174166";0
journals/tvlsi/BeerG15a;article;2017-05-18;"A Model for Supply Voltage and Temperature Variation Effects on Synchronizer Performance.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2365255";0
journals/tvlsi/PopovichFSK08;article;2017-05-18;"On-Chip Power Distribution Grids With Multiple Supply Voltages for High-Performance Integrated Circuits.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000515";0
journals/tvlsi/SomasekharV93;article;2017-05-18;"A 230-MHz half-bit level pipelined multiplier using true single-phase clocking.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250188";0
journals/tvlsi/JasPT04;article;2017-05-18;"Test data compression technique for embedded cores using virtual scan chains.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.830911";0
journals/tvlsi/YuL07;article;2017-05-18;"Low-Power Rotary Clock Array Design.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887804";0
journals/tvlsi/GrudnitskyBH17;article;2017-07-26;"Efficient Partial Online Synthesis of Special Instructions for Reconfigurable Processors.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2585603";0
journals/tvlsi/WangTSLH04;article;2017-05-18;"A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.833664";0
journals/tvlsi/OuyangYLW15;article;2017-05-18;"Energy Management on Battery-Powered Coarse-Grained Reconfigurable Platforms.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2378289";0
journals/tvlsi/MassoudMKBMW02;article;2017-05-18;"Managing on-chip inductive effects.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.807763";0
journals/tvlsi/MilterK03;article;2017-05-18;"Crosstalk noise reduction in synthesized digital logic circuits.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817551";0
journals/tvlsi/RabahAMAM15;article;2017-06-09;"FPGA Implementation of Orthogonal Matching Pursuit for Compressive Sensing Reconstruction.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2358716";0
journals/tvlsi/WangYTCMSY15;article;2017-09-25;"HS3-DPG: Hierarchical Simulation for 3-D P/G Network.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2358582";0
journals/tvlsi/WangLLCL16;article;2017-09-18;"Effective Radii of On-Chip Decoupling Capacitors Under Noise Constraint.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2559585";0
journals/tvlsi/CaoHCLNXSH02;article;2017-05-18;"Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808426";0
journals/tvlsi/PomeranzR08;article;2017-05-18;"Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.909796";0
journals/tvlsi/RajannaA16;article;2017-05-18;"A Variation-Tolerant Replica-Based Reference-Generation Technique for Single-Ended Sensing in Wide Voltage-Range SRAMs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2469596";0
journals/tvlsi/LinCH14;article;2017-05-18;"Novel Circuit-Level Model for Gate Oxide Short and its Testing Method in SRAMs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2268984";0
journals/tvlsi/JamesKA15;article;2017-06-09;"Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2371857";0
journals/tvlsi/ImR02;article;2017-05-18;"O";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043325";0
journals/tvlsi/AhnC14;article;2017-05-18;"LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265278";0
journals/tvlsi/LiLL13;article;2017-06-14;"Sub-mW $LC$ Dual-Input Injection-Locked Oscillator for Autonomous WBSNs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2189029";0
journals/tvlsi/TuunaZIT08;article;2017-05-18;"Modeling of On-Chip Bus Switching Current and Its Impact on Noise in Power Supply Grid.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000258";0
journals/tvlsi/BeauchampHUH08;article;2017-05-18;"Architectural Modifications to Enhance the Floating-Point Performance of FPGAs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912041";0
journals/tvlsi/XiaoWGIKXW16;article;2017-05-18;"Efficient Synchronization for Distributed Embedded Multiprocessors.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2408345";0
journals/tvlsi/CarloGPRT15;article;2017-07-27;"SA-FEMIP: A Self-Adaptive Features Extractor and Matcher IP-Core Based on Partially Reconfigurable FPGAs for Space Applications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2357181";0
journals/tvlsi/ChengHHJ12;article;2017-05-18;"An All-Digital Clock Synchronization Buffer With One Cycle Dynamic Synchronizing.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2166092";0
journals/tvlsi/ChongP11;article;2017-05-18;"Configurable Multimode Embedded Floating-Point Units for FPGAs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2072996";0
journals/tvlsi/HsiaoC06;article;2017-05-18;"Wake-Up Logic Optimizations Through Selective Match and Wakeup Range Limitation.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884150";0
journals/tvlsi/LiFA07;article;2017-05-18;"Characterizing Multistage Nonlinear Drivers and Variability for Accurate Timing and Noise Analysis.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.904100";0
journals/tvlsi/StrolloNC00;article;2017-06-09;"Analysis of power dissipation in double edge-triggered flip-flops.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894168";0
journals/tvlsi/KongJJHCKP14;article;2017-05-18;"Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2276076";0
journals/tvlsi/HazariN11;article;2017-05-18;"On the Use of Simple Electrical Circuit Techniques for Performance Modeling and Optimization in VLSI Systems.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2060502";0
journals/tvlsi/AlmukhaizimSLM09;article;2017-05-18;"Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014381";0
journals/tvlsi/GalliT04;article;2005-02-08;"A design methodology for networks of online modules and its application to the Levinson-Durbin algorithm.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/WangTLH04;article;2017-05-18;"A 4-kB 500-MHz 4-T CMOS SRAM using low-V";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.833669";0
journals/tvlsi/FarkhaniTPMM17;article;2017-07-26;"STT-RAM Energy Reduction Using Self-Referenced Differential Write Termination Technique.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2588585";0
journals/tvlsi/ChoiSC94;article;2017-05-18;"A Gaussian synapse circuit for analog VLSI neural networks.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273156";0
journals/tvlsi/ChenYGWS12;article;2017-05-18;"Rank Metric Decoder Architectures for Random Linear Network Coding With Error Control.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2096239";0
journals/tvlsi/DegnanMH16;article;2017-06-14;"Assessing Trends in Performance per Watt for Signal Processing Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2392942";0
journals/tvlsi/NikdastXDWWWW15;article;2017-05-18;"Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2300534";0
journals/tvlsi/KilGK08;article;2017-05-18;"A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915455";0
journals/tvlsi/HwangKK13;article;2017-05-18;"Timing Yield Slack for Timing Yield-Constrained Optimization and Its Application to Statistical Leakage Minimization.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2220792";0
journals/tvlsi/ShaerLA00;article;2017-05-18;"Partitioning algorithm to enhance pseudoexhaustive testing of digital VLSI circuits.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902271";0
journals/tvlsi/HeZFCZG14;article;2017-05-18;"High-Performance H.264/AVC Intra-Prediction Architecture for Ultra High Definition Video Applications.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2235090";0
journals/tvlsi/ShinHKC07;article;2017-05-18;"Supply Switching With Ground Collapse: Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899228";0
journals/tvlsi/CoumeriT00;article;2017-05-18;"Memory modeling for system synthesis.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845898";0
journals/tvlsi/TangJ16;article;2017-05-18;"GenFin: Genetic Algorithm-Based Multiobjective Statistical Logic Circuit Optimization Using Incremental Statistical Analysis.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2442260";0
journals/tvlsi/HanW14;article;2017-05-18;"Characterization of the Proximity Effect From Tungsten TSVs on 130-nm CMOS Devices in 3-D ICs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2279639";0
journals/tvlsi/LiBC07;article;2017-05-18;"A System Level Energy Model and Energy-Quality Evaluation for Integrated Transceiver Front-Ends.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891095";0
journals/tvlsi/LeeA16;article;2017-07-27;"Frequency-Boost Jitter Reduction for Voltage-Controlled Ring Oscillators.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2541718";0
journals/tvlsi/ZhaoEA13;article;2017-05-18;"High-Efficiency Customized Coarse-Grained Dynamically Reconfigurable Architecture for JPEG2000.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2230034";0
journals/tvlsi/MaslovDM05;article;2017-05-18;"Synthesis of Fredkin-Toffoli reversible networks.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844284";0
journals/tvlsi/SehgalIC04;article;2017-05-18;"SOC test planning using virtual test access architectures.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.834228";0
journals/tvlsi/LinO94;article;2017-05-18;"A fault-tolerant permutation network modulo arithmetic processor.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311640";0
journals/tvlsi/Khomenko09;article;2017-05-18;"Efficient Automatic Resolution of Encoding Conflicts Using STG Unfoldings.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2012156";0
journals/tvlsi/ShihCCH15;article;2017-05-18;"An Ultralow Power Multirate FSK Demodulator With Digital-Assisted Calibrated Delay-Line Based Phase Shifter for High-Speed Biomedical Zero-IF Receivers.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2297834";0
journals/tvlsi/AungLYK16;article;2017-05-18;"2.31-Gb/s/ch Area-Efficient Crosstalk Canceled Hybrid Capacitive Coupling Interconnect for 3-D Integration.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2516520";0
journals/tvlsi/ChabiniW04;article;2017-05-18;"Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827569";0
journals/tvlsi/ManzakC03;article;2017-05-18;"Variable voltage task scheduling algorithms for minimizing energy/power.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810801";0
journals/tvlsi/YangLCL15;article;2017-05-18;"An MPCN-Based BCH Codec Architecture With Arbitrary Error Correcting Capability.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2338309";0
journals/tvlsi/BurlesonKNRSWW99;article;2017-05-18;"The spring scheduling coprocessor: a scheduling accelerator.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748199";0
journals/tvlsi/BonziniP08;article;2017-05-18;"Recurrence-Aware Instruction Set Selection for Extensible Embedded Processors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001863";0
journals/tvlsi/MuDCLPZW14;article;2017-06-04;"Orchestrating Cache Management and Memory Scheduling for GPGPU Applications.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278025";0
journals/tvlsi/YuY15;article;2017-05-18;"Area-Efficient 128- to 2048/1536-Point Pipeline FFT Processor for LTE and Mobile WiMAX Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2350017";0
journals/tvlsi/ParkOGKS15;article;2017-05-18;"Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma-Delta Modulators.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2353058";0
journals/tvlsi/PathakHS17;article;2017-09-21;"Smart Grid on Chip: Work Load-Balanced On-Chip Power Delivery.";"";"2017";"IEEE Trans. VLSI Syst.";None;0
journals/tvlsi/WuuV93;article;2017-05-18;"A design of a fast and area efficient multi-input Muller C-element.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238414";0
journals/tvlsi/GoodB10;article;2017-05-18;"692-nW Advanced Encryption Standard (AES) on a 0.13-mum CMOS.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025952";0
journals/tvlsi/AhmedM12;article;2017-05-18;"Analysis and On-Chip Monitoring of Gate Oxide Breakdown in SRAM Cells.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2119500";0
journals/tvlsi/JainCPA14;article;2017-05-18;"Asymmetric Aging: Introduction and Solution for Power-Managed Mixed-Signal SoCs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2251022";0
journals/tvlsi/JungSPL17;article;2017-09-21;"Design Methodologies for Low-Power 3-D ICs With Advanced Tier Partitioning.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2670508";0
journals/tvlsi/ChinLHA16;article;2017-05-18;"Hybrid LUT/Multiplexer FPGA Logic Architectures.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2451658";0
journals/tvlsi/JiangP12;article;2017-06-09;"Scalable Packet Classification on FPGA.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2162112";0
journals/tvlsi/Dutta01;article;2017-05-18;"Architecture and design of NX-2700: a programmable single-chip HDTV all-format-decode-and-display processor.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924054";0
journals/tvlsi/OmanaMMT11;article;2017-05-18;"Low-Cost Dynamic Compensation Scheme for Local Clocks of Next Generation High Performance Microprocessors.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2085021";0
journals/tvlsi/KahngLPS12;article;2017-05-18;"ORION 2.0: A Power-Area Simulator for Interconnection Networks.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2091686";0
journals/tvlsi/MahendraMD17;article;2017-09-16;"Self-Controlled High-Performance Precharge-Free Content-Addressable Memory.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2685427";0
journals/tvlsi/TengT15;article;2017-05-18;"ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2385835";0
journals/tvlsi/XiangP15;article;2017-05-18;"Run-Time Management for Multicore Embedded Systems With Energy Harvesting.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2381658";0
journals/tvlsi/Rakhmatov08;article;2017-05-18;"Energy Budget Approximations for Battery-Powered Systems With a Fixed Schedule of Active Intervals.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000725";0
journals/tvlsi/LiMCDMSMJVSS12;article;2017-05-18;"Reliability Modeling and Management of Nanophotonic On-Chip Networks.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2089072";0
journals/tvlsi/KirovskiPG00;article;2017-05-18;"Cut-based functional debugging for programmable systems-on-chip.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820760";0
journals/tvlsi/KumarKS08;article;2017-05-18;"Body Bias Voltage Computations for Process and Temperature Compensation.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912137";0
journals/tvlsi/DumitriuK16;article;2017-05-18;"SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2417752";0
journals/tvlsi/ChenSAGNY09;article;2017-05-18;"Passivity Compensation Algorithm for Method-of-Characteristics-Based Multiconductor Transmission Line Interconnect Macromodels.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019795";0
journals/tvlsi/HuangH11;article;2017-05-18;"ADC/DAC Loopback Linearity Testing by DAC Output Offsetting and Scaling.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2063443";0
journals/tvlsi/BanerjeeC15a;article;2017-06-14;"Automatic Test Stimulus Generation for Diagnosis of RF Transceivers Using Model Parameter Estimation.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2385863";0
journals/tvlsi/SalehiSNAPF11;article;2017-09-16;"Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2057520";0
journals/tvlsi/SasakiKN09;article;2017-05-18;"Energy-Efficient Dynamic Instruction Scheduling Logic Through Instruction Grouping.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013397";0
journals/tvlsi/HungW14;article;2017-05-18;"Incremental Trace-Buffer Insertion for FPGA Debug.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2255071";0
journals/tvlsi/ShibataONS15;article;2017-05-18;"An STM-16 Frame Termination VLSI With 2.5-Gb/s/Pin Input/Output Buffers: High-Speed and Low-Power Multi-𝕍";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2333589";0
journals/tvlsi/RanM06a;article;2017-05-18;"Via-Configurable Routing Architectures and Fast Design Mappability Estimation for Regular Fabrics.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884051";0
journals/tvlsi/WangM12a;article;2017-05-18;"Applying Effective Dynamic Frequency Scaling Method in Contactless Smart Card.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2164560";0
journals/tvlsi/LiuYTZ14;article;2017-07-20;"Integrated Algorithm for 3-D IC Through-Silicon Via Assignment.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2246876";0
journals/tvlsi/JinT07;article;2017-06-14;"Low-Power Limited-Search Parallel State Viterbi Decoder Implementation Based on Scarce State Transition.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903957";0
journals/tvlsi/WangW10;article;2017-05-18;"Modeling of Distributed RLC Interconnect and Transmission Line via Closed Forms and Recursive Algorithms.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008439";0
journals/tvlsi/SuyamaYSN01;article;2017-05-18;"Solving satisfiability problems using reconfigurable computing.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920826";0
journals/tvlsi/TsaiYPLTCC17;article;2017-07-26;"Energy-Efficient TCAM Search Engine Design Using Priority-Decision in Memory Technology.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2624990";0
journals/tvlsi/XuC11;article;2017-05-18;"Fast Waveform Estimation (FWE) for Timing Analysis.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2041801";0
journals/tvlsi/HuangML14;article;2017-05-18;"Design of a Low-Voltage Low-Dropout Regulator.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265499";0
journals/tvlsi/JakushokasF13;article;2017-05-18;"Power Network Optimization Based on Link Breaking Methodology.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2201186";0
journals/tvlsi/ChandramouliS04;article;2017-05-18;"Multimode power modeling and maximum-likelihood estimation.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836319";0
journals/tvlsi/BurnsBKY11;article;2017-06-14;"Security Evaluation of Balanced 1-of- n Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2064793";0
journals/tvlsi/PhamL17;article;2017-09-21;"Two-Extra-Column Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2647985";0
journals/tvlsi/ChoLKE14;article;2017-06-09;"High Fill Factor Low-Voltage CMOS Image Sensor Based on Time-to-Threshold PWM VLSI Architecture.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2275161";0
journals/tvlsi/WiltonRV01;article;2017-05-18;"Structural analysis and generation of synthetic digital circuits with memory.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920838";0
journals/tvlsi/WangHZFLL015;article;2017-09-06;"Economizing TSV Resources in 3-D Network-on-Chip Design.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2311835";0
journals/tvlsi/ZhangB10;article;2017-05-18;"Compressive Acquisition CMOS Image Sensor: From the Algorithm to Hardware Implementation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011489";0
journals/tvlsi/ShiueLJL14;article;2017-05-18;"Design and Implementation of Power-Efficient K-Best MIMO Detector for Configurable Antennas.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2288574";0
journals/tvlsi/LiuZ16a;article;2017-05-18;"Accuracy Improvement of Energy Prediction for Solar-Energy-Powered Embedded Systems.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2497147";0
journals/tvlsi/LiuYPLW15;article;2017-05-18;"Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2371854";0
journals/tvlsi/ChenZX07;article;2017-05-18;"Relaxed K-Best MIMO Signal Detector Design and VLSI Implementation.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893621";0
journals/tvlsi/RossiCOMC09;article;2017-05-18;"Accurate Linear Model for SET Critical Charge Estimation.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020391";0
journals/tvlsi/Yoon04;article;2017-05-18;"Sequence-switch coding for low-power data transmission.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837995";0
journals/tvlsi/ManthenaDBY12;article;2017-06-09;"A Low-Power Single-Phase Clock Multiband Flexible Divider.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2100052";0
journals/tvlsi/PantDC98;article;2017-05-18;"Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736125";0
journals/tvlsi/LinB08;article;2017-05-18;"A Design-Specific and Thermally-Aware Methodology for Trading-Off Power and Performance in Leakage-Dominant CMOS Technologies.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001060";0
journals/tvlsi/SitikLTS16;article;2017-05-18;"Design Methodology for Voltage-Scaled Clock Distribution Networks.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2539926";0
journals/tvlsi/DeHonR04;article;2017-05-18;"Design of FPGA interconnect for multilevel metallization.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827562";0
journals/tvlsi/AshoueiCS10;article;2017-05-18;"Post-Manufacture Tuning for Nano-CMOS Yield Recovery Using Reconfigurable Logic.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014559";0
journals/tvlsi/HongCF14;article;2017-05-18;"14 GSps Four-Bit Noninterleaved Data Converter Pair in 90 nm CMOS With Built-In Eye Diagram Testability.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2270362";0
journals/tvlsi/LoghiAP09;article;2017-05-18;"Tag Overflow Buffering: Reducing Total Memory Energy by Reduced-Tag Matching.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016720";0
journals/tvlsi/KermaniR11;article;2017-05-18;"A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031651";0
journals/tvlsi/LeeLWEGAW17;article;2017-09-21;"A Word Line Pulse Circuit Technique for Reliable Magnetoelectric Random Access Memory.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2670502";0
journals/tvlsi/GogniatWBDBV08;article;2017-06-09;"Reconfigurable Hardware for High-Security/ High-Performance Embedded Systems: The SAFES Perspective.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912030";0
journals/tvlsi/DuarteVI02;article;2017-05-18;"A clock power model to evaluate impact of architectural and technology optimizations.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808433";0
journals/tvlsi/SarwateS01;article;2017-05-18;"High-speed architectures for Reed-Solomon decoders.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953498";0
journals/tvlsi/ChenC07;article;2017-05-18;"A Low-Power Multiplier With the Spurious Power Suppression Technique.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899242";0
journals/tvlsi/LeungWPGC16;article;2017-06-14;"An Evaluation Framework for Nanotransfer Printing-Based Feature-Level Heterogeneous Integration in VLSI Circuits.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2477282";0
journals/tvlsi/Aguado-RuizLLR14;article;2017-06-14;"Power Efficient Class AB Op-Amps With High and Symmetrical Slew Rate.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2256946";0
journals/tvlsi/YangKNKLLHLHPK00;article;2017-05-18;"MetaCore: an application-specific programmable DSP development system.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831437";0
journals/tvlsi/KaraklajicSV13;article;2017-05-18;"Hardware Designer's Guide to Fault Attacks.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2231707";0
journals/tvlsi/ChangKL02;article;2017-05-18;"Cycle-accurate energy measurement and characterization with a case study of the ARM7TDMI [microprocessors].";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994992";0
journals/tvlsi/TawfikK09;article;2017-06-14;"Low Power and High Speed Multi Threshold Voltage Interface Circuits.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006793";0
journals/tvlsi/BhaumikC10;article;2017-05-18;"New Architectural Design of CA-Based Codec.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020396";0
journals/tvlsi/AnisAE02;article;2017-05-18;"Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994977";0
journals/tvlsi/OzevO04;article;2017-05-18;"Design of concurrent test Hardware for Linear analog circuits with constrained hardware overhead.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827597";0
journals/tvlsi/TrippGH08;article;2017-06-14;"A Case Study of Hardware/Software Partitioning of Traffic Simulation on the Cray XD1.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912126";0
journals/tvlsi/BhattacharyaR11;article;2017-05-18;"Placement for Immunity of Transient Faults in Cell-Based Design of Nanometer Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2040295";0
journals/tvlsi/RossiOMP15;article;2017-05-18;"Impact of Bias Temperature Instability on Soft Error Susceptibility.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2320307";0
journals/tvlsi/SongHK16;article;2017-05-18;"A 4×5-Gb/s 1.12-µs Locking Time Reference-Less Receiver With Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2520584";0
journals/tvlsi/LoL14;article;2017-05-18;"1-V 365-µW 2.5-MHz Channel Selection Filter for 3G Wireless Receiver in 55-nm CMOS.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2260187";0
journals/tvlsi/McGregorL03;article;2017-05-18;"Architectural techniques for accelerating subword permutations with repetitions.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812318";0
journals/tvlsi/DingHT13;article;2017-05-18;"Cell-Based Process Resilient Multiphase Clock Generation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2230347";0
journals/tvlsi/SinghK03;article;2017-05-18;"Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812376";0
journals/tvlsi/BahukudumbiC09;article;2017-05-18;"Power Management Using Test-Pattern Ordering for Wafer-Level Test During Burn-In.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006679";0
journals/tvlsi/WangLHY15;article;2017-05-18;"A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2319335";0
journals/tvlsi/LeePP08;article;2017-05-18;"GOP-Level Dynamic Thermal Management in MPEG-2 Decoding.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000251";0
journals/tvlsi/DebonoMM02;article;2017-05-18;"On the design of low-voltage, low-power CMOS analog multipliers for RF applications.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994995";0
journals/tvlsi/WuLCH17;article;2017-07-26;"Digital Buck Converter With Switching Loss Reduction Scheme for Light Load Efficiency Enhancement.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2592537";0
journals/tvlsi/RamprasadSH99a;article;2017-05-18;"Information-theoretic bounds on average signal transition activity [VLSI systems].";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784097";0
journals/tvlsi/Van02;article;2017-05-18;"A new 2-D systolic digital filter architecture without global broadcast.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800531";0
journals/tvlsi/MassoudW02;article;2017-05-18;"Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043331";0
journals/tvlsi/KimSC05;article;2017-05-18;"Pipelining with common operands for power-efficient linear systems.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857146";0
journals/tvlsi/LeeHC13;article;2017-05-18;"Board- and Chip-Aware Package Wire Planning.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2212288";0
journals/tvlsi/KozumaONAKIIYMI17;article;2017-05-18;"Subthreshold Operation of CAAC-IGZO FPGA by Overdriving of Programmable Routing Switch and Programmable Power Switch.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2571744";0
journals/tvlsi/MengMYX16;article;2017-05-18;"A 57-to-64-GHz 0.094-mm";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2469158";0
journals/tvlsi/BowmanASW09;article;2017-05-18;"Impact of Die-to-Die and Within-Die Parameter Variations on the Clock Frequency and Throughput of Multi-Core Processors.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006057";0
journals/tvlsi/KoKN11;article;2017-05-18;"Design-for-Debug Architecture for Distributed Embedded Logic Analysis.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2050501";0
journals/tvlsi/HanWHYZ13;article;2017-05-18;"Parallelization of Radix-2 Montgomery Multiplication on Multicore Platform.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2228677";0
journals/tvlsi/LaiH17;article;2017-10-11;"An Efficient Hierarchical Banking Structure for Algorithmic Multiported Memory on FPGA.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2717448";0
journals/tvlsi/JungB98;article;2017-05-18;"Efficient VLSI for Lempel-Ziv compression in wireless data communication networks.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711318";0
journals/tvlsi/ChangC08;article;2017-05-18;"Design Migration From Peripheral ASIC Design to Area-I/O Flip-Chip Design by Chip I/O Planning and Legalization.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912202";0
journals/tvlsi/AL-TamimiE17;article;2017-09-21;"Preweighted Linearized VCO Analog-to-Digital Converter.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2661754";0
journals/tvlsi/ZhengZB16;article;2017-05-18;"DScanPUF: A Delay-Based Physical Unclonable Function Built Into Scan Chain.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2421933";0
journals/tvlsi/OkuharaFUA17;article;2017-09-21;"Power Optimization Methodology for Ultralow Power Microcontroller With Silicon on Thin BOX MOSFET.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2635675";1
journals/tvlsi/ShaerAL00;article;2017-05-18;"Partitioning sequential circuits for pseudoexhaustive testing.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894159";0
journals/tvlsi/ConstantinidesCL05;article;2017-05-18;"Optimum and heuristic synthesis of multiple word-length architectures.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840398";0
journals/tvlsi/WuGKSLZS16;article;2017-05-18;"Asymmetrical Dead-Time Control Driver for Buck Regulator.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2551321";0
journals/tvlsi/ChenZ08;article;2017-05-18;"Fast Estimation of Timing Yield Bounds for Process Variations.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915398";0
journals/tvlsi/HamzaogluYKZNBSD02;article;2017-05-18;"Analysis of dual-V";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994983";0
journals/tvlsi/NemethMJH11;article;2017-05-18;"Location Cache Design and Performance Analysis for Chip Multiprocessors.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2028429";0
journals/tvlsi/WangSHWH10;article;2017-05-18;"Single- and Multi-core Configurable AES Architectures for Flexible Security.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013231";0
journals/tvlsi/ToalMSY09;article;2017-05-18;"Design and Implementation of a Field Programmable CRC Circuit Architecture.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008741";0
journals/tvlsi/KumarS07;article;2017-05-18;"VLSI-Efficient Scheme and FPGA Realization for Robotic Mapping in a Dynamic Environment.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891100";0
journals/tvlsi/WangHLC08;article;2017-05-18;"A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917561";0
journals/tvlsi/DengC13a;article;2017-05-18;"A SET/MOS Hybrid Multiplier Using Frequency Synthesis.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2218264";0
journals/tvlsi/ChenBW11;article;2017-05-18;"A CMOS Image Sensor With On-Chip Image Compression Based on Predictive Boundary Adaptation and Memoryless QTD Algorithm.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2038388";0
journals/tvlsi/ChoiBA17;article;2017-10-11;"From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2720623";0
journals/tvlsi/HaoSTT13;article;2017-06-09;"Symbolic Moment Computation for Statistical Analysis of Large Interconnect Networks.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2197835";0
journals/tvlsi/PasrichaDBB06;article;2017-05-18;"FABSYN: floorplan-aware bus architecture synthesis.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.871763";0
journals/tvlsi/ChenCL11;article;2017-05-18;"High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2037968";0
journals/tvlsi/PasrichaPKD10;article;2017-05-18;"CAPPS: A Framework for Power-Performance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009304";0
journals/tvlsi/TsaiDVI04;article;2017-05-18;"Characterization and modeling of run-time techniques for leakage power reduction.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836315";0
journals/tvlsi/AcarO07;article;2017-05-18;"Go/No-Go Testing of VCO Modulation RF Transceivers Through the Delayed-RF Setup.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891082";0
journals/tvlsi/AlimohammadFCS08;article;2017-05-18;"A Compact and Accurate Gaussian Variate Generator.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917552";0
journals/tvlsi/RossiTYKA16;article;2017-05-18;"Reliable Power Gating With NBTI Aging Benefits.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2519385";0
journals/tvlsi/KimCYHJC12;article;2017-05-18;"A Hierarchical Self-Repairing Architecture for Fast Fault Recovery of Digital Systems Inspired From Paralogous Gene Regulatory Circuits.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2176544";0
journals/tvlsi/LiYWSPZ12;article;2017-05-18;"Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2154369";0
journals/tvlsi/YangT13;article;2017-05-18;"Improved Trace Buffer Observation via Selective Data Capture Using 2-D Compaction for Post-Silicon Debug.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2183399";0
journals/tvlsi/ChenSM13;article;2017-05-18;"Reconfigurable Accelerator for the Word-Matching Stage of BLASTN.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2196060";0
journals/tvlsi/AlupoaeiK04;article;2017-05-18;"Ant colony system application to macrocell overlap removal.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.832926";0
journals/tvlsi/OhlendorfMWH08;article;2017-05-18;"A Processing Path Dispatcher in Network Processor MPSoCs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002048";0
journals/tvlsi/NielsenNSB94;article;2017-05-18;"Low-power operation using self-timed circuits and adaptive scaling of the supply voltage.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335008";0
journals/tvlsi/NdaiGR10;article;2017-05-18;"A Scalable Circuit-Architecture Co-Design to Improve Memory Yield for High-Performance Processors.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2022628";0
journals/tvlsi/ThibeaultH11;article;2017-05-18;"CDelta IDDQ : Improving Current-Based Testing and Diagnosis Through Modified Test Pattern Generation.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2029113";0
journals/tvlsi/KurdahiR93;article;2017-05-18;"Evaluating layout area tradeoffs for high level applications.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.219906";0
journals/tvlsi/ChenSW02;article;2017-05-18;"A low-power adder operating on effective dynamic data ranges.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.809138";0
journals/tvlsi/OmanaRGMMRT15;article;2017-05-18;"Low-Cost On-Chip Clock Jitter Measurement Scheme.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2312431";0
journals/tvlsi/PouyanAR15;article;2017-06-09;"Adaptive Proactive Reconfiguration: A Technique for Process-Variability- and Aging-Aware SRAM Cache Design.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2355873";0
journals/tvlsi/FangCSCC94;article;2017-05-18;"VLSI systolic binary tree-searched vector quantizer for image compression.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273148";0
journals/tvlsi/WalravensD14;article;2017-05-18;"Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2238645";0
journals/tvlsi/HeCTWT17;article;2017-09-21;"Test-Point Insertion Efficiency Analysis for LBIST in High-Assurance Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2704104";0
journals/tvlsi/PanD013;article;2017-05-18;"Error Rate-Based Wear-Leveling for nand Flash Memory at Highly Scaled Technology Nodes.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2210256";0
journals/tvlsi/Hsia03;article;2017-05-18;"Parallel VLSI design for a real-time video-impulse noise-reduction processor.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816135";0
journals/tvlsi/El-MoursyF04;article;2017-05-18;"Power characteristics of inductive interconnect.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.834227";0
journals/tvlsi/JiangH01;article;2017-05-18;"Statistical skew modeling for general clock distribution networks in presence of process variations.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953503";0
journals/tvlsi/BrewerH02;article;2017-05-18;"Symbolic NFA scheduling of a RISC microprocessor.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.807349";0
journals/tvlsi/CuiCNMJ17;article;2017-09-21;"An Enhancement of Crosstalk Avoidance Code Based on Fibonacci Numeral System for Through Silicon Vias.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2651141";0
journals/tvlsi/SunLCW12;article;2017-05-18;"Voltage Driven Nondestructive Self-Reference Sensing Scheme of Spin-Transfer Torque Memory.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2166282";0
journals/tvlsi/KimAAKCPYLHYL17;article;2017-09-21;"An Inductive 2-D Position Detection IC With 99.8% Accuracy for Automotive EMR Gear Control System.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2651112";0
journals/tvlsi/ParsanAS14;article;2017-05-18;"Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2231889";0
journals/tvlsi/YangK06;article;2017-05-18;"A low-power ROM using single charge-sharing capacitor and hierarchical bit line.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874303";0
journals/tvlsi/TsaiCLB98;article;2017-06-09;"Efficient test-point selection for scan-based BIST.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736140";0
journals/tvlsi/KuI07;article;2017-05-18;"Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900749";0
journals/tvlsi/MahmoodLPM14;article;2017-05-18;"Energy/Lifetime Cooptimization by Cache Partitioning With Graceful Performance Degradation.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278549";0
journals/tvlsi/TsuiMPDDL96;article;2017-05-18;"Correction to "Power Estimation Methods for Sequential Logic Circuits" [Correspondence].";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.1996.544414";0
journals/tvlsi/HuangLLWCDN16;article;2017-05-18;"Diagnosis and Synthesis for Defective Reconfigurable Single-Electron Transistor Arrays.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2506780";0
journals/tvlsi/KimK02;article;2017-05-18;"Exploiting intellectual properties with imprecise design costs for system-on-chip synthesis.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043327";0
journals/tvlsi/ElesDPP00;article;2017-05-18;"Scheduling with bus access optimization for distributed embedded systems.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894152";0
journals/tvlsi/RudnickCBP95;article;2017-05-18;"Sequential circuit testability enhancement using a nonscan approach.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386233";0
journals/tvlsi/ChangLY04;article;2017-06-09;"Zero-aware asymmetric SRAM cell for reducing cache power in writing zero.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.831471";0
journals/tvlsi/MaestreKFHBS01;article;2017-06-14;"A formal approach to context scheduling for multicontext reconfigurable architectures.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920831";0
journals/tvlsi/BaK17;article;2017-09-21;"Design of Temperature-Aware Low-Voltage 8T SRAM in SOI Technology for High-Temperature Operation (25 %C-300 %C).";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2686600";0
journals/tvlsi/KobayashiHK09;article;2017-05-18;"Optimal Periodic Memory Allocation for Image Processing With Multiple Windows.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004547";0
journals/tvlsi/WangZLZJG14;article;2017-05-18;"Low-Cost Low-Power ASIC Solution for Both DAB+ and DAB Audio Decoding.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2253812";0
journals/tvlsi/RoyD11;article;2017-05-18;"Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2032288";0
journals/tvlsi/PossaniCRRMR16;article;2017-05-18;"Graph-Based Transistor Network Generation Method for Supergate Design.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2410764";0
journals/tvlsi/BloughKO99;article;2017-05-18;"High-level synthesis of recoverable VLSI microarchitectures.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805747";0
journals/tvlsi/DongYFFBS17;article;2017-07-26;"Low-Power and Compact Analog-to-Digital Converter Using Spintronic Racetrack Memory Devices.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2622224";0
journals/tvlsi/ChenLRK09;article;2017-05-18;"Gated Decap: Gate Leakage Control of On-Chip Decoupling Capacitors in Scaled Technologies.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2007843";0
journals/tvlsi/OkazakiNMFMY98;article;2017-05-18;"Sampling phase detector using a resonant tunneling high electron mobility transistor for microwave phase-locked oscillators.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661243";0
journals/tvlsi/SinhaWC02;article;2017-05-18;"Energy scalable system design.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994990";0
journals/tvlsi/XueYLHZW16;article;2017-05-18;"Low-Power Variation-Tolerant Nonvolatile Lookup Table Design.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2426876";0
journals/tvlsi/DambreVSC03;article;2017-06-14;"A comparison of various terminal-gate relationships for interconnect prediction in VLSI circuits.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808454";0
journals/tvlsi/DavoodiKS04;article;2017-05-18;"Empirical models for net-length probability distribution and applications.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.834235";0
journals/tvlsi/ZhengWZYS16;article;2017-05-18;"DFSB-Based Thermal Management Scheme for 3-D NoC-Bus Architectures.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2439698";0
journals/tvlsi/KinLMP01;article;2017-05-18;"Exploring the diversity of multimedia systems.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.929581";0
journals/tvlsi/Mei08;article;2017-05-18;"Timing Jitter and Power Spectral Density of Random Walk Noise in VCO.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000362";0
journals/tvlsi/JunH96;article;2017-05-18;"Automatic synthesis of dynamically configured pipelines supporting variable data initiation intervals.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502200";0
journals/tvlsi/DasSZIK11;article;2017-05-18;"FA-STAC: An Algorithmic Framework for Fast and Accurate Coupling Aware Static Timing Analysis.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2035323";0
journals/tvlsi/MaheshwariBT04;article;2005-02-08;"Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/VemuriK95;article;2017-05-18;"Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386221";0
journals/tvlsi/OhLY13;article;2017-05-18;"1.2-mW Online Learning Mixed-Mode Intelligent Inference Engine for Low-Power Real-Time Object Recognition Processor.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2198249";0
journals/tvlsi/ParkBKS17;article;2017-09-21;"Application of Machine Learning for Optimization of 3-D Integrated Circuits and Systems.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2656843";0
journals/tvlsi/SuCHLCL14;article;2017-05-18;"Pseudo-Ramp Current Balance (PRCB) Technique With Offset Cancellation Control (OCC) in Dual-Phase DC-DC Buck Converter.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2283606";0
journals/tvlsi/TaoF13;article;2017-05-18;"PWM Control Architecture With Constant Cycle Frequency Hopping and Phase Chopping for Spur-Free Operation in Buck Regulators.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2217515";0
journals/tvlsi/GoyalSCHC12;article;2017-05-18;"A New Self-Healing Methodology for RF Amplifier Circuits Based on Oscillation Principles.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2163953";0
journals/tvlsi/ParkP12;article;2017-05-18;"Low-Complexity Tone Reservation for PAPR Reduction in OFDM Communication Systems.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2164104";0
journals/tvlsi/BashirCMKL14;article;2017-05-18;"Backend Dielectric Reliability Full Chip Simulator.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2277856";0
journals/tvlsi/WuM13;article;2017-06-09;"A Low-Cost, Systematic Methodology for Soft Error Robustness of Logic Circuits.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2184145";0
journals/tvlsi/SongKAPK13;article;2017-05-18;"10-315-MHz Cascaded Hybrid Phase-Locked Loop for Pixel Clock Generation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227068";0
journals/tvlsi/WeyW12;article;2017-05-18;"Low-Error and Hardware-Efficient Fixed-Width Multiplier by Using the Dual-Group Minor Input Correction Vector to Lower Input Correction Vector Compensation Error.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2165228";0
journals/tvlsi/HobeikaTB15;article;2017-05-18;"Functional Constraint Extraction From Register Transfer Level for ATPG.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2309439";0
journals/tvlsi/PhamSPK13;article;2017-05-18;"Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2181545";0
journals/tvlsi/SadiT16;article;2017-05-18;"Design of a Network of Digital Sensor Macros for Extracting Power Supply Noise Profile in SoCs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2491263";0
journals/tvlsi/DevarakondSBC16;article;2017-06-14;"Digitally Assisted Built-In Tuning Using Hamming Distance Proportional Signatures in RF Circuits.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2526646";0
journals/tvlsi/HuangW94;article;2017-05-18;"Performance-driven synthesis in controller-datapath systems.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273151";1
journals/tvlsi/Sanchez-Rodriguez15;article;2017-06-09;"A 1.2-V 450-μW G";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2341929";0
journals/tvlsi/ShabanyYG13;article;2017-05-18;"High-Throughput 0.13-µm CMOS Lattice Reduction Core Supporting 880 Mb/s Detection.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2198927";0
journals/tvlsi/ChenSS12;article;2017-05-18;"Resource-Efficient FPGA Architecture and Implementation of Hough Transform.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160002";0
journals/tvlsi/ChenF06;article;2017-05-18;"Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863750";0
journals/tvlsi/Mansour09;article;2017-05-18;"A Parallel Pruned Bit-Reversal Interleaver.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008831";0
journals/tvlsi/RahmanKH15;article;2017-06-09;"Recursive Approach to the Design of a Parallel Self-Timed Adder.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2303809";0
journals/tvlsi/BarceloGBS14;article;2017-06-09;"Sensitization Input Vector Impact on Propagation Delay for Nanometer CMOS ICs: Analysis and Solutions.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2276738";0
journals/tvlsi/ChenHL15a;article;2017-05-18;"On the Restore Operation in MTJ-Based Nonvolatile SRAM Cells.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2375333";0
journals/tvlsi/KwokL08;article;2017-05-18;"Effective Uses of FPGAs for Brute-Force Attack on RC4 Ciphers.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000670";0
journals/tvlsi/AggarwalMK12;article;2017-06-14;"Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2158459";0
journals/tvlsi/LeeSIDV09;article;2017-05-18;"Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002427";0
journals/tvlsi/BhattacharyaRK09;article;2017-05-18;"A Framework for Correction of Multi-Bit Soft Errors in L2 Caches Based on Redundancy.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003236";0
journals/tvlsi/ZhouSLC11;article;2017-05-18;"Floorplanning Considering IR Drop in Multiple Supply Voltages Island Designs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2037428";0
journals/tvlsi/YangCCHL12;article;2017-05-18;"Testing Methodology of Embedded DRAMs.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2161785";0
journals/tvlsi/HeZGJ17;article;2017-10-11;"Hardware Trojan Detection Through Chip-Free Electromagnetic Side-Channel Statistical Analysis.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2727985";0
journals/tvlsi/KulkarniS04;article;2017-05-18;"High performance level conversion for dual V";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.833667";0
journals/tvlsi/SinghS0H16;article;2017-05-18;"Analysis and Mapping for Thermal and Energy Efficiency of 3-D Video Processing on 3-D Multicore Processors.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2517025";0
journals/tvlsi/RejimonLB09;article;2017-05-18;"Probabilistic Error Modeling for Nano-Domain Logic Circuits.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003167";0
journals/tvlsi/DeB93;article;2017-05-18;"PREST: a system for logic partitioning and resynthesis for testability.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250199";0
journals/tvlsi/DingHHLW16;article;2017-05-18;"Test Pattern Modification for Average IR-Drop Reduction.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2391291";0
journals/tvlsi/LinCW11;article;2017-05-18;"Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2032553";0
journals/tvlsi/JeongAMHK16;article;2017-05-18;"All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2394486";0
journals/tvlsi/XuZC10;article;2017-05-18;"Design of Spin-Torque Transfer Magnetoresistive RAM and CAM/TCAM with High Sensing and Search Speed.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2007735";0
journals/tvlsi/NikaraVTL04;article;2017-06-09;"Multiple-symbol parallel decoding for variable length codes.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.825840";0
journals/tvlsi/TaskinK04;article;2005-02-08;"Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/VerplaetseSC01;article;2017-06-09;"A stochastic model for the interconnection topology of digital circuits.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974907";0
journals/tvlsi/OzdagB06;article;2017-05-18;"An Asynchronous Low-Power High-Performance Sequential Decoder Implemented With QDI Templates.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884049";0
journals/tvlsi/ZhangS11;article;2017-05-18;"Accurate Temperature Estimation Using Noisy Thermal Sensors for Gaussian and Non-Gaussian Cases.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2051567";0
journals/tvlsi/SchlottmannH14;article;2017-05-18;"High-Level Modeling of Analog Computational Elements for Signal Processing Applications.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280718";0
journals/tvlsi/LinLCCLW07;article;2017-05-18;"A Multilayer Data Copy Test Data Compression Scheme for Reducing Shifting-in Power for Multiple Scan Design.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899232";0
journals/tvlsi/ChaoLCHT17;article;2017-07-26;"Analyses of Splittable Amplifier Technique and Cancellation of Memory Effect for Opamp Sharing.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2586184";0
journals/tvlsi/HuCJC04;article;2017-05-18;"Analog-to-digital converter based on single-electron tunneling transistors.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836313";0
journals/tvlsi/GhaiMK09;article;2017-05-18;"Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002046";0
journals/tvlsi/KimHTY00;article;2017-05-18;"A new approach to built-in self-testable datapath synthesis based on integer linear programming.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894164";0
journals/tvlsi/LiLL12;article;2017-05-18;"Ground Switching Load Modulation With Ground Isolation for Passive HF RFID Transponders.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160102";0
journals/tvlsi/GayasenVKR08;article;2017-05-18;"Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000456";0
journals/tvlsi/NoguchiN07;article;2017-05-18;"An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903921";0
journals/tvlsi/KimRL15;article;2017-05-18;"An Effective Combination of Power Scaling for H.264/AVC Compression.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2369520";0
journals/tvlsi/LeglWE98;article;2017-05-18;"Computing support-minimal subfunctions during functional decomposition.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711307";0
journals/tvlsi/RitheCGWDGBC12;article;2017-05-18;"The Effect of Random Dopant Fluctuations on Logic Timing at Low Voltage.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2124477";0
journals/tvlsi/BoemoLM98;article;2017-06-09;"Some experiments about wave pipelining on FPGA's.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678876";0
journals/tvlsi/SungH00;article;2017-05-18;"Memory efficient software synthesis with mixed coding style from dataflow graphs.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894156";0
journals/tvlsi/ChenWW13;article;2017-05-18;"Write Current Self-Configuration Scheme for MRAM Yield Improvement.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2207136";0
journals/tvlsi/JangCALK17;article;2017-07-26;"Chain-Based Approach for Fast Through-Silicon-Via Coupling Delay Estimation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2623810";0
journals/tvlsi/TsaiDHL14;article;2017-05-18;"Transient IR-Drop Analysis for At-Speed Testing Using Representative Random Walk.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280616";0
journals/tvlsi/WangPCG16;article;2017-06-14;"PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2393852";0
journals/tvlsi/SehgalOC06;article;2017-05-18;"Test infrastructure design for mixed-signal SOCs with wrapped analog cores.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.871758";0
journals/tvlsi/TodriBDGV13;article;2017-06-09;"Uncorrelated Power Supply Noise and Ground Bounce Consideration for Test Pattern Generation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2197427";0
journals/tvlsi/WuLTLSJ16;article;2017-05-18;"Golay-Correlator Window-Based Noise Cancellation Equalization Technique for 60-GHz Wireless OFDM/SC Receiver.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2544884";0
journals/tvlsi/ZeinolabedinZLK15;article;2017-05-18;"An Area- and Energy-Efficient FIFO Design Using Error-Reduced Data Compression and Near-Threshold Operation for Image/Video Applications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2369052";0
journals/tvlsi/RajaKZB17;article;2017-07-26;"A 0.1-2-GHz Quadrature Correction Loop for Digital Multiphase Clock Generation Circuits in 130-nm CMOS.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2614695";0
journals/tvlsi/TurnerW04;article;2017-06-14;"Highly efficient, limited range multipliers for LUT-based FPGA architectures.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.833399";0
journals/tvlsi/FongGKPYA13;article;2017-05-18;"Integrated Energy-Harvesting Photodiodes With Diffractive Storage Capacitance.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2189898";0
journals/tvlsi/QiuTZS16;article;2017-05-18;"A Flexible-Weighted Nonbinary Searching Technique for High-Speed SAR-ADCs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2532605";0
journals/tvlsi/Coudert97;article;2017-05-18;"Gate sizing for constrained delay/power/area optimization.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645073";0
journals/tvlsi/DuanCK09;article;2017-05-18;"Efficient On-Chip Crosstalk Avoidance CODEC Design.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005313";0
journals/tvlsi/MaroofK17;article;2017-09-21;"10T SRAM Using Half-V";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2637918";0
journals/tvlsi/PelletierM94;article;2017-05-18;"Loop based design for wafer scale systems.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311643";0
journals/tvlsi/BalasaZL07;article;2017-05-18;"Computation of Storage Requirements for Multi-Dimensional Signal Processing Applications.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.895246";0
journals/tvlsi/CuiZCH16;article;2017-05-18;"Decentralized Thermal-Aware Task Scheduling for Large-Scale Many-Core Systems.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2497469";0
journals/tvlsi/MohammadSI15;article;2017-06-14;"Design Methodologies for Yield Enhancement and Power Efficiency in SRAM-Based SoCs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2360319";0
journals/tvlsi/TawfikK11;article;2017-06-14;"Multi-Threshold Voltage FinFET Sequential Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2028028";0
journals/tvlsi/AbramoviciS01;article;2017-05-18;"BIST-based test and diagnosis of FPGA logic blocks.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920830";0
journals/tvlsi/HessabiOE95;article;2017-05-18;"Differential BiCMOS logic circuits: fault characterization and design-for-testability.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.407001";0
journals/tvlsi/PomeranzR98;article;2017-05-18;"On methods to match a test pattern generator to a circuit-under-test.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711314";0
journals/tvlsi/KantawalaT97;article;2017-05-18;"Design, analysis, and evaluation of concurrent checking sorting networks.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609877";0
journals/tvlsi/WuHSCZ15;article;2017-05-18;"An I/O Efficient Model Checking Algorithm for Large-Scale Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2330061";0
journals/tvlsi/GuanW17;article;2017-07-26;"Improving DRAM Performance in 3-D ICs via Temperature Aware Refresh.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2606085";0
journals/tvlsi/DattaBCMR08;article;2017-05-18;"Profit Aware Circuit Design Under Process Variations Considering Speed Binning.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000364";0
journals/tvlsi/LiL16;article;2017-05-18;"High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2453360";0
journals/tvlsi/HoyerYS02;article;2017-05-18;"Locally clocked pipelines and dynamic logic.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.988731";0
journals/tvlsi/LeeKCLCKBS13;article;2017-05-18;"Low-Power Circuit Analysis and Design Based on Heterojunction Tunneling Transistors (HETTs).";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2213103";0
journals/tvlsi/AamirAW14;article;2017-06-09;"1.2-V Analog Interface for a 300-MSps HD Video Digitizer in Core 65-nm CMOS.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2252635";0
journals/tvlsi/WangLLZ15;article;2017-05-18;"VLSI Design for SVM-Based Speaker Verification System.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2335112";0
journals/tvlsi/MohantyMP16;article;2017-05-18;"LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2472964";0
journals/tvlsi/MarquardtBR00;article;2017-05-18;"Speed and area tradeoffs in cluster-based FPGA architectures.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820764";0
journals/tvlsi/AksoyLCFM13;article;2017-06-09;"Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2188917";0
journals/tvlsi/MitraRB96;article;2017-05-18;"A new algorithm for implementation of design functions by available devices.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502190";0
journals/tvlsi/LevittRA94;article;2017-05-18;"BiCMOS logic testing.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285749";0
journals/tvlsi/ChenWR01;article;2017-05-18;"On effective I";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953504";0
journals/tvlsi/CamposA08;article;2017-05-18;"A Novel Mutation-Based Validation Paradigm for High-Level Hardware Descriptions.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001134";0
journals/tvlsi/ChenL00;article;2017-05-18;"An FIR processor with programmable dynamic data ranges.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863625";0
journals/tvlsi/MajumdarV93;article;2017-05-18;"Analysis of signal probability in logic circuits using stochastic models.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238448";0
journals/tvlsi/VoyiatzisE14;article;2017-05-18;"Input Vector Monitoring Concurrent BIST Architecture Using SRAM Cells.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278439";0
journals/tvlsi/XuM07;article;2017-05-18;"Efficient Modeling of Transmission Lines With Electromagnetic Wave Coupling by Using the Finite Difference Quadrature Method.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.904105";0
journals/tvlsi/DongZ09;article;2017-05-18;"Nanowire Crossbar Logic and Standard Cell-Based Integration.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002303";0
journals/tvlsi/WangS15;article;2017-05-18;"Decoupling Capacitor Topologies for TSV-Based 3-D ICs With Power Gating.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2386253";0
journals/tvlsi/JiaM09;article;2017-05-18;"A DLL Design for Testing I/O Setup and Hold Times.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005522";0
journals/tvlsi/AthasSKTC94;article;2017-05-18;"Low-power digital systems based on adiabatic-switching principles.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335009";0
journals/tvlsi/ChenTLWH17;article;2017-07-26;"A Novel Cache-Utilization-Based Dynamic Voltage-Frequency Scaling Mechanism for Reliability Enhancements.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2614993";0
journals/tvlsi/JahinuzzamanSS09;article;2017-05-18;"An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003511";0
journals/tvlsi/LiYT08;article;2017-06-09;"Energy-Aware Flash Memory Management in Virtual Memory System.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000517";0
journals/tvlsi/ZhouPKS14;article;2017-05-18;"Distributed On-Chip Switched-Capacitor DC-DC Converters Supporting DVFS in Multicore Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280139";0
journals/tvlsi/YunLY15;article;2017-05-18;"Dynamic Wear Leveling for Phase-Change Memories With Endurance Variations.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2350073";0
journals/tvlsi/WangHLZC016;article;2017-09-06;"PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2467157";0
journals/tvlsi/KaramPB16;article;2017-07-27;"Energy-Efficient Adaptive Hardware Accelerator for Text Mining Application Kernels.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2555984";0
journals/tvlsi/GutierrezV11;article;2017-06-14;"Low Cost Hardware Implementation of Logarithm Approximation.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2081387";0
journals/tvlsi/KhoramiS17;article;2017-07-26;"An Efficient Fast Switching Procedure for Stepwise Capacitor Chargers.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2599029";0
journals/tvlsi/PhamPMK12;article;2017-05-18;"Design and Implementation of Backtracking Wave-Pipeline Switch to Support Guaranteed Throughput in Network-on-Chip.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2096520";0
journals/tvlsi/BacheluL93;article;2017-05-18;"A study of the use of local interconnect in CMOS leaf cell design.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250205";0
journals/tvlsi/WuHH06;article;2017-05-18;"Instruction buffering for nested loops in low-power design.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878348";0
journals/tvlsi/LaiL17;article;2017-07-27;"Efficient Designs of Multiported Memory on FPGA.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2568579";0
journals/tvlsi/KimK09;article;2017-05-18;"A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2007958";0
journals/tvlsi/ZhaoDC04;article;2017-05-18;"Double sampling data checking technique: an online testing solution for multisource noise-induced errors on on-chip interconnects and buses.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.826197";0
journals/tvlsi/JainCS16;article;2017-07-27;"A Fast and Retargetable Framework for Logic-IP-Internal Electromigration Assessment Comprehending Advanced Waveform Effects.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2505504";0
journals/tvlsi/ZhangKCT14;article;2017-05-18;"Static Power Reduction Using Variation-Tolerant and Reconfigurable Multi-Mode Power Switches.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2233505";0
journals/tvlsi/WuCNG08;article;2017-06-14;"A Novel Delta Sigma Control System Processor and Its VLSI Implementation.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915396";0
journals/tvlsi/ChenCLH12;article;2017-05-18;"A Physical-Location-Aware X-Bit Redistribution for Maximum IR-Drop Reduction.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2173361";0
journals/tvlsi/BahariAE10;article;2017-05-18;"Interframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2015324";0
journals/tvlsi/ReehalI14;article;2017-05-18;"A Systematic Design Methodology for Low-Power NoCs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2296742";0
journals/tvlsi/TorbeyK01;article;2017-05-18;"Multiclock selection and synthesis for CDFGs using optimal clock sets and genetic algorithms.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953494";0
journals/tvlsi/MizunoI99;article;2017-05-18;"A separated bit-line unified cache: Conciliating small on-chip cache die-area and low miss ratio.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748213";0
journals/tvlsi/LajoloRDL02;article;2017-05-18;"Cosimulation-based power estimation for system-on-chip design.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043328";0
journals/tvlsi/ChenSBM10;article;2017-05-18;"Yield-Driven Near-Threshold SRAM Design.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025766";0
journals/tvlsi/MojumderMKCR10;article;2017-05-18;"Self-Repairing SRAM Using On-Chip Detection and Compensation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008808";0
journals/tvlsi/HudaA17;article;2017-09-21;"Leveraging Unused Resources for Energy Optimization of FPGA Interconnect.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2691409";0
journals/tvlsi/LinCJ13;article;2017-05-18;"Optimized Quantum Gate Library for Various Physical Machine Descriptions.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227518";0
journals/tvlsi/LiuC05;article;2017-05-18;"Design and analysis of compact dictionaries for diagnosis in scan-BIST.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853624";0
journals/tvlsi/SinghKBS12;article;2017-05-18;"Compact Degradation Sensors for Monitoring NBTI and Oxide Degradation.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2161784";0
journals/tvlsi/VassiliadisTN09;article;2017-05-18;"The ARISE Approach for Extending Embedded Processors With Arbitrary Hardware Accelerators.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004482";0
journals/tvlsi/ValeroMPSJ17;article;2017-06-14;"On Microarchitectural Mechanisms for Cache Wearout Reduction.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2625809";0
journals/tvlsi/ShiWY14;article;2017-05-18;"Improved Analytical Delay Models for RC-Coupled Interconnects.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2275071";0
journals/tvlsi/WangYLZZ17;article;2017-07-26;"High-Dimensional and Multiple-Failure-Region Importance Sampling for SRAM Yield Analysis.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2601606";0
journals/tvlsi/ChangGZ05;article;2017-06-14;"A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848806";0
journals/tvlsi/McGeerSBS93;article;2017-06-09;"ESPRESSO-SIGNATURE: a new exact minimizer for logic functions.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250190";0
journals/tvlsi/ChenWLXYZ10;article;2017-05-18;"Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2032192";0
journals/tvlsi/LiL14;article;2017-05-18;"2.4-GHz High-Efficiency Adaptive Power.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2238264";0
journals/tvlsi/AlrimeihR14;article;2017-05-18;"Fast and Flexible Hardware Support for ECC Over Multiple Standard Prime Fields.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2294649";0
journals/tvlsi/NogueraB06;article;2017-06-09;"System-level power-performance tradeoffs for reconfigurable computing.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878343";0
journals/tvlsi/LapotreMGBHD16;article;2017-05-18;"A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2396941";0
journals/tvlsi/JoshiSKLWRTY16;article;2017-05-18;"A Universal Hardware-Driven PVT and Layout-Aware Predictive Failure Analytics for SRAM.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2427196";0
journals/tvlsi/ZhaoY15;article;2017-05-18;"Supply-Noise Interactions Among Submodules Inside a Charge-Pump PLL.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2317710";0
journals/tvlsi/JafariJL16;article;2017-07-27;"Weighted Round Robin Configuration for Worst-Case Delay Optimization in Network-on-Chip.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2556007";0
journals/tvlsi/WeyPL15;article;2017-05-18;"Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2303487";0
journals/tvlsi/GschwindSM01;article;2017-05-18;"FPGA prototyping of a RISC processor core for embedded applications.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924027";0
journals/tvlsi/LimS97;article;2017-05-18;"Statistical estimation of delay-dependent switching activities in embedded CMOS combinational circuits.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609874";0
journals/tvlsi/HwangHKPM12;article;2017-05-18;"Resource Efficient Implementation of Low Power MB-OFDM PHY Baseband Modem With Highly Parallel Architecture.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2148132";0
journals/tvlsi/SimaCVEV04;article;2017-05-18;"Pel reconstruction on FPGA-augmented TriMedia.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827594";0
journals/tvlsi/DasSA93;article;2017-05-18;"Accurate computation of field reject ratio based on fault latency.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250201";0
journals/tvlsi/PolsterTWJC16;article;2017-07-27;"Efficiency Optimization of Silicon Photonic Links in 65-nm CMOS and 28-nm FDSOI Technology Nodes.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2553673";0
journals/tvlsi/SahniJGV16;article;2017-05-18;"An Equalizer With Controllable Transfer Function for 6-Gb/s HDMI and 5.4-Gb/s DisplayPort Receivers in 28-nm UTBB-FDSOI.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2530680";0
journals/tvlsi/WangLW17;article;2017-10-11;"Accelerating Recurrent Neural Networks: A Memory-Efficient Approach.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2717950";0
journals/tvlsi/TawfikK10;article;2017-06-14;"Dual Supply Voltages and Dual Clock Frequencies for Lower Clock Power and Suppressed Temperature-Gradient-Induced Clock Skew.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2010549";0
journals/tvlsi/Chatterjee93;article;2017-05-18;"Concurrent error detection and fault-tolerance in linear analog circuits using continuous checksums.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238422";0
journals/tvlsi/XuWNLLY15;article;2017-05-18;"A Supply Voltage and Temperature Variation-Tolerant Relaxation Oscillator for Biomedical Systems Based on Dynamic Threshold and Switched Resistors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2317722";0
journals/tvlsi/KahngLW07;article;2017-05-18;"Stochastic Power/Ground Supply Voltage Prediction and Optimization Via Analytical Placement.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900745";0
journals/tvlsi/NgKW11;article;2017-05-18;"A Sub-1 V, 26 muW, Low-Output-Impedance CMOS Bandgap Reference With a Low Dropout or Source Follower Mode.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2046658";0
journals/tvlsi/FisherDRF97;article;2017-05-18;"A programmable temperature monitoring device for tagging small fish: a prototype chip development.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645066";0
journals/tvlsi/LuTK11;article;2017-06-14;"Vibration Energy Scavenging System With Maximum Power Tracking for Micropower Applications.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2069574";0
journals/tvlsi/KeaneKK10;article;2017-05-18;"An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017751";0
journals/tvlsi/KuoHW06;article;2017-05-18;"A power-driven multiplication instruction-set design method for ASIPs.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863186";0
journals/tvlsi/WootersCQWMCSB12;article;2017-05-18;"Tracking On-Chip Age Using Distributed, Embedded Sensors.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2168246";0
journals/tvlsi/ChengP02;article;2017-05-18;"Power-optimal encoding for a DRAM address bus.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994988";0
journals/tvlsi/Chen05;article;2017-05-18;"On the impact of on-chip inductance on signal nets under the influence of power grid noise.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842893";0
journals/tvlsi/JavidH14;article;2017-05-18;"Design and Implementation of a CMOS 4-Bit 12-GS/s Data Acquisition System-On-Chip.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2287261";0
journals/tvlsi/Wang07;article;2017-05-18;"High-Speed Recursion Architectures for MAP-Based Turbo Decoders.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893668";0
journals/tvlsi/Davis04;article;2005-02-08;"Guest Editorial.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/HuDBC13;article;2017-05-18;"Modeling and Analysis of Power Distribution Networks in 3-D ICs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2183904";0
journals/tvlsi/SuTWHCWLK08;article;2017-05-18;"Write Disturbance Modeling and Testing for MRAM.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915402";0
journals/tvlsi/ChatterjeeL93;article;2017-05-18;"Gigabit age microelectronics and their manufacture.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.219903";0
journals/tvlsi/LeongSWWYL01;article;2017-09-03;"A bitstream reconfigurable FPGA implementation of the WSAT algorithm.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920833";0
journals/tvlsi/MasselosMTSG03;article;2017-06-14;"Power efficient data path synthesis of sum-of-products computations.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812368";0
journals/tvlsi/WuytackCJM99;article;2017-05-18;"Minimizing the required memory bandwidth in VLSI system realizations.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805750";0
journals/tvlsi/LauwersG02;article;2017-05-18;"Power estimation methods for analog circuits for architectural exploration of integrated systems.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994993";0
journals/tvlsi/DongPXVZ12;article;2017-05-18;"Estimating Information-Theoretical nand Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160747";0
journals/tvlsi/LiuWCMXY15;article;2017-06-09;"Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2354347";0
journals/tvlsi/MohantyRN05a;article;2017-05-18;"A VLSI architecture for visible watermarking in a secure still digital camera (S/sup 2/DC) design (Corrected)*.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857991";1
journals/tvlsi/BohannonUPNGM10;article;2017-05-18;"Passive and Active Reduction Techniques for On-Chip High-Frequency Digital Power Supply Noise.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008305";0
journals/tvlsi/Jha07;article;2017-05-18;"Editorial.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.894700";0
journals/tvlsi/YingG93;article;2017-05-18;"Automated pin grid array package routing on multilayer ceramic substrates.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250206";0
journals/tvlsi/MarkandeyaIR15;article;2017-05-18;"Low-Energy Two-Stage Algorithm for High Efficacy Epileptic Seizure Detection.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2302798";0
journals/tvlsi/AppelloBGSR09;article;2017-06-14;"Effective Diagnostic Pattern Generation Strategy for Transition-Delay Faults in Full-Scan SOCs.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006177";0
journals/tvlsi/LeeCV07;article;2017-06-09;"A Flexible Architecture for Precise Gamma Correction.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893671";0
journals/tvlsi/ChenP00;article;2017-05-18;"Synthesis of custom interleaved memory systems.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820763";0
journals/tvlsi/KimLLSDN16;article;2017-05-18;"Exploration of Low-Power High-SFDR Current-Steering D/A Converter Design Using Steep-Slope Heterojunction Tunnel FETs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2500160";0
journals/tvlsi/WeiZRCJ02;article;2017-05-18;"Vertically integrated SOI circuits for low-power and high-performance applications.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043338";0
journals/tvlsi/ZhangXG09;article;2017-05-18;"Variable-Bin-Rate CABAC Engine for H.264/AVC High Definition Real-Time Decoding.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005286";0
journals/tvlsi/MarculescuMP00;article;2017-09-16;"Theoretical bounds for switching activity analysis in finite-state machines.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845899";0
journals/tvlsi/HegdeS01;article;2017-05-18;"Soft digital signal processing.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974895";0
journals/tvlsi/GericotaASF08;article;2017-09-16;"Reliability and Availability in Reconfigurable Computing: A Basis for a Common Solution.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001141";0
journals/tvlsi/ShaoHCCX17;article;2017-10-11;"Low-Complexity Digit-Level Systolic Gaussian Normal Basis Multiplier.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2720190";0
journals/tvlsi/GonciariAN05;article;2017-05-18;"Synchronization overhead in SOC compressed test.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.834238";0
journals/tvlsi/RoyL00;article;2017-05-18;"Guest editorial: low-power electronics and design.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2000.845890";0
journals/tvlsi/DarakGPL14;article;2017-05-18;"Low-Complexity Reconfigurable Fast Filter Bank for Multi-Standard Wireless Receivers.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2263813";0
journals/tvlsi/LuoCTGFCCTIL14;article;2017-05-18;"Fast Transistor Threshold Voltage Measurement Method for High-Speed, High-Accuracy Advanced Process Characterization.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265299";0
journals/tvlsi/HuXPXZS15;article;2017-06-09;"Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2321571";0
journals/tvlsi/HuangL09;article;2017-05-18;"Full-Chip Thermal Analysis for the Early Design Stage via Generalized Integral Transforms.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006043";0
journals/tvlsi/AntaoB95a;article;2017-05-18;"Behavioral simulation for analog system design verification.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.406999";0
journals/tvlsi/BadarogluPWDGM06;article;2017-05-18;"SWAN: high-level simulation methodology for digital substrate noise generation.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863191";0
journals/tvlsi/Ykman-CouvreurLVCSHW02;article;2017-05-18;"Dynamic memory management methodology applied to embedded telecom network systems.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801602";0
journals/tvlsi/ChenYW11;article;2017-05-18;"Efficient Modulo 2";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2080330";0
journals/tvlsi/LiBCRV04;article;2017-01-30;"DCG: deterministic clock-gating for low-power microprocessor design.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/ShamsEE98;article;2017-05-18;"Modeling and comparing CMOS implementations of the C-element.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736128";0
journals/tvlsi/LysaghtS96;article;2017-05-18;"A simulation tool for dynamically reconfigurable field programmable gate arrays.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.532038";0
journals/tvlsi/MyllylaCJ11;article;2017-05-18;"Architecture Design and Implementation of the Metric First List Sphere Detector Algorithm.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2041800";0
journals/tvlsi/TangLL95;article;2017-05-18;"A practical current sensing technique for I";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386229";0
journals/tvlsi/HoppnerPNSM16;article;2017-07-27;"A Calibration Technique for Bang-Bang ADPLLs Using Jitter Distribution Monitoring.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2558664";0
journals/tvlsi/ChangCCWC15;article;2017-05-18;"Low-Complexity Hardware Design for Fast Solving LSPs With Coordinated Polynomial Solution.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2305699";0
journals/tvlsi/ShinK95;article;2017-05-18;"Performance-oriented technology mapping for LUT-based FPGA's.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386231";0
journals/tvlsi/KraljicQZ96;article;2017-05-18;"From real-time emulation to ASIC integration for image processing applications.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.532039";0
journals/tvlsi/CheltonB08;article;2017-05-18;"Fast Elliptic Curve Cryptography on FPGA.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912228";0
journals/tvlsi/LinLLZL09;article;2017-05-18;"Realizing a Sub-Linear Time String-Matching Algorithm With a Hardware Accelerator Using Bloom Filters.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2012011";0
journals/tvlsi/SinkarGSKK14;article;2017-05-18;"Low-Cost Per-Core Voltage Domain Support for Power-Constrained High-Performance Processors.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2257900";0
journals/tvlsi/RuaroCM15;article;2017-07-27;"Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2331135";0
journals/tvlsi/SinanogluA09;article;2017-05-18;"X-Align: Improving the Scan Cell Observability of Response Compactors.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004589";0
journals/tvlsi/ChenWLW15;article;2017-05-18;"A Voltage Monitoring IC With HV Multiplexer and HV Transceiver for Battery Management Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2303989";0
journals/tvlsi/SerafyBSY16;article;2017-05-18;"Unlocking the True Potential of 3-D CPUs With Microfluidic Cooling.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2450192";0
journals/tvlsi/FennBT96;article;2017-05-18;"Finite field inversion over the dual basis.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486087";0
journals/tvlsi/HeFR06;article;2017-05-18;"Highly-Parallel Decoding Architectures for Convolutional Turbo Codes.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884172";0
journals/tvlsi/MerlinoA09;article;2017-05-18;"A Fully Pipelined Architecture for the LOCO-I Compression Algorithm.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009188";0
journals/tvlsi/BarazaGBGG08;article;2017-06-14;"Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000254";0
journals/tvlsi/IsmailK02;article;2017-05-18;"Guest editorial: special issue on on-chip inductance in high-speed integrated circuits.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.808778";0
journals/tvlsi/HonkoteT12;article;2017-05-18;"ZeROA: Zero Clock Skew Rotary Oscillatory Array.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2158458";0
journals/tvlsi/SaldanaSYBCC07;article;2017-05-18;"Routability of Network Topologies in FPGAs.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900746";0
journals/tvlsi/MajhiAJP00;article;2017-05-18;"Line coverage of path delay faults.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894166";0
journals/tvlsi/KuangZYD10;article;2017-06-14;"Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011554";0
journals/tvlsi/ObergKH00;article;2017-05-18;"Grammar-based hardware synthesis from port-size independent specifications.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831438";0
journals/tvlsi/Savir98;article;2017-05-18;"Redundancy revisited.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736135";0
journals/tvlsi/ShaoTK09;article;2017-06-14;"The Design of a Micro Power Management System for Applications Using Photovoltaic Cells With the Maximum Output Power Control.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001083";0
journals/tvlsi/ReviriegoPSM14;article;2017-06-09;"A Method to Extend Orthogonal Latin Square Codes.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2275036";0
journals/tvlsi/ChenYSDBL13;article;2017-05-18;"Cross-Coupled Current Conveyor Based CMOS Transimpedance Amplifier for Broadband Data Transmission.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211086";0
journals/tvlsi/ZhouMH10;article;2017-05-18;"Complexity Analysis and Efficient Implementations of Bit Parallel Finite Field Multipliers Based on Karatsuba-Ofman Algorithm on FPGAs.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020088";0
journals/tvlsi/LearySMC09;article;2017-05-18;"Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011205";0
journals/tvlsi/FarzanJ06;article;2017-05-18;"Coding schemes for chip-to-chip interconnect applications.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874369";0
journals/tvlsi/LekatsasHW05;article;2017-05-18;"Approximate arithmetic coding for bus transition reduction in low power designs.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848803";0
journals/tvlsi/WuD00;article;2017-05-18;"Guest editorial 11th international symposium on system-level synthesis and design (ISSS'98).";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2000.894151";0
journals/tvlsi/AlnuweiriS95;article;2017-06-09;"Efficient network folding techniques for routing permutations in VLSI.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386225";0
journals/tvlsi/LeeJ09;article;2017-05-18;"Hardware Acceleration for Media/Transaction Applications in Network Processors.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006847";0
journals/tvlsi/SunLXZZZ12;article;2017-05-18;"Using Magnetic RAM to Build Low-Power and Soft Error-Resilient L1 Cache.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2090914";0
journals/tvlsi/HsiaoRP00;article;2017-05-18;"Peak power estimation of VLSI circuits: new peak power measures.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863624";0
journals/tvlsi/AliotoPP10;article;2017-05-18;"Understanding the Effect of Process Variations on the Delay of Static and Domino Logic.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2015455";0
journals/tvlsi/PalaniappanP13;article;2017-05-18;"A Design Methodology for Power Efficiency Optimization of High-Speed Equalized-Electrical I/O Architectures.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211628";0
journals/tvlsi/SeomunS11;article;2017-05-18;"Design and Optimization of Power-Gated Circuits With Autonomous Data Retention.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2033356";0
journals/tvlsi/CherkauerF94;article;2017-05-18;"Channel width tapering of serially connected MOSFET's with emphasis on power dissipation.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273155";0
journals/tvlsi/YangTC13;article;2017-05-18;"MDC FFT/IFFT Processor With Variable Length for MIMO-OFDM Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2194315";0
journals/tvlsi/SuHCW99;article;2017-05-18;"An improved Montgomery's algorithm for high-speed RSA public-key cryptosystem.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766756";0
journals/tvlsi/MaVW07;article;2017-05-18;"Low-Latency Factorization Architecture for Algebraic Soft-Decision Decoding of Reed-Solomon Codes.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.904173";0
journals/tvlsi/HarrisP08;article;2017-05-18;"Guest Editorial Special Section on Design Verification and Validation.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.919691";0
journals/tvlsi/WooLKJK14;article;2017-05-18;"1.2 V 10-bit 75 MS/s Pipelined ADC With Phase-Dependent Gain-Transition CDS.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2251019";0
journals/tvlsi/NeophytouM12;article;2017-09-16;"Test Pattern Generation of Relaxed n-Detect Test Sets.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2102056";0
journals/tvlsi/KangLLK16;article;2017-05-18;"Optimized Built-In Self-Repair for Multiple Memories.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2499387";0
journals/tvlsi/JangCH16;article;2017-05-18;"Wide-Locking Range Divide-by-3 Injection-Locked Frequency Divider Using Sixth-Order RLC Resonator.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2509254";0
journals/tvlsi/HameenanttilaCL96;article;2017-05-18;"Fast coupled noise estimation for crosstalk avoidance in the MCG multichip module autorouter.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.532036";0
journals/tvlsi/SchlachterCPE17;article;2017-09-21;"Design and Applications of Approximate Circuits by Gate-Level Pruning.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2657799";0
journals/tvlsi/DasLWLL11;article;2017-05-18;"An Analytical Model Relating FPGA Architecture to Logic Density and Depth.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2079339";0
journals/tvlsi/WolfEY01;article;2017-05-18;"Path clustering in software timing analysis.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974891";0
journals/tvlsi/AhmadGAH16;article;2017-06-09;"Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2520490";0
journals/tvlsi/WangXZWYWNW15;article;2017-06-14;"Actively Alleviate Power Gating-Induced Power/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2306959";0
journals/tvlsi/KursunNDF03;article;2017-06-14;"Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812289";0
journals/tvlsi/Pomeranz14a;article;2017-05-18;"Test Compaction by Sharing of Transparent-Scan Sequences Among Logic Blocks.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2256438";0
journals/tvlsi/ConteMST00;article;2017-05-18;"System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831433";0
journals/tvlsi/WuSL12;article;2017-05-18;"Direct Compare of Information Coded With Error-Correcting Codes.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2169094";0
journals/tvlsi/KimPSSYC16;article;2017-05-18;"NAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2409055";0
journals/tvlsi/SatagopanBASK07;article;2017-05-18;"DFT Techniques and Automation for Asynchronous NULL Conventional Logic Circuits.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903945";0
journals/tvlsi/OMeliaE10;article;2017-05-18;"Enhancing the Performance of Symmetric-Key Cryptography via Instruction Set Extensions.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025171";0
journals/tvlsi/GuptaS12;article;2017-05-18;"Compact Current Source Models for Timing Analysis Under Temperature and Body Bias Variations.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2169686";0
journals/tvlsi/Harris15;article;2017-05-18;"Sequential Element Timing Parameter Definition Considering Clock Uncertainty.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2364991";0
journals/tvlsi/LiLSC09;article;2017-05-18;"A Unified Detection Scheme for Crosstalk Effects in Interconnection Bus.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004548";0
journals/tvlsi/LuoLS15;article;2017-05-18;"Efficient Memory-Addressing Algorithms for FFT Processor Design.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2361209";0
journals/tvlsi/JhaD93;article;2017-05-18;"Rapid estimation for parameterized components in high-level synthesis.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238443";0
journals/tvlsi/YoussefZAE10;article;2017-05-18;"On the Power Management of Simultaneous Multithreading Processors.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020727";0
journals/tvlsi/ChanR04;article;2005-02-08;"A jitter characterization system using a component-invariant Vernier delay line.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/LawGC11;article;2017-05-18;"Modeling and Synthesis of Asynchronous Pipelines.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2039501";0
journals/tvlsi/Parhi99;article;2017-05-18;"Low-energy CSMT carry generators and binary adders.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805752";0
journals/tvlsi/AzarkhishRLB15;article;2017-06-14;"A Modular Shared L2 Memory Design for 3-D Integration.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2340013";0
journals/tvlsi/BhatiaH00;article;2017-05-18;"Resource requirements and layouts for field programmable interconnection chips.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845901";0
journals/tvlsi/HoHLC04;article;2017-05-18;"An orthogonal simulated annealing algorithm for large floorplanning problems.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.831464";0
journals/tvlsi/KimPKKCJ14;article;2017-05-18;"CMOS Charge Pump With No Reversion Loss and Enhanced Drivability.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2267214";0
journals/tvlsi/ChaoCW13;article;2017-05-18;"Routing-Based Traffic Migration and Buffer Allocation Schemes for 3-D Network-on-Chip Systems With Thermal Limit.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227852";0
journals/tvlsi/SinghD93;article;2017-05-18;"A heuristic for decomposition in multilevel logic optimization.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250191";0
journals/tvlsi/BergamaschiRNT97;article;2017-05-18;"Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555989";0
journals/tvlsi/YunBVDA98;article;2017-05-18;"The design and verification of a high-performance low-control-overhead asynchronous differential equation solver.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736138";1
journals/tvlsi/AnJRWJ15;article;2017-05-18;"An Energy-Efficient All-Digital Time-Domain-Based CMOS Temperature Sensor for SoC Thermal Management.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2344112";0
journals/tvlsi/LuoJP07;article;2017-05-18;"Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893660";0
journals/tvlsi/OlivieriM14;article;2017-06-09;"Logic Drivers: A Propagation Delay Modeling Paradigm for Statistical Simulation of Standard Cell Designs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2269838";0
journals/tvlsi/DuongWNXYWWMLWB16;article;2017-06-09;"Coherent and Incoherent Crosstalk Noise Analyses in Interchip/Intrachip Optical Interconnection Networks.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2511039";0
journals/tvlsi/IsmailF00;article;2017-05-18;"Effects of inductance on the propagation delay and repeater insertion in VLSI circuits.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831439";0
journals/tvlsi/ThongN09;article;2017-05-18;"Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003004";0
journals/tvlsi/LamK10;article;2017-06-09;"CMOS Bandgap References With Self-Biased Symmetrically Matched Current-Voltage Mirror and Extension of Sub-1-V Design.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016204";0
journals/tvlsi/ShihHJ09;article;2017-05-18;"Automatic Verification Stimulus Generation for Interface Protocols Modeled With Non-Deterministic Extended FSM.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006042";0
journals/tvlsi/MaLPCKKP97;article;2017-05-18;"Graded-channel MOSFET (GCMOSFET) for high performance, low voltage DSP applications.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645061";0
journals/tvlsi/SinghISF06;article;2017-05-18;"Instruction-Based Self-Testing of Delay Faults in Pipelined Processors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886412";0
journals/tvlsi/LuedersEGHKZSB14;article;2017-05-18;"Architectural and Circuit Design Techniques for Power Management of Ultra-Low-Power MCU Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2290083";0
journals/tvlsi/FilhoMSR09;article;2017-05-18;"CGADL: An Architecture Description Language for Coarse-Grained Reconfigurable Arrays.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002429";0
journals/tvlsi/ChenP04;article;2005-02-08;"Small area parallel Chien search architectures for long BCH codes.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/JiangKC00;article;2017-05-18;"Estimation for maximum instantaneous current through supply lines for CMOS circuits.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820762";0
journals/tvlsi/ZhangHDEBC11;article;2017-05-18;"Prediction and Comparison of High-Performance On-Chip Global Interconnection.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2047415";0
journals/tvlsi/LinH12;article;2017-05-18;"SKB-Tree: A Fixed-Outline Driven Representation for Modern Floorplanning Problems.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2104983";0
journals/tvlsi/RyanF98;article;2017-05-18;"Dynamic fault dictionaries and two-stage fault isolation.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661261";0
journals/tvlsi/WangGS15;article;2017-09-16;"WCET-Aware Energy-Efficient Data Allocation on Scratchpad Memory for Real-Time Embedded Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2379635";0
journals/tvlsi/ZhuGDSK09;article;2017-05-18;"Characterization of Single-Electron Tunneling Transistors for Designing Low-Power Embedded Systems.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009013";0
journals/tvlsi/SasanAHEK12;article;2017-06-09;"Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2106523";0
journals/tvlsi/YinZLW16;article;2017-05-18;"Trigger-Centric Loop Mapping on CGRAs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2486781";0
journals/tvlsi/AvciN16;article;2017-05-18;"Verification of the Power and Ground Grids Under General and Hierarchical Constraints.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2413966";0
journals/tvlsi/MaityP16;article;2017-05-18;"A Single-Stage Low-Dropout Regulator With a Wide Dynamic Range for Generic Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2503048";0
journals/tvlsi/RahmaniPM16;article;2017-05-18;"Efficient Selection of Trace and Scan Signals for Post-Silicon Debug.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2396083";0
journals/tvlsi/WangS17;article;2017-07-26;"Closed-Form Expressions for I/O Simultaneous Switching Noise Revisited.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2584387";0
journals/tvlsi/GuptaWP98;article;2017-05-18;"Analytic termination metrics for pin-to-pin lossy transmission lines with nonlinear drivers.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711316";0
journals/tvlsi/FasthuberRPC15;article;2017-05-18;"A Scalable MIMO Detector Processor With Near-ASIC Energy Efficiency.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2360066";0
journals/tvlsi/SongWHLCL17;article;2017-09-21;"STT-RAM Buffer Design for Precision-Tunable General-Purpose Neural Network Accelerator.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2644279";0
journals/tvlsi/KagarisT93;article;2017-05-18;"Cost-effective LFSR synthesis for optimal pseudoexhaustive BIST test sets.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250200";0
journals/tvlsi/WangR99;article;2017-05-18;"An activity-driven encoding scheme for power optimization in microprogrammed control unit.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748210";1
journals/tvlsi/ZackriyaK16;article;2017-06-09;"Precharge-Free, Low-Power Content-Addressable Memory.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2518219";0
journals/tvlsi/SrinivasanGB98;article;2017-05-18;"Bounds on pseudoexhaustive test lengths.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711313";0
journals/tvlsi/GomezC16;article;2017-05-18;"Early Selection of Critical Paths for Reliable NBTI Aging-Delay Monitoring.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2513379";0
journals/tvlsi/SchlottmannPH12;article;2017-05-18;"A High-Level Simulink-Based Tool for FPAA Configuration.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2091687";0
journals/tvlsi/HongK16;article;2017-05-18;"Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2506730";0
journals/tvlsi/MoradiKEP12;article;2017-05-18;"Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160375";0
journals/tvlsi/BjureusJ01;article;2017-05-18;"Modeling of mixed control and dataflow systems in MASCOT.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953502";1
journals/tvlsi/HentschkeNJR09;article;2017-05-18;"Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019798";0
journals/tvlsi/ShinLK01;article;2017-05-18;"A hardware cost minimized fast Phong shader.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924048";0
journals/tvlsi/TheodorouKPG13;article;2017-05-18;"Software-Based Self Test Methodology for On-Line Testing of L1 Caches in Multithreaded Multicore Architectures.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2191000";0
journals/tvlsi/AklB08;article;2017-05-18;"Transition Skew Coding for Global On-Chip Interconnect.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000596";0
journals/tvlsi/ZhangGR00;article;2017-05-18;"Low-swing on-chip signaling techniques: effectiveness and robustness.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845893";0
journals/tvlsi/QuintonW09;article;2017-05-18;"Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001427";0
journals/tvlsi/VenkateswaranM93;article;2017-05-18;"Coprocessor design for multilayer surface-mounted PCB routing.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.219905";0
journals/tvlsi/NevesF96;article;2017-05-18;"Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502201";0
journals/tvlsi/SuWCM11;article;2017-05-18;"Performance Optimization Using Variable-Latency Design Style.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2058874";0
journals/tvlsi/XuZWC17;article;2017-08-18;"A Flexible Continuous-Time Δ Σ ADC With Programmable Bandwidth Supporting Low-Pass and Complex Bandpass Architectures.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2611518";0
journals/tvlsi/Olivieri01a;article;2017-06-09;"Correction to "design of synchronous and asynchronous variable-latency pipelined multipliers".";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2001.931231";0
journals/tvlsi/XuBH14;article;2017-06-09;"A 65-nm CMOS 10-GS/s 4-bit Background-Calibrated Noninterleaved Flash ADC for Radio Astronomy.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2291563";0
journals/tvlsi/GongPCWCW17;article;2017-09-21;"SPIDER: Sizing-Priority-Based Application-Driven Memory for Mobile Video Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2715002";0
journals/tvlsi/ChenDZM00;article;2017-05-18;"A compact physical via blockage model.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902263";0
journals/tvlsi/ImranLD13;article;2017-06-14;"Fault Demotion Using Reconfigurable Slack (FaDReS).";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2206836";0
journals/tvlsi/DaiG014;article;2017-05-18;"Exploiting Early Tag Access for Reducing L1 Data Cache Energy in Embedded Processors.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2241088";0
journals/tvlsi/TungLLH12;article;2017-05-18;"Standard Cell Like Via-Configurable Logic Blocks for Structured ASIC in an Industrial Design Flow.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2170712";0
journals/tvlsi/PomeranzR11a;article;2017-05-18;"Input Necessary Assignments for Testing of Path Delay Faults in Standard-Scan Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031865";0
journals/tvlsi/Jha10;article;2017-05-18;"Editorial: New Associate Editor Appointments.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2039658";0
journals/tvlsi/LeeC11;article;2017-05-18;"Efficient Package Pin-Out Planning With System Interconnects Optimization for Package-Board Codesign.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2041562";0
journals/tvlsi/JiangCJ09;article;2017-05-18;"A 2.5-GHz Built-in Jitter Measurement System in a Serial-Link Transceiver.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006476";0
journals/tvlsi/Zarkesh-HaDM00;article;2017-05-18;"Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902259";0
journals/tvlsi/KimZP03;article;2017-05-18;"A true single-phase energy-recovery multiplier.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810795";0
journals/tvlsi/RahaVRR17;article;2017-06-09;"Energy-Efficient Reduce-and-Rank Using Input-Adaptive Approximations.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2586379";0
journals/tvlsi/BhattacharyaBJ15;article;2017-05-18;"Design of Efficient Content Addressable Memories in High-Performance FinFET Technology.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2319192";0
journals/tvlsi/Li05;article;2017-05-18;"Diagnosis of single stuck-at faults and multiple timing faults in scan chains.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848800";0
journals/tvlsi/Izydorczyk10;article;2017-05-18;"Three Steps to the Thermal Noise Death of Moore's Law.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008809";0
journals/tvlsi/ChhabraV16;article;2017-05-18;"Low-Energy Power-ON-Reset Circuit for Dual Supply SRAM.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2483062";0
journals/tvlsi/IwasakiNNNYONTOIMEY07;article;2017-05-18;"Single-Chip MPEG-2 422P@HL CODEC LSI With Multichip Configuration for Large Scale Processing Beyond HDTV Level.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902212";0
journals/tvlsi/GortPKAHWY12;article;2017-05-18;"Formal-Analysis-Based Trace Computation for Post-Silicon Debug.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2166416";0
journals/tvlsi/LiTH10;article;2017-05-18;"Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2022363";0
journals/tvlsi/RamakrishnanH14;article;2017-05-18;"Vector-Matrix Multiply and Winner-Take-All as an Analog Classifier.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2245351";0
journals/tvlsi/PaulPSKBKK16;article;2017-07-27;"System-Level Power Analysis of a Multicore Multipower Domain Processor With ON-Chip Voltage Regulators.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2555954";0
journals/tvlsi/SalehiTRSEH16;article;2017-09-16;"Two-State Checkpointing for Energy-Efficient Fault Tolerance in Hard Real-Time Systems.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2512839";0
journals/tvlsi/LinG09;article;2017-05-18;"A Low-Power Field-Programmable Gate Array Routing Fabric.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005098";0
journals/tvlsi/BoleyBC15;article;2017-05-18;"Virtual Prototyper (ViPro): An SRAM Design Tool for Yield Constrained Optimization.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2385832";0
journals/tvlsi/BenkridC04;article;2005-02-08;"From application descriptions to hardware in seconds: a logic-based approach to bridging the gap.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/InamoriNE99;article;2017-05-18;"A memory-based architecture for MPEG2 system protocol LSIs.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784095";0
journals/tvlsi/ChatterjeeRYM11;article;2017-05-18;"A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2041476";0
journals/tvlsi/HassanAE05;article;2017-05-18;"MOS current mode circuits: analysis, design, and variability.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853609";0
journals/tvlsi/RangachariBC17;article;2017-07-26;"Scenario-Aware Dynamic Power Reduction Using Bias Addition.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2601030";0
journals/tvlsi/YangWL04;article;2005-02-08;"High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/SamiSSZZ02;article;2017-06-09;"Low-power data forwarding for VLIW embedded architectures.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801617";0
journals/tvlsi/Zyuban03;article;2017-05-18;"Optimization of scannable latches for low energy.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.814322";0
journals/tvlsi/HuaQ05;article;2017-05-18;"Voltage Setup Problem for Embedded Systems With Multiple Voltages.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850122";0
journals/tvlsi/ChouH16;article;2017-05-18;"Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power Binary-Weighted Current-Steering DAC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2503727";0
journals/tvlsi/KulkarniGNR11;article;2017-05-18;"A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell Array.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2055169";0
journals/tvlsi/TzengHC14;article;2017-05-18;"Parameterized All-Digital PLL Architecture and its Compiler to Support Easy Process Migration.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2248070";0
journals/tvlsi/HsuT96;article;2017-05-18;"Guest Editorial Introduction to the Special Issue on the 1995 IEEE ASIC Conference.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.1996.532031";0
journals/tvlsi/EsmaeildoustSJSN13;article;2017-06-14;"Efficient RNS Implementation of Elliptic Curve Point Multiplication Over ${\rm GF}(p)$.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2210916";0
journals/tvlsi/ChungA13;article;2017-06-09;"Concurrent Path Selection Algorithm in Statistical Timing Analysis.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2218136";0
journals/tvlsi/SaeedS14;article;2017-05-18;"Design for Testability Support for Launch and Capture Power Reduction in Launch-Off-Shift and Launch-Off-Capture Testing.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2248764";0
journals/tvlsi/MondalESS10;article;2017-06-09;"Design and Implementation of a Sort-Free K-Best Sphere Decoder.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025168";0
journals/tvlsi/ShiH10;article;2017-05-18;"EMPIRE: An Efficient and Compact Multiple-Parameterized Model-Order Reduction Method for Physical Optimization.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2007842";0
journals/tvlsi/EguiaTSLPTW12;article;2017-05-18;"General Parameterized Thermal Modeling for High-Performance Microprocessor Design.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2098054";0
journals/tvlsi/Hobson07;article;2017-05-18;"A New Single-Ended SRAM Cell With Write-Assist.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893580";0
journals/tvlsi/ChiuKSC15;article;2017-05-18;"Delay-Lock-Loop-Based Inductorless and Electrolytic Capacitorless Pseudo-Sine-Current Controller in LED Lighting Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2368175";0
journals/tvlsi/Stroobandt03;article;2017-05-18;"A priori wire length distribution models with multiterminal nets.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810002";0
journals/tvlsi/BerkelR09;article;2017-05-18;"Scalable Multi-Input-Multi-Output Queues With Application to Variation-Tolerant Architectures.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2012929";0
journals/tvlsi/TailleferR05;article;2017-05-18;"Reducing Measurement Uncertainty in a DSP-Based Mixed-Signal Test Environment Without Increasing Test Time.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850113";0
journals/tvlsi/RaoDBS05;article;2017-05-18;"Bus encoding for total power reduction using a leakage-aware buffer configuration.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.862718";0
journals/tvlsi/ThomasL13a;article;2017-05-18;"Multiplierless Algorithm for Multivariate Gaussian Random Number Generation in FPGAs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2228017";0
journals/tvlsi/FanHL15;article;2017-05-18;"VLSI Design of a Depth Map Estimation Circuit Based on Structured Light Algorithm.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2357844";0
journals/tvlsi/KoziolBH14;article;2017-05-18;"A Neuromorphic Approach to Path Planning Using a Reconfigurable Neuron Array IC.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2297056";0
journals/tvlsi/ChangY16;article;2017-07-27;"A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2478835";0
journals/tvlsi/XiuY02;article;2017-05-18;"A "flying-adder" architecture of frequency and phase synthesis with scalability.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801607";0
journals/tvlsi/KoBL95;article;2017-05-18;"Low-power design techniques for high-performance CMOS adders.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386232";0
journals/tvlsi/JinKHMS17;article;2017-07-26;"In Situ Error Detection Techniques in Ultralow Voltage Pipelines: Analysis and Optimizations.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2625598";0
journals/tvlsi/ChungLS02;article;2017-05-18;"A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808429";0
journals/tvlsi/KangPKR10;article;2017-05-18;"On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2010399";0
journals/tvlsi/MagosVT11;article;2017-05-18;"An Accumulator - Based Test-Per-Clock Scheme.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2043452";0
journals/tvlsi/AliotoP06;article;2017-05-18;"Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887809";0
journals/tvlsi/AndresRGG08;article;2017-09-02;"Fault Emulation for Dependability Evaluation of VLSI Systems.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917428";0
journals/tvlsi/HanKC10;article;2017-05-18;"DSP-Driven Self-Tuning of RF Circuits for Process-Induced Performance Variability.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009454";0
journals/tvlsi/KongP04;article;2017-05-18;"Low-latency architectures for high-throughput rate Viterbi decoders.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827600";0
journals/tvlsi/FelicijanF03;article;2017-06-09;"An asynchronous ternary logic signaling system.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.819571";0
journals/tvlsi/LyseckyCV04;article;2005-02-08;"A fast on-chip profiler memory using a pipelined binary tree.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/ShimH13;article;2017-05-18;"Boostable Repeater Design for Variation Resilience in VLSI Interconnects.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2212733";0
journals/tvlsi/KaivaniK16;article;2017-05-18;"Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2437999";0
journals/tvlsi/KarmakarCJ13;article;2017-06-09;"Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2198248";0
journals/tvlsi/AmaravatiDBS15;article;2017-05-18;"A Fully On-Chip PT-Invariant Transconductor.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2347346";0
journals/tvlsi/MittalZTB07;article;2017-05-18;"An Overview of a Compiler for Mapping Software Binaries to Hardware.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.904095";0
journals/tvlsi/QianBZZ15;article;2017-07-20;"Automated Technology Migration Methodology for Mixed-Signal Circuit Based on Multistart Optimization Framework.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2377013";0
journals/tvlsi/KhellahE01;article;2017-05-18;"A low-power high-performance current-mode multiport SRAM.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953493";0
journals/tvlsi/PaulANN14;article;2017-05-18;"Addressing Partitioning Issues in Parallel Circuit Simulation.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2295358";0
journals/tvlsi/NakataHMMMM14;article;2017-05-18;"Increase in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2247642";0
journals/tvlsi/ChungK15;article;2017-05-18;"A 9.6-Gb/s 1.22-mW/Gb/s Data-Jitter Mixing Forwarded-Clock Receiver in 65-nm CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2355840";0
journals/tvlsi/HoyosTVCAKN12;article;2017-05-18;"A 15 MHz to 600 MHz, 20 mW, 0.38 mm";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2106170";0
journals/tvlsi/ShoaibJV15;article;2017-05-18;"Signal Processing With Direct Computations on Compressively Sensed Data.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2301733";0
journals/tvlsi/JeonSH15;article;2017-05-18;"A Process-Variation Resilient Current Mode Logic With Simultaneous Regulations for Time Constant, Voltage Swing, Level Shifting, and DC Gain Using Time-Reference-Based Adaptive Biasing Chain.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2301034";0
journals/tvlsi/KimHSK14;article;2017-05-18;"An 11.2-Gb/s LVDS Receiver With a Wide Input Range Comparator.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2288420";0
journals/tvlsi/LiangZHYG15;article;2017-07-11;"Leveraging Hotspots and Improving Chip Reliability via Carbon Nanotube Grid Thermal Structure.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2321182";0
journals/tvlsi/KruseSJSSMN01;article;2017-05-18;"Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920813";0
journals/tvlsi/KoseTPMF13;article;2017-05-18;"Active Filter-Based Hybrid On-Chip DC-DC Converter for Point-of-Load Voltage Regulation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190539";0
journals/tvlsi/ZhangE97;article;2017-09-15;"VLSI compressor design with applications to digital neural networks.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.585226";0
journals/tvlsi/AppeltansRKFPD17;article;2017-09-21;"A Smaller, Faster, and More Energy-Efficient Complementary STT-MRAM Cell Uses Three Transistors and a Ground Grid: More Is Actually Less.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2633004";0
journals/tvlsi/JafriTHPPET16;article;2017-09-16;"Polymorphic Configuration Architecture for CGRAs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2402392";0
journals/tvlsi/JamiesonR10;article;2017-05-18;"Enhancing the Area Efficiency of FPGAs With Hard Circuits Using Shadow Clusters.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2026651";0
journals/tvlsi/GuilarKCYA09;article;2017-05-18;"Integrated Solar Energy Harvesting and Storage.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006792";0
journals/tvlsi/WangC07;article;2017-05-18;"Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891098";0
journals/tvlsi/NigussieTPIT12;article;2017-09-16;"Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2170228";0
journals/tvlsi/ZeinaliMYR14;article;2017-06-09;"Equalization-Based Digital Background Calibration Technique for Pipelined ADCs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2242208";0
journals/tvlsi/KhanV06;article;2017-05-18;"Energy management for battery-powered reconfigurable computing platforms.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863757";0
journals/tvlsi/MeiI04;article;2005-02-08;"Modeling skin and proximity effects with reduced realizable RL circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/RahaJR16;article;2017-06-09;"Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2424212";0
journals/tvlsi/JoneGG95;article;2017-05-18;"Realizing a high measure of confidence for defect level analysis of random testing [VLSI].";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.407003";0
journals/tvlsi/ChaudharyC06;article;2017-05-18;"Low-power high-performance nand match line content addressable memories.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878476";0
journals/tvlsi/YangLJLYS16;article;2017-05-18;"Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2535359";0
journals/tvlsi/ChanGKL14;article;2017-05-18;"Synthesis and Analysis of Design-Dependent Ring Oscillator (DDRO) Performance Monitors.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2282742";0
journals/tvlsi/Kong04;article;2017-05-18;"CAD for nanometer silicon design challenges and success.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836294";0
journals/tvlsi/ChenWLG07;article;2017-05-18;"Software-Based Self-Testing With Multiple-Level Abstractions for Soft Processor Cores.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893650";0
journals/tvlsi/SchmidL04;article;2017-05-18;"Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836292";0
journals/tvlsi/BapatFF14;article;2017-05-18;"A Generic and Scalable Architecture for a Large Acoustic Model and Large Vocabulary Speech Recognition Accelerator Using Logic on Memory.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2296526";0
journals/tvlsi/ChippaMRCR14;article;2017-05-18;"Scalable Effort Hardware Design.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2276759";0
journals/tvlsi/BonnyH08;article;2017-05-18;"Efficient Code Compression for Embedded Processors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001950";0
journals/tvlsi/AudzevichWWMMM14;article;2017-06-09;"Power Optimized Transceivers for Future Switched Networks.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2283300";0
journals/tvlsi/ZhangP04;article;2017-05-18;"High-speed VLSI architectures for the AES algorithm.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.832943";0
journals/tvlsi/OehlerGW02;article;2017-05-18;"A methodology for system-level synthesis of mixed-signal applications.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801577";0
journals/tvlsi/KnezevicKIMSKFKSSVOHA12;article;2017-05-18;"Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 Candidates.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2128353";0
journals/tvlsi/LiHHTHLMHBTWW13;article;2017-05-18;"AC-Plus Scan Methodology for Small Delay Testing and Characterization.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2187223";0
journals/tvlsi/ShamsDB02;article;2017-05-18;"Performance analysis of low-power 1-bit CMOS full adder cells.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.988727";0
journals/tvlsi/BiswasBDPI06;article;2017-05-18;"ISEGEN: an iterative improvement-based ISE generation technique for fast customization of processors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878345";0
journals/tvlsi/WuHLGLGWFCM16;article;2017-05-18;"A 1-16 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2508045";0
journals/tvlsi/WangMPCD05;article;2017-05-18;"Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859480";0
journals/tvlsi/HosseiniSL17;article;2017-06-09;"A High-Speed and Power-Efficient Voltage Level Shifter for Dual-Supply Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2604377";0
journals/tvlsi/McLaughlinSBYKN08;article;2017-05-18;"A Scalable Packet Sorting Circuit for High-Speed WFQ Packet Scheduling.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000323";0
journals/tvlsi/BodapatiN01;article;2017-05-18;"Prelayout estimation of individual wire lengths.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974908";0
journals/tvlsi/AdapaT10;article;2017-05-18;"Techniques to Prioritize Paths for Diagnosis.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013469";0
journals/tvlsi/BhuniaR05;article;2017-05-18;"A novel wavelet transform-based transient current analysis for fault detection and localization.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842880";0
journals/tvlsi/ChenC12;article;2017-05-18;"A High Performance Video Transform Engine by Using Space-Time Scheduling Strategy.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2110620";0
journals/tvlsi/EjniouiR01;article;2017-05-18;"A partitioning algorithm for technoiogy-mapped designs on single-chip emulation systems.";"";"2001";"IEEE Trans. VLSI Syst.";None;0
journals/tvlsi/YangK03;article;2017-05-18;"A low-power charge-recycling ROM architecture.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816138";0
journals/tvlsi/ChenMW15;article;2017-05-18;"A Highly-Scalable Analog Equalizer Using a Tunable and Current-Reusable for 10-Gb/s I/O Links.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2318733";0
journals/tvlsi/DirilDCS05;article;2017-05-18;"Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857149";0
journals/tvlsi/DegalahalLNKI05;article;2017-05-18;"Soft errors issues in low-power caches.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859474";0
journals/tvlsi/YooYC09;article;2017-05-18;"Topology/Floorplan/Pipeline Co-Design of Cascaded Crossbar Bus.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017442";0
journals/tvlsi/AbbasFCT17;article;2017-06-14;"High-Throughput and Energy-Efficient Belief Propagation Polar Code Decoder.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2620998";0
journals/tvlsi/LeeAPKK15;article;2017-05-18;"A 6-bit 2.5-GS/s Time-Interleaved Analog-to-Digital Converter Using Resistor-Array Sharing Digital-to-Analog Converter.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2372033";0
journals/tvlsi/WangHZ12;article;2017-06-09;"Replicating Tag Entries for Reliability Enhancement in Cache Tag Arrays.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2111469";0
journals/tvlsi/WangYZ14;article;2017-06-14;"Nonvolatile CBRAM-Crossbar-Based 3-D-Integrated Hybrid Memory for Data Retention.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265754";0
journals/tvlsi/PotlapallyRRLJ07;article;2017-05-18;"Configuration and Extension of Embedded Processors to Optimize IPSec Protocol Execution.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.896912";0
journals/tvlsi/IsmailFN99;article;2017-05-18;"Figures of merit to characterize the importance of on-chip inductance.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805751";0
journals/tvlsi/MukherjeeM06;article;2017-05-18;"An Integrated Approach to Thermal Management in High-Level Synthesis.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886408";0
journals/tvlsi/ZhangCCGHW08;article;2017-05-18;"Injection-Locked Clocking: A Low-Power Clock Distribution Scheme for High-Performance Microprocessors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000976";0
journals/tvlsi/HsuCL10;article;2017-05-18;"Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009452";0
journals/tvlsi/KasapB11;article;2017-05-18;"High Performance Phylogenetic Analysis With Maximum Parsimony on Reconfigurable Hardware.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2039588";0
journals/tvlsi/Jha11;article;2017-05-18;"Editorial Announcing a New Editor-in-Chief.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2105170";0
journals/tvlsi/HansonHAKB03;article;2017-05-18;"Static energy reduction techniques for microprocessor caches.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812370";0
journals/tvlsi/WangZSWT16;article;2017-05-18;"A Novel Peak Power Supply Noise Measurement and Adaptation System for Integrated Circuits.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2492000";0
journals/tvlsi/BajwaHKGNSSS97;article;2017-05-18;"Instruction buffering to reduce power in processors for signal processing.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645068";0
journals/tvlsi/ChaudhuriBW97;article;2017-05-18;"A solution methodology for exact design space exploration in a three-dimensional design space.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555988";0
journals/tvlsi/SongLPL16;article;2017-05-18;"Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2471098";0
journals/tvlsi/HwangSBLK16;article;2017-05-18;"An Add-On Type Real-Time Jitter Tolerance Enhancer for Digital Communication Receivers.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2435026";0
journals/tvlsi/KimCSR16;article;2017-05-18;"Error Resilient and Energy Efficient MRF Message-Passing-Based Stereo Matching.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2437331";0
journals/tvlsi/BasuM10;article;2017-05-18;"Test Data Compression Using Efficient Bitmask and Dictionary Selection Methods.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2024116";0
journals/tvlsi/SridharaS05;article;2017-05-18;"Coding for system-on-chip networks: a unified framework.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848816";0
journals/tvlsi/JangKYC12;article;2017-05-18;"A Highly-Digital VCO-Based Analog-to-Digital Converter Using Phase Interpolator and Digital Calibration.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2159635";0
journals/tvlsi/SotiriadisC02;article;2017-05-18;"A bus energy model for deep submicron technology.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043337";0
journals/tvlsi/GinesPR15;article;2017-06-09;"Background Digital Calibration of Comparator Offsets in Pipeline ADCs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2335233";0
journals/tvlsi/AslamKG17;article;2017-09-21;"Mitigating Stuck Cell Failures in MLC NAND Flash Memory via Inferred Erasure Decoding.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2683536";0
journals/tvlsi/TanakamaruHJTT16;article;2017-05-18;"Understanding the Relation Between the Performance and Reliability of nand Flash/SCM Hybrid Solid-State Drive.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2496976";0
journals/tvlsi/SarsonSL17;article;2017-09-21;"Fast Bit Screening of Automotive Grade EEPROMs - Continuous Improvement Exercise.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2634589";0
journals/tvlsi/HaWMXCH12;article;2017-05-18;"Time-Domain CMOS Temperature Sensors With Dual Delay-Locked Loops for Microprocessor Thermal Monitoring.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2161783";0
journals/tvlsi/ChenJ16;article;2017-05-18;"A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2483525";0
journals/tvlsi/DeodharT04;article;2017-05-18;"Implicit deductive fault simulation for complex delay fault models.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827598";0
journals/tvlsi/HenzlerK08;article;2017-05-18;"Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001136";0
journals/tvlsi/AlexandrovSSYKM14;article;2017-05-18;"Control Principles and On-Chip Circuits for Active Cooling Using Integrated Superlattice-Based Thin-Film Thermoelectric Devices.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278951";0
journals/tvlsi/KimH06;article;2017-05-18;"Efficient exploration of bus-based system-on-chip architectures.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878260";0
journals/tvlsi/ParkSK17;article;2017-07-26;"Conditional-Boosting Flip-Flop for Near-Threshold Voltage Application.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2595627";0
journals/tvlsi/AndoTW05;article;2017-05-18;"A Case Study: Power and Performance Improvement of a Chip Multiprocessor for Transaction Processing.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850120";0
journals/tvlsi/NahP03;article;2017-05-18;"A 50-MHz dB-linear programmable-gain amplifier with 98-dB dynamic range and 2-dB gain steps for 3 V power supply.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810797";0
journals/tvlsi/ShomalnasabZ15;article;2017-05-18;"New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2334492";0
journals/tvlsi/HsiehH12a;article;2017-05-18;"All Digital Linear Voltage Regulator for Super- to Near-Threshold Operation.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2143438";0
journals/tvlsi/SinghSBS08;article;2017-05-18;"Self-Timed Regenerators for High-Speed and Low-Power On-Chip Global Interconnect.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000250";0
journals/tvlsi/WeiCRJYD99;article;2017-05-18;"Design and optimization of dual-threshold circuits for low-voltage low-power applications.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748196";0
journals/tvlsi/NdaiRTGBR10;article;2017-05-18;"Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2007491";0
journals/tvlsi/Mottaghi-DastjerdiAP09;article;2017-05-18;"BZ-FAD: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004544";0
journals/tvlsi/MaL08;article;2017-05-18;"Robust Multiple-Phase Switched-Capacitor DC-DC Power Converter With Digital Interleaving Regulation Scheme.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000245";0
journals/tvlsi/Khan14;article;2017-05-18;"Design of Reversible Synchronous Sequential Circuits Using Pseudo Reed-Muller Expressions.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2290293";0
journals/tvlsi/KasapakiSSMGS16;article;2017-05-18;"Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2405614";0
journals/tvlsi/DouHBYZ14;article;2017-05-18;"An Efficient Implementation of Montgomery Multiplication on Multicore Platform With Optimized Algorithm, Task Partitioning, and Network Architecture.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2294339";0
journals/tvlsi/YooBHKJ14;article;2017-06-09;"Linearization Technique for Binary Phase Detectors in a Collaborative Timing Recovery Circuit.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2269616";0
journals/tvlsi/ChristieS00;article;2017-05-18;"The interpretation and application of Rent's rule.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902258";0
journals/tvlsi/BeniniMMMPS00;article;2017-05-18;"Glitch power minimization by selective gate freezing.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845895";0
journals/tvlsi/Plaks08a;article;2017-05-18;"Guest Editorial Special Section on Configurable Computing Design-II: Hardware Level Reconfiguration.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.914084";0
journals/tvlsi/Meyer-BaseS03;article;2017-06-14;"New power-of-2 RNS scaling scheme for cell-based IC design.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810799";0
journals/tvlsi/NieYXG14;article;2017-08-25;"Thirty Two-Stage CMOS TDI Image Sensor With On-Chip Analog Accumulator.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2256809";0
journals/tvlsi/WeiP14;article;2017-05-18;"Self-Consistency and Consistency-Based Detection and Diagnosis of Malicious Circuitry.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280233";0
journals/tvlsi/ChenY11;article;2017-05-18;"The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2029232";0
journals/tvlsi/ChakrabortyR13;article;2017-05-18;"Architecturally Homogeneous Power-Performance Heterogeneous Multicore Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2199142";0
journals/tvlsi/ChathaV02;article;2017-05-18;"Hardware-software partitioning and pipelined scheduling of transformative applications.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043323";0
journals/tvlsi/DumitriuK09;article;2017-05-18;"Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004592";0
journals/tvlsi/RoyRK09;article;2017-05-18;"A Framework for Power-Gating Functional Units in Embedded Microprocessors.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005774";0
journals/tvlsi/KennedyW14;article;2017-05-18;"Ultra-High Throughput Low-Power Packet Classification.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2241798";0
journals/tvlsi/LeeHCHH10;article;2017-05-18;"On-Chip SOC Test Platform Design Based on IEEE 1500 Standard.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019978";0
journals/tvlsi/VargheseBB93;article;2017-05-18;"An efficient logic emulation system.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238418";0
journals/tvlsi/RyuKJKKJ12;article;2017-05-18;"A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2172644";0
journals/tvlsi/ChenCYY16;article;2017-05-18;"A Fast-Transient Wide-Voltage-Range Digital-Controlled Buck Converter With Cycle-Controlled DPWM.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2405548";0
journals/tvlsi/DambreSC04;article;2005-05-09;"Toward the accurate prediction of placement wire length distributions in VLSI circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/HuangZHL16;article;2017-05-18;"High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2389260";0
journals/tvlsi/AnJRYJ16;article;2017-07-28;"All-Digital ON-Chip Process Sensor Using Ratioed Inverter-Based Ring Oscillator.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2550603";0
journals/tvlsi/WangS03;article;2017-05-18;"Energy-efficiency bounds for deep submicron VLSI systems in the presence of noise.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810783";0
journals/tvlsi/HassanVS12;article;2017-05-18;"Impact of Random Dopant Fluctuations on the Timing Characteristics of Flip-Flops.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2088409";0
journals/tvlsi/YasunagaHMK98;article;2017-05-18;"Fault-tolerant self-organizing map implemented by wafer-scale integration.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678883";0
journals/tvlsi/Tahoori11;article;2017-05-18;"High Resolution Application Specific Fault Diagnosis of FPGAs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2056941";0
journals/tvlsi/PapachristouNS99;article;2017-05-18;"A multiple clocking scheme for low-power RTL design.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766754";0
journals/tvlsi/GongYWH12;article;2017-06-09;"A Parallel and Incremental Extraction of Variational Capacitance With Stochastic Geometric Moments.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2161352";0
journals/tvlsi/KanYCR13;article;2017-05-18;"Design of a Practical Nanometer-Scale Redundant Via-Aware Standard Cell Library for Improved Redundant Via1 Insertion Rate.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2176968";0
journals/tvlsi/LeeSS05;article;2017-05-18;"Area-efficient high-throughput MAP decoder architectures.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853604";0
journals/tvlsi/BalkanQV09;article;2017-05-18;"Mesh-of-Trees and Alternative Interconnection Networks for Single-Chip Parallelism.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003999";0
journals/tvlsi/GuEKK09;article;2017-05-18;"Sleep Transistor Sizing and Adaptive Control for Supply Noise Minimization Considering Resonance.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003516";0
journals/tvlsi/RazavipourAP09;article;2017-05-18;"Design and Analysis of Two Low-Power SRAM Cell Structures.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004590";0
journals/tvlsi/SuJC15;article;2017-05-18;"A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2314740";0
journals/tvlsi/BhojJ13;article;2017-05-18;"Design of Logic Gates and Flip-Flops in High-Performance FinFET Technology.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227850";0
journals/tvlsi/Laflamme-MayerAVBS13;article;2017-09-16;"Configurable Input-Output Power Pad for Wafer-Scale Microelectronic Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2223247";0
journals/tvlsi/ShiF95;article;2017-05-18;"Optimal interconnect diagnosis of wiring networks.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.407000";0
journals/tvlsi/ShiTYO12;article;2017-05-18;"Robust Secure Scan Design Against Scan-Based Differential Cryptanalysis.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2120635";0
journals/tvlsi/ParsanSA16;article;2017-05-18;"Design for Testability of Sleep Convention Logic.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2419816";0
journals/tvlsi/JoneHWL02;article;2017-05-18;"An efficient BIST method for distributed small buffers.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800532";0
journals/tvlsi/ChangL95;article;2017-05-18;"Design of a static MIMD data flow processor using micropipelines.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.406995";0
journals/tvlsi/GhoshalMCS16;article;2017-05-18;"In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2393714";0
journals/tvlsi/QaziTDSC13;article;2017-05-18;"Technique for Efficient Evaluation of SRAM Timing Failure.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2212254";0
journals/tvlsi/Abdel-HafeezG11;article;2017-05-18;"A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2044818";0
journals/tvlsi/PhamMKK13;article;2017-05-18;"An On-Chip Network Fabric Supporting Coarse-Grained Processor Array.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2181546";0
journals/tvlsi/ShnidmanMP98;article;2017-05-18;"On-line fault detection for bus-based field programmable gate arrays.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736139";0
journals/tvlsi/Sanchez-MacianR16;article;2017-06-14;"Optimizing the Implementation of SEC-DAEC Codes in FPGAs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2556943";0
journals/tvlsi/MeijerG12;article;2017-05-18;"Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2091974";0
journals/tvlsi/BanerjeeC15;article;2017-06-14;"Signature Driven Hierarchical Post-Manufacture Tuning of RF Systems for Performance and Power.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2309114";0
journals/tvlsi/RaoSBS04;article;2005-02-08;"Statistical analysis of subthreshold leakage current for VLSI circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/ZhuPYWH14;article;2017-05-18;"A Fast Application-Based Supply Voltage Optimization Method for Dual Voltage FPGA.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2296791";0
journals/tvlsi/AliotoCP11a;article;2017-05-18;"Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part II - Results and Figures of Merit.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2041377";0
journals/tvlsi/PomeranzR05;article;2017-05-18;"Autoscan: a scan design without external scan inputs or outputs.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857157";0
journals/tvlsi/RosenfeldF09;article;2017-05-18;"Quasi-Resonant Interconnects: A Low Power, Low Latency Design Methodology.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011197";0
journals/tvlsi/MeriboutT17;article;2017-09-21;"A Pipelined Parallel Hardware Architecture for 2-D Real-Time Electrical Capacitance Tomography Imaging Using Interframe Correlation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2636184";0
journals/tvlsi/BahukudumbiC07;article;2017-05-18;"Wafer-Level Modular Testing of Core-Based SoCs.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903943";0
journals/tvlsi/KiamehrEGT17;article;2017-09-21;"Temperature-Aware Dynamic Voltage Scaling to Improve Energy Efficiency of Near-Threshold Computing.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2669375";0
journals/tvlsi/NiM10;article;2017-05-18;"A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014069";0
journals/tvlsi/LiSM99;article;2017-05-18;"Statistical analysis of timing rules for high-speed synchronous VLSI systems.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805754";0
journals/tvlsi/HoACYCLP13;article;2017-05-18;"Architecture and Design Flow for a Highly Efficient Structured ASIC.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190478";0
journals/tvlsi/KhalilSZI09;article;2017-05-18;"A Timing-Dependent Power Estimation Framework Considering Coupling.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008739";0
journals/tvlsi/AggarwalMK16;article;2017-06-14;"Concept, Design, and Implementation of Reconfigurable CORDIC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2445855";0
journals/tvlsi/Deschacht06;article;2017-05-18;"DSM interconnects: importance of inductance effects and corresponding range of length.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878347";0
journals/tvlsi/VillavicencioMF11;article;2017-05-18;"Electrical Model of Microcontrollers for the Prediction of Electromagnetic Emissions.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2047281";1
journals/tvlsi/WangH95;article;2017-05-18;"Multiprocessor implementation of real-time DSP algorithms.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.406997";0
journals/tvlsi/LeeHZ15;article;2017-05-18;"A Reconfigurable 2×2.5×3×4× SC DC-DC Regulator With Fixed On-Time Control for Transcutaneous Power Transmission.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2315158";0
journals/tvlsi/KorenK97;article;2017-05-18;"On the effect of floorplanning on the yield of large area integrated circuits.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555982";0
journals/tvlsi/LiuP03;article;2017-05-18;"Design of a 20-mb/s 256-state Viterbi decoder.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817547";0
journals/tvlsi/ShekharKME08;article;2017-05-18;"Simulation Bounds for Equivalence Verification of Polynomial Datapaths Using Finite Ring Algebra.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917409";0
journals/tvlsi/MazumderLE09;article;2017-05-18;"Tunneling-Based Cellular Nonlinear Network Architectures for Image Processing.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014771";0
journals/tvlsi/YangJC13;article;2017-05-18;"Self-Repairing Digital System With Unified Recovery Process Inspired by Endocrine Cellular Communication.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2203618";0
journals/tvlsi/BlaauwSO03;article;2017-05-18;"Driver modeling and alignment for worst-case delay noise.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808448";0
journals/tvlsi/IshiharaSN04;article;2005-02-08;"Level conversion for dual-supply systems.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/SinghTRRN10;article;2017-05-18;"An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019660";0
journals/tvlsi/MagnoneCAKJ11;article;2017-06-09;"Understanding the Potential and the Limits of Germanium pMOSFETs for VLSI Circuits From Experimental Measurements.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2053226";0
journals/tvlsi/KulkarniKJXS12;article;2017-05-18;"UHF Receiver Front-End: Implementation and Analog Baseband Design Considerations.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2096438";0
journals/tvlsi/ShinP07;article;2017-05-18;"SIMD Processor-Based Turbo Decoder Supporting Multiple Third-Generation Wireless Standards.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899237";0
journals/tvlsi/GhiasiHJ06;article;2017-05-18;"Probabilistic delay budget assignment for synthesis of soft real-time applications.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878472";0
journals/tvlsi/BalakrishnanT06;article;2017-05-18;"Improving Linear Test Data Compression.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886417";0
journals/tvlsi/PaulKQKB15;article;2017-05-18;"MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2332538";0
journals/tvlsi/AsadiT07;article;2017-09-16;"Analytical Techniques for Soft Error Rate Modeling and Mitigation of FPGA-Based Designs.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.909795";0
journals/tvlsi/AhmadM07;article;2017-05-18;"An Efficient Approach to On-Chip Logic Minimization.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902202";0
journals/tvlsi/KaoTC15;article;2017-05-18;"A Fault Detection and Tolerance Architecture for Post-Silicon Skew Tuning.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2337661";0
journals/tvlsi/ManoliosS08;article;2017-05-18;"A Refinement-Based Compositional Reasoning Framework for Pipelined Machine Verification.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.918120";0
journals/tvlsi/IsmailM16;article;2017-05-18;"A Process-Tolerant, Low-Voltage, Inverter-Based OTA for Continuous-Time Σ-Δ ADC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2525786";0
journals/tvlsi/Gebotys93;article;2017-05-18;"Throughput optimized architectural synthesis.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238439";0
journals/tvlsi/LiuGSLZ09;article;2017-05-18;"A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator With Coarse and Fine Frequency Tuning.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011206";0
journals/tvlsi/LingappanGJC09;article;2017-05-18;"Fast Enhancement of Validation Test Sets for Improving the Stuck-at Fault Coverage of RTL Circuits.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013981";0
journals/tvlsi/AcharNDSPN11;article;2017-05-18;"Parallel and Scalable Transient Simulator for Power Grids via Waveform Relaxation (PTS-PWR).";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031605";0
journals/tvlsi/TsengLH10;article;2017-05-18;"ReBISR: A Reconfigurable Built-In Self-Repair Scheme for Random Access Memories in SOCs.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017906";0
journals/tvlsi/MartinS01;article;2017-06-09;"Nonideal battery and main memory effects on CPU speed-setting for low power.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920816";0
journals/tvlsi/HanWB14;article;2017-05-18;"0.6-2.7-Gb/s Referenceless Parallel CDR With a Stochastic Dispersion-Tolerant Frequency Acquisition Technique.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2268862";0
journals/tvlsi/ChanKLNP15;article;2017-05-18;"Optimization of Overdrive Signoff in High-Performance and Low-Power ICs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2339848";0
journals/tvlsi/XiaHK15;article;2017-05-18;"Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2314685";0
journals/tvlsi/OlivieriPV04;article;2017-06-09;"Bus-switch coding for reducing power dissipation in off-chip buses.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837998";0
journals/tvlsi/GaoRPXZWM15;article;2017-06-14;"Fault Tolerant Parallel Filters Based on Error Correction Codes.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2308322";0
journals/tvlsi/WangCW10;article;2017-05-18;"An Efficient Multimode Multiplier Supporting AES and Fundamental Operations of Public-Key Cryptosystems.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013958";0
journals/tvlsi/FilipekMMNRST15;article;2017-05-18;"Low-Power Programmable PRPG With Test Compression Capabilities.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2332465";0
journals/tvlsi/LiZ17;article;2017-09-21;"A 30-W 90% Efficiency Dual-Mode Controlled DC-DC Controller With Power Over Ethernet Interface for Power Device.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2662662";0
journals/tvlsi/YaghiniEKB15;article;2017-05-18;"Coupling Mitigation in 3-D Multiple-Stacked Devices.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2379263";0
journals/tvlsi/AgostinelliAES10;article;2017-05-18;"Leakage-Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009633";0
journals/tvlsi/RuanWH08;article;2017-05-18;"Low Power Design of Precomputation-Based Content-Addressable Memory.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915514";0
journals/tvlsi/ChenL07;article;2017-05-18;"A 90-dB Omega 10-Gb/s Optical Receiver Analog Front-End in a 0.18µm CMOS Technology.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893625";0
journals/tvlsi/KumariB11;article;2017-05-18;"Landauer Clocking for Magnetic Cellular Automata (MCA) Arrays.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2036627";0
journals/tvlsi/HanchateR04;article;2006-02-06;"LECTOR: a technique for leakage reduction in CMOS circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/Taherzadeh-Sani15;article;2017-06-14;"A 350-MS/s Continuous-Time Delta-Sigma Modulator With a Digitally Assisted Binary-DAC and a 5-Bits Two-Step-ADC Quantizer in 130-nm CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2352463";0
journals/tvlsi/YuZYZY15;article;2017-05-18;"Many-Core Processors Granularity Evaluation by Considering Performance, Yield, and Lifetime Reliability.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2359076";0
journals/tvlsi/KaizermanFF13;article;2017-05-18;"Subthreshold Dual Mode Logic.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2198678";0
journals/tvlsi/LiXHL10;article;2017-05-18;"X-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019980";0
journals/tvlsi/Saiz-AdalidRGPM15;article;2017-06-14;"MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2357476";0
journals/tvlsi/LeeC08;article;2017-05-18;"Scalable QoS-Aware Memory Controller for High-Bandwidth Packet Memory.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915367";0
journals/tvlsi/LightbodyWW03;article;2017-06-14;"Design of a parameterizable silicon intellectual property core for QR-based RLS filtering.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816142";0
journals/tvlsi/Feng14;article;2017-05-18;"Fast RC Reduction of Flip-Chip Power Grids Using Geometric Templates.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2290104";0
journals/tvlsi/SongAJKK13;article;2017-05-18;"Piecewise Linear Modulation Technique for Spread Spectrum Clock Generation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2210290";0
journals/tvlsi/WimerK14;article;2017-05-18;"Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2253338";0
journals/tvlsi/ChoS95;article;2017-05-18;"A buffer distribution algorithm for high-performance clock net optimization.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365456";0
journals/tvlsi/Parhi05;article;2017-05-18;"Design of multigigabit multiplexer-loop-based decision feedback equalizers.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842935";0
journals/tvlsi/PaulTB06;article;2017-05-18;"Scenario-oriented design for single-chip heterogeneous multiprocessors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878474";0
journals/tvlsi/ChenLC10;article;2017-05-18;"A Low-Cost VLSI Implementation for Efficient Removal of Impulse Noise.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2012263";0
journals/tvlsi/AxelosPG12;article;2017-05-18;"Efficient Memory Repair Using Cache-Based Redundancy.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2170593";0
journals/tvlsi/HussienAEM15;article;2017-06-14;"Energy Aware Mapping for Reconfigurable Wireless MPSoCs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2309013";0
journals/tvlsi/ShinCC01a;article;2017-05-18;"Narrow bus encoding for low-power DSP systems.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953499";0
journals/tvlsi/FarahaniS15;article;2017-05-18;"Design of n-Tier Multilevel Interconnect Architectures by Using Carbon Nanotube Interconnects.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2360713";0
journals/tvlsi/BiesenackKLLMPPRSWD93;article;2017-05-18;"The Siemens high-level synthesis system CALLAS.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238438";0
journals/tvlsi/GjanciC11;article;2017-05-18;"A Hybrid Scheme for On-Chip Voltage Regulation in System-On-a-Chip (SOC).";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2072997";0
journals/tvlsi/NambaII10;article;2017-05-18;"Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2022083";0
journals/tvlsi/OwensKIVBY93;article;2017-05-18;"The design and implementation of the Arithmetic Cube II, a VLSI signal processing system.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250197";0
journals/tvlsi/ArabiKS98;article;2017-05-18;"On chip testing data converters using static parameters.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711312";0
journals/tvlsi/HossainWA94;article;2017-05-18;"Low power design using double edge triggered flip-flops.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285754";0
journals/tvlsi/Christie01;article;2017-05-18;"A differential equation for placement analysis.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974904";0
journals/tvlsi/DasAB14;article;2017-05-18;"Nano Magnetic STT-Logic Partitioning for Optimum Performance.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2236690";0
journals/tvlsi/YangWLWVX08;article;2017-05-18;"Case Study of Reliability-Aware and Low-Power Design.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000460";0
journals/tvlsi/BritoRFFM15;article;2017-06-14;"Quaternary Logic Lookup Table in Standard CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2308302";0
journals/tvlsi/MondalM06;article;2017-05-18;"Accurate Loop Self Inductance Bound for Efficient Inductance Screening.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887837";0
journals/tvlsi/PengKLWW15;article;2017-05-18;"Trainable and Low-Cost SMO Pattern Classifier Implemented via MCMC and SFBS Technologies.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2362150";0
journals/tvlsi/GinesPR17;article;2017-10-05;"Fast Background Calibration of Sampling Timing Skew in SHA-Less Pipeline ADCs.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2718625";0
journals/tvlsi/RadulovQR15;article;2017-05-18;"A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal-Independent Delta-I Noise DfT Scheme.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2298055";0
journals/tvlsi/Bou-SleimanI14;article;2017-05-18;"Dynamic Self-Regulated Charge Pump With Improved Immunity to PVT Variations.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278375";0
journals/tvlsi/ChoSWM11;article;2017-05-18;"Reconfigurable SRAM Architecture With Spatial Voltage Scaling for Low Power Mobile Multimedia Applications.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031468";0
journals/tvlsi/BiMWL17;article;2017-09-21;"Cross-Layer Optimization for Multilevel Cell STT-RAM Caches.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2665543";0
journals/tvlsi/ChakrabartyA16;article;2017-05-18;"Editorial First TVLSI Best AE and Reviewer Awards.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2583178";0
journals/tvlsi/ThirunakkarasuB15;article;2017-05-18;"Built-in Self-Calibration and Digital-Trim Technique for 14-Bit SAR ADCs Achieving ±1 LSB INL.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2321761";0
journals/tvlsi/ChaudhuriW96;article;2017-05-18;"Computing lower bounds on functional units before scheduling.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502199";0
journals/tvlsi/Li13a;article;2017-05-18;"Oscillation and Transition Tests for Synchronous Sequential Circuits.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2230654";0
journals/tvlsi/ShinKLS16;article;2017-05-18;"One-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2409118";0
journals/tvlsi/MoreshetB04;article;2017-05-18;"Effects of speculation on performance and issue queue design.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.834226";0
journals/tvlsi/YangZSL16;article;2017-05-18;"Network-on-Chip for Turbo Decoders.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2390264";0
journals/tvlsi/Abu-RahmaAY10;article;2017-05-18;"Reducing SRAM Power Using Fine-Grained Wordline Pulsewidth Control.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2012511";0
journals/tvlsi/YazdanshenasKIA16;article;2017-06-09;"Designing Low Power and Durable Digital Blocks Using Shadow Nanoelectromechanical Relays.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2553106";0
journals/tvlsi/PatelRSD06;article;2017-05-18;"An asynchronous architecture for modeling intersegmental neural communication.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863762";0
journals/tvlsi/RossiOGM15;article;2017-05-18;"Modeling and Detection of Hotspot in Shaded Photovoltaic Cells.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2333064";0
journals/tvlsi/Pihl00;article;2017-05-18;"Design automation with the TSPC circuit technique: a high-performance wave digital filter.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863628";0
journals/tvlsi/AsgariS04;article;2005-02-08;"A low-power reduced swing global clocking methodology.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/ChangL07;article;2017-05-18;"Two New Techniques Integrated for Energy-Efficient TLB Design.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887813";0
journals/tvlsi/Pomeranz13b;article;2017-05-18;"Broadside and Skewed-Load Tests Under Primary Input Constraints.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2192300";0
journals/tvlsi/KimBNSJ15;article;2017-05-18;"A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2311318";0
journals/tvlsi/FujiwaraNNMMMKY08;article;2017-05-18;"Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000249";0
journals/tvlsi/ShinK04;article;2017-05-18;"Tight integration of timing-driven synthesis and placement of parallel multiplier circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.830914";0
journals/tvlsi/YangCH10;article;2017-05-18;"A Reverse-Encoding-Based On-Chip Bus Tracer for Efficient Circular-Buffer Utilization.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014872";0
journals/tvlsi/PomeranzR08a;article;2017-05-18;"Improving the Transition Fault Coverage of Functional Broadside Tests by Observation Point Insertion.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000453";0
journals/tvlsi/JouCY00;article;2017-05-18;"An adaptive fuzzy logic controller: its VLSI architecture and applications.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820761";1
journals/tvlsi/KuoWHHL11;article;2017-05-18;"A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2045402";0
journals/tvlsi/LiL00;article;2017-05-18;"HML, a novel hardware description language and its translation to VHDL.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820756";0
journals/tvlsi/WirthlinH98;article;2017-05-18;"Improving functional density using run-time circuit reconfiguration [FPGAs].";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678880";0
journals/tvlsi/ChaiCH14;article;2017-05-18;"A 2-D Interpolation-Based QRD Processor With Partial Layer Mapping for MIMO-OFDM Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2297713";0
journals/tvlsi/WuL98;article;2017-05-18;"Algorithm-based low-power transform coding architectures: the multirate approach.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736144";0
journals/tvlsi/GolnariSNG15;article;2017-09-19;"Design and Implementation of Time and Frequency Synchronization in LTE.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2387861";0
journals/tvlsi/LeeNLPLK13;article;2017-06-09;"IsoNet: Hardware-Based Job Queue Management for Many-Core Architectures.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2202699";0
journals/tvlsi/YuanTK98;article;2017-05-18;"Statistical estimation of average power dissipation using nonparametric techniques.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661249";0
journals/tvlsi/BaeP98;article;2017-05-18;"Synthesis of area-efficient and high-throughput rate data format converters.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736143";0
journals/tvlsi/ZhangWZZ17;article;2017-09-21;"28-nm Latch-Type Sense Amplifier Modification for Coupling Suppression.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2649886";0
journals/tvlsi/HenkelE01;article;2017-05-18;"An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924041";0
journals/tvlsi/Nestor93;article;2017-05-18;"Visual register-transfer description of VLSI microarchitectures.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.219909";0
journals/tvlsi/SalmanFSH09;article;2017-05-18;"Identification of Dominant Noise Source and Parameter Sensitivity for Substrate Coupling.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005195";0
journals/tvlsi/LiMN15;article;2017-05-18;"A Method for Improving Power Grid Resilience to Electromigration-Caused via Failures.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2301458";0
journals/tvlsi/ZhengLPML13;article;2017-05-18;"A 5-Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13-µm CMOS.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2232319";0
journals/tvlsi/RabBT14;article;2017-05-18;"Reducing Cost of Yield Enhancement in 3-D Stacked Memories Via Asymmetric Layer Repair Capability.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280593";0
journals/tvlsi/XiangSPBZ10;article;2017-05-18;"An Area-Efficient and Low-Power Multirate Decoder for Quasi-Cyclic Low-Density Parity-Check Codes.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025169";0
journals/tvlsi/BhojJJ13;article;2017-05-18;"3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227848";0
journals/tvlsi/WangW15;article;2017-05-18;"Range Unlimited Delay-Interleaving and -Recycling Clock Skew Compensation and Duty-Cycle Correction Circuit.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2320761";0
journals/tvlsi/LingappanJ07;article;2017-05-18;"Satisfiability-Based Automatic Test Program Generation and Design for Testability for Microprocessors.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.896908";0
journals/tvlsi/HwangW01;article;2017-05-18;"Unified VLSI systolic array design for LZ data compression.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.931226";0
journals/tvlsi/SchurgersCE01;article;2017-05-18;"Memory optimization of MAP turbo decoder algorithms.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924051";0
journals/tvlsi/WangC07a;article;2017-05-18;"A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TED.2007.895247";0
journals/tvlsi/PurohitCMV13;article;2017-05-18;"Throughput/Resource-Efficient Reconfigurable Processor for Multimedia Applications.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2206063";0
journals/tvlsi/KallakuriD07;article;2017-05-18;"Customization of Arbitration Policies and Buffer Space Distribution Using Continuous-Time Markov Decision Processes.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.895003";0
journals/tvlsi/KimL15;article;2017-05-18;"A Semiblind Digital-Domain Calibration of Pipelined A/D Converters via Convex Optimization.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2336472";0
journals/tvlsi/SandhuE16;article;2017-05-18;"A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2496312";0
journals/tvlsi/SjogrenM00;article;2017-06-14;"Interfacing synchronous and asynchronous modules within a high-speed pipeline.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894162";0
journals/tvlsi/LeeHB13;article;2017-05-18;"2.4-GHz 10-Mb/s BFSK Embedded Transmitter With a Stacked-LC DCO for Wireless Testing Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2217765";0
journals/tvlsi/LanYH13;article;2017-05-18;"A High-Efficiency, Wide Workload Range, Digital Off-Time Modulation (DOTM) DC-DC Converter With Asynchronous Power Saving Technique.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2177481";0
journals/tvlsi/GlittasSL16;article;2017-07-27;"A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2504391";0
journals/tvlsi/AhmedRF17;article;2017-09-21;"Overloaded CDMA Crossbar for Network-On-Chip.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2664660";0
journals/tvlsi/WangGBSS17;article;2017-07-26;"Stochastic Implementation and Analysis of Dynamical Systems Similar to the Logistic Map.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2598359";0
journals/tvlsi/HsiehH12b;article;2017-05-18;"Run-Time Reconfiguration of Expandable Cache for Embedded Systems.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2163534";0
journals/tvlsi/SathanurBMMP11;article;2017-05-18;"Fast Computation of Discharge Current Upper Bounds for Clustered Power Gating.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2029276";0
journals/tvlsi/AzarderakhshR12;article;2017-05-18;"Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2158595";0
journals/tvlsi/XuK99;article;2017-05-18;"Accurate prediction of quality metrics for logic level designs targeted toward lookup-table-based FPGAs.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805748";0
journals/tvlsi/AliotoP01;article;2017-05-18;"Power estimation in adiabatic circuits: a simple and accurate model.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953495";0
journals/tvlsi/KrihelyBF13;article;2017-05-18;"Efficiency Optimization of a Step-Down Switched Capacitor Converter for Subthreshold.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2231888";0
journals/tvlsi/YehK01;article;2017-05-18;"Cell-based layout techniques supporting gate-level voltage scaling for low power.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974912";0
journals/tvlsi/SafarianYH05;article;2017-05-18;"Design and analysis of an ultrawide-band distributed CMOS mixer.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844288";0
journals/tvlsi/AlidinaMDGP94;article;2017-06-09;"Precomputation-based sequential logic optimization for low power.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335011";0
journals/tvlsi/GuidoY15;article;2017-06-14;"Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2306176";0
journals/tvlsi/ChenM15;article;2017-05-18;"Microprocessor Aging Analysis and Reliability Modeling Due to Back-End Wearout Mechanisms.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2357756";0
journals/tvlsi/FangCJPT12;article;2017-05-18;"Functional Test-Sequence Grading at Register-Transfer Level.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2163651";0
journals/tvlsi/KangCMR06;article;2017-05-18;"Layout-driven architecture synthesis for high-speed digital filters.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863741";0
journals/tvlsi/ParkMR03;article;2017-05-18;"High-performance FIR filter design based on sharing multiplication.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800529";0
journals/tvlsi/Voyiatzis08;article;2017-05-18;"An Accumulator-Based Compaction Scheme For Online BIST of RAMs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000868";0
journals/tvlsi/PaulP11;article;2017-05-18;"Dynamically Adaptive I-Cache Partitioning for Energy-Efficient Embedded Multitasking.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2066995";0
journals/tvlsi/DiTomasoMKSL13;article;2017-05-18;"Extending the Energy Efficiency and Performance With Channel Buffers, Crossbars, and Topology Analysis for Network-on-Chips.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227283";0
journals/tvlsi/KimLK12;article;2017-05-18;"PVT Variation Tolerant Current Source With On-Chip Digital Self-Calibration.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2109971";0
journals/tvlsi/ChouSA97;article;2017-05-18;"Scheduling tests for VLSI systems under power constraints.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.585217";0
journals/tvlsi/KiasariLJ13;article;2017-05-18;"An Analytical Latency Model for Networks-on-Chip.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2178620";0
journals/tvlsi/ManohararajahCSB07;article;2017-05-18;"Predicting Interconnect Delay for Physical Synthesis in a FPGA CAD Flow.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900744";0
journals/tvlsi/MansourS03a;article;2017-05-18;"High-throughput LDPC decoders.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817545";0
journals/tvlsi/GongWJS15;article;2017-05-18;"TM-RF: Aging-Aware Power-Efficient Register File Design for Modern Microprocessors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2334136";0
journals/tvlsi/FengL17;article;2017-09-21;"Design of an Area-Effcient Million-Bit Integer Multiplier Using Double Modulus NTT.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2691727";0
journals/tvlsi/ChakrabartiM99;article;2017-05-18;"Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784090";0
journals/tvlsi/Garcia-HerreroLDV14;article;2017-06-09;"Multiple-Vote Symbol-Flipping Decoder for Nonbinary LDPC Codes.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2292900";0
journals/tvlsi/DaveLJ99;article;2017-05-18;"COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748204";0
journals/tvlsi/ChangKBKO16;article;2017-05-18;"Design-Time Reliability Enhancement Using Hotspot Identification for RF Circuits.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2428221";0
journals/tvlsi/KoB95;article;2017-05-18;"Short-circuit power driven gate sizing technique for reducing power dissipation.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.407004";0
journals/tvlsi/FerreiraS15;article;2017-05-18;"A 0.25-V 28-nW 58-dB Dynamic Range Asynchronous Delta Sigma Modulator in 130-nm Digital CMOS Process.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2330698";0
journals/tvlsi/KuanWWLG12;article;2017-05-18;"VLSI Design of an SVM Learning Core on Sequential Minimal Optimization Algorithm.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2107533";0
journals/tvlsi/IsmailFN01;article;2017-05-18;"Exploiting the on-chip inductance in high-speed clock distribution networks.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974910";0
journals/tvlsi/ShinGDG08;article;2017-05-18;"An Interactive Design Environment for C-Based High-Level Synthesis of RTL Processors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915390";0
journals/tvlsi/BinLCLHC16;article;2017-05-18;"Predicting Shot-Level SRAM Read/Write Margin Based on Measured Transistor Characteristics.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2418998";0
journals/tvlsi/MohammedD10;article;2017-05-18;"A MIMO Decoder Accelerator for Next Generation Wireless Communications.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025590";0
journals/tvlsi/DaiWJ09;article;2017-05-18;"Analysis of Defect Tolerance in Molecular Crossbar Electronics.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008392";0
journals/tvlsi/XiangWW17;article;2017-07-26;"Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2606248";0
journals/tvlsi/DarakVL13;article;2017-05-18;"Efficient Implementation of Reconfigurable Warped Digital Filters With Variable Low-Pass, High-Pass, Bandpass, and Bandstop Responses.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2203158";0
journals/tvlsi/MukhopadhyayRKC11;article;2017-05-18;"SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2029114";0
journals/tvlsi/PonomarevKEGK03;article;2017-06-09;"Energy-efficient issue queue design.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.814321";0
journals/tvlsi/TotaCRMZ09;article;2017-06-09;"A Case Study for NoC-Based Homogeneous MPSoC Architectures.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011239";0
journals/tvlsi/SultaniaSS05;article;2017-05-18;"Gate oxide leakage and delay tradeoffs for dual-T/sub ox/ circuits.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.862723";0
journals/tvlsi/HsuYW06;article;2017-05-18;"Multi-Symbol-Sliced Dynamically Reconfigurable Reed-Solomon Decoder Design Based on Unified Finite-Field Processing Element.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876102";0
journals/tvlsi/Pomeranz16a;article;2017-05-18;"A Test Selection Procedure for Improving the Accuracy of Defect Diagnosis.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2533444";0
journals/tvlsi/KaulSAK05;article;2017-05-18;"Design and analysis of spatial encoding circuits for peak power reduction in on-chip buses.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859589";0
journals/tvlsi/HuangTC14;article;2017-05-18;"Memory-Hierarchical and Mode-Adaptive HEVC Intra Prediction Architecture for Quad Full HD Video Decoding.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2275571";0
journals/tvlsi/OmanaRGSMMK13;article;2017-05-18;"Faults Affecting Energy-Harvesting Circuits of Self-Powered Wireless Sensors and Their Possible Concurrent Detection.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2230036";0
journals/tvlsi/HwangLKCC15;article;2017-05-18;"A Fast Transient Response Flying-Capacitor Buck-Boost Converter Utilizing Pseudocurrent Dynamic Acceleration Techniques.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2323313";0
journals/tvlsi/AliotoPR10;article;2017-06-09;"A General Power Model of Differential Power Analysis Attacks to Static Logic Circuits.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2015327";0
journals/tvlsi/ChakrabartyMI00;article;2017-05-18;"Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894170";0
journals/tvlsi/BayarY15;article;2017-05-18;"PFMAP: Exploitation of Particle Filters for Network-on-Chip Mapping.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2360791";0
journals/tvlsi/LuCS12;article;2017-06-09;"Fast Power- and Slew-Aware Gated Clock Tree Synthesis.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2168834";0
journals/tvlsi/GalanisDG07;article;2017-05-18;"Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.909812";0
journals/tvlsi/TanC16;article;2017-05-18;"A Fully Integrated Point-of-Load Digital System Supply With PVT Compensation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2448116";0
journals/tvlsi/KallaHH06;article;2017-05-18;"Distance-based recent use (DRU): an enhancement to instruction cache replacement policies for transition energy reduction.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.862716";0
journals/tvlsi/YoonYKK11;article;2017-05-18;"A Dual-Shader 3-D Graphics Processor With Fast 4-D Vector Inner Product Units and Power-Aware Texture Cache.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2038922";0
journals/tvlsi/SinghMMM03;article;2017-05-18;"PITIA: an FPGA for throughput-intensive applications.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810780";0
journals/tvlsi/HanLLL15;article;2017-05-18;"A Fault-Tolerant Technique Using Quadded Logic and Quadded Transistors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2341610";0
journals/tvlsi/SatyanarayanaP00;article;2017-05-18;"Theoretical analysis of word-level switching activity in the presence of glitching and correlation.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831435";0
journals/tvlsi/KocanS01;article;2017-05-18;"ATPG for combinational circuits on configurable hardware.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920827";0
journals/tvlsi/Alioto11;article;2017-05-18;"Comparative Evaluation of Layout Density in 3T, 4T, and MT FinFET Standard Cells.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2040094";0
journals/tvlsi/AhmadiTBM15;article;2017-06-09;"A 0.13-µm CMOS Current-Mode All-Pass Filter for Multi-GHz Operation.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2380820";0
journals/tvlsi/ReviriegoPMO15;article;2017-06-14;"A Synergetic Use of Bloom Filters for Error Detection and Correction.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2311234";0
journals/tvlsi/XuLGCH014;article;2017-05-18;"Test-Quality Optimization for Variable $n$ -Detections of Transition Faults.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278172";0
journals/tvlsi/SrivastavaCB96;article;2017-05-18;"Predictive system shutdown and other architectural techniques for energy efficient programmable computation.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486080";0
journals/tvlsi/QianM16;article;2017-05-18;"Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2544838";0
journals/tvlsi/GreggC07;article;2017-05-18;"Post Silicon Power/Performance Optimization in the Presence of Process Variations Using Individual Well-Adaptive Body Biasing.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893626";0
journals/tvlsi/PavlidisSF11;article;2017-05-18;"Clock Distribution Networks in 3-D Integrated Systems.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2073724";0
journals/tvlsi/HwangP16;article;2017-07-27;"A Comparative Study of the Effectiveness of CPU Consolidation Versus Dynamic Voltage and Frequency Scaling in a Virtualized Multicore Server.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2499601";0
journals/tvlsi/YeeS00;article;2017-05-18;"Clock-delayed domino for dynamic circuit design.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863622";0
journals/tvlsi/LinYV08;article;2017-09-16;"Cost-Effective Triple-Mode Reconfigurable Pipeline FFT/IFFT/2-D DCT Processor.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000676";0
journals/tvlsi/GivargisVH02;article;2017-05-18;"System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chip.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.807764";0
journals/tvlsi/YeR06;article;2017-05-18;"Using Bus-Based Connections to Improve Field-Programmable Gate-Array Density for Implementing Datapath Circuits.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876095";0
journals/tvlsi/TsaoC12;article;2017-05-18;"Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2095892";0
journals/tvlsi/ChandranSP16;article;2017-05-18;"Area-Aware Cache Update Trackers for Postsilicon Validation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2480378";0
journals/tvlsi/MangeSSTMP98;article;2017-05-18;"Embryonics: a new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711310";0
journals/tvlsi/ChengLH12;article;2017-05-18;"Design of an Error Detection and Data Recovery Architecture for Motion Estimation Testing Applications.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2109972";0
journals/tvlsi/HaoNWY17;article;2017-07-26;"Interconnection Allocation Between Functional Units and Registers in High-Level Synthesis.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2607758";0
journals/tvlsi/FranssenBSCM93;article;2017-05-18;"Modeling multidimensional data and control flow.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238445";1
journals/tvlsi/ChoXC99;article;2017-05-18;"A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766752";0
journals/tvlsi/Namgoong16;article;2017-05-18;"An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop.";"";"2016";"IEEE Trans. VLSI Syst.";None;0
journals/tvlsi/ZhuLYYW15;article;2017-05-18;"A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2349652";0
journals/tvlsi/ChoiKL12;article;2017-05-18;"A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2129602";0
journals/tvlsi/WangTC05;article;2017-05-18;"A temperature-insensitive self-recharging circuitry used in DRAMs.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842878";0
journals/tvlsi/LiuK08;article;2017-06-14;"Characterization of a Novel Nine-Transistor SRAM Cell.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915499";0
journals/tvlsi/YoussefAE05;article;2017-05-18;"POMR: a power-aware interconnect optimization methodology.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842901";0
journals/tvlsi/CarbognaniBFKF08;article;2017-05-18;"Transmission Gates Combined With Level-Restoring CMOS Gates Reduce Glitches in Low-Power Low-Frequency Multipliers.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000457";0
journals/tvlsi/TienLGTM97;article;2017-05-18;"Design of a 32 b monolithic microprocessor based on GaAs HMESFET technology.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.585228";0
journals/tvlsi/YehCW12;article;2017-05-18;"Towards Process Variation-Aware Power Gating.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2169435";0
journals/tvlsi/KazimirskyTEF17;article;2017-09-21;"A 0.65-V, 500-MHz Integrated Dynamic and Static RAM for Error Tolerant Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2712613";0
journals/tvlsi/RezaiK15;article;2017-09-16;"High-Throughput Modular Multiplication and Exponentiation Algorithms Using Multibit-Scan-Multibit-Shift Technique.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2355854";0
journals/tvlsi/DaiYC08;article;2017-05-18;"Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917540";0
journals/tvlsi/KimCKM16;article;2017-05-18;"Built-In Self-Test Methodology With Statistical Analysis for Electrical Diagnosis of Wearout in a Static Random Access Memory Array.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2513369";0
journals/tvlsi/YoungCH04;article;2017-05-18;"Placement constraints in floorplan design.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.830915";0
journals/tvlsi/OnizawaKSAKH17;article;2017-10-11;"Area/Energy-Efficient Gammatone Filters Based on Stochastic Computation.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2687404";0
journals/tvlsi/SimunicBG04;article;2005-02-08;"Managing power consumption in networks on chips.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/IraniSSG05;article;2017-05-18;"An overview of the competitive and adversarial approaches to designing dynamic power management strategies.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.862725";0
journals/tvlsi/RosenfeldF11;article;2017-05-18;"A Distributed Filter Within a Switching Converter for Application to 3-D Integrated Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2045601";0
journals/tvlsi/Pomeranz12;article;2017-05-18;"Gradual Diagnostic Test Generation and Observation Point Insertion Based on the Structural Distance Between Indistinguished Fault Pairs.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2138729";0
journals/tvlsi/WangZWYLPT13;article;2017-05-18;"SPREAD: A Streaming-Based Partially Reconfigurable Architecture and Programming Model.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2231101";0
journals/tvlsi/MaanKSJ15;article;2017-06-09;"Memristive Threshold Logic Circuit Design of Fast Moving Object Detection.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2359801";0
journals/tvlsi/ChoiKKKLL11;article;2017-05-18;"A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2036433";0
journals/tvlsi/ZhaiPNHORMHASB09;article;2017-05-18;"Energy-Efficient Subthreshold Processor Design.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2007564";0
journals/tvlsi/BodheAPV16;article;2017-05-18;"Diagnostic Fail Data Minimization Using an N-Cover Algorithm.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2432717";0
journals/tvlsi/AberbourHMVG98;article;2017-05-18;"On portable macrocell FPU generators for division and square root operators complying to the full IEEE-754 standard.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661253";0
journals/tvlsi/GloriaO95;article;2017-06-09;"Efficient semicustom micropipeline design.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.407007";0
journals/tvlsi/BanerjeeMPBM11;article;2017-05-18;"A Routing-Aware ILS Design Technique.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2078526";0
journals/tvlsi/Burgess05;article;2017-05-18;"Prenormalization rounding in IEEE floating-point operations using a flagged prefix adder.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840764";0
journals/tvlsi/RahmaniRM17;article;2017-07-26;"Postsilicon Trace Signal Selection Using Machine Learning Techniques.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2593902";0
journals/tvlsi/ChoiGC11;article;2017-05-18;"Signal Acquisition of High-Speed Periodic Signals Using Incoherent Sub-Sampling and Back-End Signal Reconstruction Algorithms.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2048135";0
journals/tvlsi/BolAFL09;article;2017-06-09;"Interests and Limitations of Technology Scaling for Subthreshold Logic.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005413";0
journals/tvlsi/PengL05;article;2017-05-18;"Non-RAM-based architectural designs of wavelet-based digital systems based on novel nonlinear I/O data space transformations.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840405";0
journals/tvlsi/0002K16;article;2017-05-18;"Write Buffer-Oriented Energy Reduction in the L1 Data Cache for Embedded Systems.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2429587";0
journals/tvlsi/KaoL11;article;2017-05-18;"A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2039359";0
journals/tvlsi/LuTH16;article;2017-05-18;"Enhanced Built-In Self-Repair Techniques for Improving Fabrication Yield and Reliability of Embedded Memories.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2523499";0
journals/tvlsi/LiuLWQ12;article;2017-05-18;"Harvesting-Aware Power Management for Real-Time Systems With Renewable Energy.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2159820";0
journals/tvlsi/LiuWQSG12;article;2017-09-16;"A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2142015";0
journals/tvlsi/Tuagi97;article;2017-05-18;"Entropic bounds on FSM switching.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645072";0
journals/tvlsi/BoglioloCMP01;article;2017-05-18;"Parameterized RTL power models for soft macros.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974901";0
journals/tvlsi/WangKJ12;article;2017-05-18;"Secure Multipliers Resilient to Strong Fault-Injection Attacks Using Multilinear Arithmetic Codes.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2147340";0
journals/tvlsi/LiuW15;article;2017-05-18;"Dynamic Statistical-Timing-Analysis-Based VLSI Path Delay Test Pattern Generation.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2352937";0
journals/tvlsi/TabkhiS14;article;2017-05-18;"Application-Guided Power Gating Reducing Register File Static Power.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2293702";0
journals/tvlsi/FengLJZX13;article;2017-05-18;"Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2204909";0
journals/tvlsi/GhoshN95;article;2017-05-18;"Design and realization of high-performance wave-pipelined 8×8 b multiplier in CMOS technology.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365452";0
journals/tvlsi/CerqueiraS17;article;2017-07-27;"Temporarily Fine-Grained Sleep Technique for Near- and Subthreshold Parallel Architectures.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2576280";0
journals/tvlsi/RajendranSK16;article;2017-05-18;"Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2530092";0
journals/tvlsi/ShangFSSZ14;article;2017-05-18;"Single-Port SRAM-Based Transpose Memory With Diagonal Data Mapping for Large Size 2-D DCT/IDCT.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2295116";0
journals/tvlsi/Leung13;article;2017-05-18;"Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211048";0
journals/tvlsi/AceroFLMMPRRTZ17;article;2017-10-11;"Embedded Deterministic Test Points.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2717844";0
journals/tvlsi/NourivandAS12;article;2017-05-18;"Postsilicon Tuning of Standby Supply Voltage in SRAMs to Reduce Yield Losses Due to Parametric Data-Retention Failures.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2093938";0
journals/tvlsi/TsaiLL10;article;2017-05-18;"Design and Analysis of High-Throughput Lossless Image Compression Engine Using VLSI-Oriented FELICS Algorithm.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2007230";0
journals/tvlsi/HongSL12;article;2017-05-18;"Return Data Interleaving for Multi-Channel Embedded CMPs Systems.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2157368";0
journals/tvlsi/Meher09a;article;2017-05-18;"Systolic and Non-Systolic Scalable Modular Designs of Finite Field Multipliers for Reed-Solomon Codec.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006080";0
journals/tvlsi/FiorinPS14;article;2017-06-09;"A Configurable Monitoring Infrastructure for NoC-Based Architectures.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2290102";0
journals/tvlsi/ChouCYTCJC16;article;2017-05-18;"High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2430877";0
journals/tvlsi/HsiehJTC09;article;2017-05-18;"A Low-Power Delay Buffer Using Gated Driver Tree.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004704";0
journals/tvlsi/NajafiS16;article;2017-09-16;"A Fast Fault-Tolerant Architecture for Sauvola Local Image Thresholding Algorithm Using Stochastic Computing.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2415932";0
journals/tvlsi/FanZCL95;article;2017-05-18;"Physical models and algorithms for optoelectronic MCM layout.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365459";0
journals/tvlsi/ChengKLS02;article;2017-05-18;"Toward better wireload models in the presence of obstacles.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994997";0
journals/tvlsi/ZervakisTXSP16;article;2017-05-18;"Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2535398";0
journals/tvlsi/ZhangGCLWMT16;article;2017-05-18;"10-Gb/s Distributed Amplifier-Based VCSEL Driver IC With ESD Protection in 130-nm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2507438";0
journals/tvlsi/WaryM17;article;2017-09-21;"Current-Mode Triline Transceiver for Coded Differential Signaling Across On-Chip Global Interconnects.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2707535";0
journals/tvlsi/HoYLLW09;article;2017-05-18;"Floating-Point FPGA: Architecture and Modeling.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006616";0
journals/tvlsi/GhoshR11;article;2017-05-18;"Novel Low Overhead Post-Silicon Self-Correction Technique for Parallel Prefix Adders Using Selective Redundancy and Adaptive Clocking.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2051169";0
journals/tvlsi/KimLCK17;article;2017-07-26;"Hardware-Efficient Built-In Redundancy Analysis for Memory With Various Spares.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2606499";0
journals/tvlsi/AndersonWR12;article;2017-05-18;"Raising FPGA Logic Density Through Synthesis-Inspired Architecture.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2102781";0
journals/tvlsi/ChoW17;article;2017-09-06;"A 6-mW, 70.1-dB SNDR, and 20-MHz BW Continuous-Time Sigma-Delta Modulator Using Low-Noise High-Linearity Feedback DAC.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2651055";0
journals/tvlsi/RamanujamL12;article;2017-05-18;"Randomized Partially-Minimal Routing: Near-Optimal Oblivious Routing for 3-D Mesh Networks.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2167361";0
journals/tvlsi/SulMP93;article;2017-05-18;"Reliable and fast reconfigurable hierarchical interconnection networks for linear WSI arrays.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238412";0
journals/tvlsi/JeyasinghBA11;article;2017-05-18;"Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031650";0
journals/tvlsi/FuLL12;article;2017-05-18;"Testable Path Selection and Grouping for Faster Than At-Speed Testing.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2099243";0
journals/tvlsi/ShimS06;article;2017-05-18;"Energy-efficient soft error-tolerant digital signal processing.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874359";0
journals/tvlsi/ZhangKJ06;article;2017-05-18;"An automated design tool for analog layouts.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878475";0
journals/tvlsi/WangCWCXY11;article;2017-09-25;"Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2037637";0
journals/tvlsi/WunderlichAH13;article;2017-05-18;"Floating Gate-Based Field Programmable Mixed-Signal Array.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211049";0
journals/tvlsi/HanS14;article;2017-05-18;"Simplifying Clock Gating Logic by Matching Factored Forms.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2271054";0
journals/tvlsi/Garcia-HerreroCVM12;article;2017-06-09;"High-Throughput Interpolator Architecture for Low-Complexity Chase Decoding of RS Codes.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2103961";0
journals/tvlsi/SinghN07;article;2017-05-18;"MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898732";0
journals/tvlsi/Pomeranz13f;article;2017-05-18;"Functional Broadside Templates for Low-Power Test Generation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2228510";0
journals/tvlsi/KerWCC96;article;2017-05-18;"Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.532032";0
journals/tvlsi/PopovichSKF08;article;2017-05-18;"Effective Radii of On-Chip Decoupling Capacitors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000454";0
journals/tvlsi/SuHWLW11;article;2017-05-18;"A Built-in Self-Diagnosis and Repair Design With Fail Pattern Identification for Memories.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2073489";0
journals/tvlsi/WangYBVLC10;article;2017-05-18;"The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008810";0
journals/tvlsi/WongWNH12;article;2017-06-14;"Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2141693";0
journals/tvlsi/DasCR04;article;2005-02-08;"Calibration of Rent's rule models for three-dimensional integrated circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/AmelifardFP08;article;2017-05-18;"Leakage Minimization of SRAM Cells in a Dual-Vt and Dual-Tox Technology.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000459";0
journals/tvlsi/ThorpLT03;article;2017-05-18;"Analysis of blocking dynamic circuits.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816140";0
journals/tvlsi/AnanyiAR09;article;2017-05-18;"Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST Prime Fields.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019415";0
journals/tvlsi/YuA12;article;2017-05-18;"Dual-Layer Adaptive Error Control for Network-on-Chip Links.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2156436";0
journals/tvlsi/KagamiMKTKA16;article;2017-05-18;"Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2418216";0
journals/tvlsi/KapadiaP16;article;2017-05-18;"A System-Level Cosynthesis Framework for Power Delivery and On-Chip Data Networks in Application-Specific 3-D ICs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2399279";0
journals/tvlsi/JevticC10;article;2017-05-18;"Power Estimation of Embedded Multiplier Blocks in FPGAs.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2015326";0
journals/tvlsi/AgarwalKBGR07;article;2017-05-18;"Device-Aware Yield-Centric Dual-V";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898683";0
journals/tvlsi/Stan01;article;2017-05-18;"Low-power CMOS with subvolt supply voltages.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924062";0
journals/tvlsi/ChangS10;article;2017-06-14;"A Low Error and High Performance Multiplexer-Based Truncated Multiplier.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2027327";0
journals/tvlsi/Lin14;article;2017-05-18;"Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2232684";0
journals/tvlsi/SourdisPV08;article;2017-05-18;"Scalable Multigigabit Pattern Matching for Packet Inspection.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912036";0
journals/tvlsi/ChenLC13;article;2017-05-18;"Power-Up Sequence Control for MTCMOS Designs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2187689";0
journals/tvlsi/HsiehCW17;article;2017-09-21;"Cost-Effective Enhancement on Both Yield and Reliability for Cache Designs Based on Performance Degradation Tolerance.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2711924";0
journals/tvlsi/JungSKK11;article;2017-05-18;"A 140 Mb/s to 1.96 Gb/s Referenceless Transceiver With 7.2 mus Frequency Acquisition Time.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2047953";0
journals/tvlsi/LuCL11;article;2017-05-18;"Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2036184";0
journals/tvlsi/LinYW17;article;2017-05-18;"Efficient Soft Cancelation Decoder Architectures for Polar Codes.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2577883";0
journals/tvlsi/DimitrakopoulosGMN08;article;2017-06-14;"Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000458";0
journals/tvlsi/Zhang06;article;2017-05-18;"Reduced Complexity Interpolation Architecture for Soft-Decision Reed&#8211;Solomon Decoding.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884177";0
journals/tvlsi/ZarrinehUC01;article;2017-05-18;"Automatic generation and compaction of March tests for memory arrays.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974898";0
journals/tvlsi/ChenHK94;article;2017-05-18;"MULTIPAR: behavioral partition for synthesizing multiprocessor architectures.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273146";0
journals/tvlsi/ChenBSZ14;article;2017-05-18;"Design and Evaluation of Confidence-Driven Error-Resilient Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2277351";0
journals/tvlsi/KhursheedSAWC14;article;2017-05-18;"Delay Test for Diagnosis of Power Switches.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2239319";0
journals/tvlsi/PengHKZ13;article;2017-05-18;"Design and Implementation of a Low-Complexity Symbol Detector for Sparse Channels.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211902";0
journals/tvlsi/LeeMP10;article;2017-06-09;"Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over GF(2";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020593";0
journals/tvlsi/ChuangLS13;article;2017-05-18;"Constant Delay Logic Style.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2189423";0
journals/tvlsi/DorostiTFS16;article;2017-09-16;"Ultralow-Energy Variation-Aware Design: Adder Architecture Study.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2426113";0
journals/tvlsi/BlightM93;article;2017-05-18;"An adaptive message passing environment for water scale systems.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250203";0
journals/tvlsi/HeydariM04;article;2017-05-18;"Design of ultrahigh-speed low-voltage CMOS CML buffers and latches.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.833663";0
journals/tvlsi/Tanzawa12;article;2017-05-18;"A Behavior Model of an On-Chip High Voltage Generator for Fast, System-Level Simulation.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2176762";0
journals/tvlsi/NazarianFP11;article;2017-05-18;"Accurate Timing and Noise Analysis of Combinational and Sequential Logic Cells Using Current Source Modeling.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2024945";0
journals/tvlsi/TakachW95;article;2017-05-18;"Scheduling constraint generation for communicating processes.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386222";0
journals/tvlsi/IngemarssonKQG17;article;2017-09-21;"Efficient FPGA Mapping of Pipeline SDF FFT Cores.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2710479";0
journals/tvlsi/KaoWL10;article;2017-05-18;"A High-Performance Three-Engine Architecture for H.264/AVC Fractional Motion Estimation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013629";0
journals/tvlsi/DaoudN11;article;2017-05-18;"Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2038390";0
journals/tvlsi/OmanaRFMTG17;article;2017-07-27;"Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2572606";0
journals/tvlsi/CortadellaT09;article;2017-06-09;"Guest Editorial: Special Section on Asynchronous Circuits and Systems.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2022864";0
journals/tvlsi/X07;article;2017-05-18;"Guest Editorial System-Level Interconnect Prediction.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900756";0
journals/tvlsi/HuangH014;article;2017-05-18;"Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2239318";0
journals/tvlsi/AgarwalRSB07;article;2017-05-18;"Parametric Yield Analysis and Optimization in Leakage Dominated Technologies.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898625";0
journals/tvlsi/RamanP96;article;2017-05-18;"Performance-driven MCM partitioning through an adaptive genetic algorithm.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.544408";0
journals/tvlsi/FuketaHMO10;article;2017-05-18;"Transistor Variability Modeling and its Validation With Ring-Oscillation Frequencies for Body-Biased Subthreshold Circuits.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020594";0
journals/tvlsi/TangP16;article;2017-05-18;"Unequal-Error-Protection Error Correction Codes for the Embedded Memories in Digital Signal Processors.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2497368";0
journals/tvlsi/LiuBG12;article;2017-05-18;"VLSI Architecture of Arithmetic Coder Used in SPIHT.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2109068";0
journals/tvlsi/BasuSCR17;article;2017-09-21;"IcoNoClast: Tackling Voltage Noise in the NoC Power Supply Through Flow-Control and Routing Algorithms.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2673808";0
journals/tvlsi/ChenSHTCC12;article;2017-06-09;"Visual Vocabulary Processor Based on Binary Tree Architecture for Real-Time Object Recognition in Full-HD Resolution.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2170203";0
journals/tvlsi/LiuAPR09;article;2017-05-18;"Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2012054";0
journals/tvlsi/ChenSJ99;article;2017-05-18;"COBRA: a 100-MOPS single-chip programmable and expandable FFT.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766744";0
journals/tvlsi/AlimohammadF14;article;2017-05-18;"FPGA-Based Bit Error Rate Performance Measurement of Wireless Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2276010";0
journals/tvlsi/PanLSXZZ13;article;2017-05-18;"Exploring the Use of Emerging Nonvolatile Memory Technologies in Future FPGAs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2195786";0
journals/tvlsi/HongPM06;article;2017-05-18;"Design and implementation of a high-speed matrix multiplier based on word-width decomposition.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874302";0
journals/tvlsi/ChengHCL11;article;2017-05-18;"A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2049387";0
journals/tvlsi/SunZLDZ016;article;2017-07-27;"Exploiting Intracell Bit-Error Characteristics to Improve Min-Sum LDPC Decoding for MLC NAND Flash-Based Storage in Mobile Device.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2535224";0
journals/tvlsi/WangW10a;article;2017-05-18;"A Mesh-Structured Scalable IPsec Processor.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016102";0
journals/tvlsi/PerriCC02;article;2017-06-09;"VLSI circuits for low-power high-speed asynchronous addition.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801567";0
journals/tvlsi/StanB97;article;2017-05-18;"Low-power encodings for global communication in CMOS VLSI.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645071";0
journals/tvlsi/ChampacAF10;article;2017-05-18;"Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2010398";0
journals/tvlsi/CastilloMGPL07;article;2017-06-09;"IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.896914";0
journals/tvlsi/YanS06;article;2017-05-18;"A New Delay Test Based on Delay Defect Detection Within Slack Intervals (DDSI).";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886415";0
journals/tvlsi/PaulJK09;article;2017-05-18;"A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003481";0
journals/tvlsi/XiongLY16;article;2017-07-27;"A Multimode Area-Efficient SCL Polar Decoder.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2557806";0
journals/tvlsi/LeongL03;article;2017-05-18;"A variable-radix digit-serial design methodology and its application to the discrete cosine transform.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.811099";0
journals/tvlsi/HariKKVM08;article;2017-05-18;"Automatic Constraint Based Test Generation for Behavioral HDL Models.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917424";0
journals/tvlsi/TaghaviABH16;article;2017-06-09;"A Stagger-Tuned Transimpedance Amplifier.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2454448";0
journals/tvlsi/AndreiEJSOP11;article;2017-05-18;"Quasi-Static Voltage Scaling for Energy Minimization With Time Constraints.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2030199";0
journals/tvlsi/LeeLLJ17;article;2017-09-21;"An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s Chip-to-Chip Interfaces With Source-Synchronous Clock.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2639289";0
journals/tvlsi/CongK94;article;2017-05-18;"Simultaneous driver and wire sizing for performance and power optimization.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335010";0
journals/tvlsi/LeeV12;article;2017-05-18;"Boolean Functions Over Nano-Fabrics: Improving Resilience Through Coding.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2166417";0
journals/tvlsi/ZhangC11;article;2017-05-18;"Reduced-Complexity Decoder Architecture for Non-Binary LDPC Codes.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2047956";0
journals/tvlsi/ChakradharBRP96;article;2017-05-18;"Synthesis of initializable asynchronous circuits.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502197";0
journals/tvlsi/BouganisPC10;article;2017-06-09;"Exploration of Heterogeneous FPGAs for Mapping Linear Projection Designs.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2012510";0
journals/tvlsi/MbayeBSP12;article;2017-05-18;"Loop Acceleration Exploration for ASIP Architecture.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2107923";0
journals/tvlsi/LiYHW05;article;2017-05-18;"A built-in self-repair design for RAMs with 2-D redundancy.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848824";0
journals/tvlsi/LiDHZM15;article;2017-05-18;"Two-Port PCM Architecture for Network Processing.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2360801";0
journals/tvlsi/DaiCYHH13;article;2017-05-18;"1-V Low-Power Programmable Rail-to-Rail Operational Amplifier With Improved Transconductance Feedback Technique.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2220387";0
journals/tvlsi/MuhammadSB01;article;2017-06-09;"Speed, power, area, and latency tradeoffs in adaptive FIR filtering for PRML read channels.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920818";0
journals/tvlsi/ZhaoSXMPCH16;article;2017-05-18;"An All-Digital Gigahertz Class-S Transmitter in a 65-nm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2446131";0
journals/tvlsi/KobayashiKESKSMH98;article;2017-05-18;"Low-power and high-quality signal transmission baseband LSIC for personal communications.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736142";0
journals/tvlsi/AndreiEPSH07;article;2017-05-18;"Energy Optimization of Multiprocessor Systems on Chip by Voltage Selection.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891101";0
journals/tvlsi/AndersonN09;article;2017-05-18;"Low-Power Programmable FPGA Routing Circuitry.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017443";0
journals/tvlsi/KuangWH10;article;2017-05-18;"Variable-Latency Floating-Point Multipliers for Low-Power Applications.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025167";0
journals/tvlsi/Caro13;article;2017-06-09;"Glitch-Free NAND-Based Digitally Controlled Delay-Lines.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2181547";0
journals/tvlsi/ChenH13;article;2017-05-18;"Energy-Efficient Digital Signal Processing via Voltage-Overscaling-Based Residue Number System.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2205953";0
journals/tvlsi/KocanS02;article;2017-05-18;"Correction to "ATPG for combinational circuits on configurable hardware".";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043340";0
journals/tvlsi/DasK08;article;2017-05-18;"A Novel Hybrid Parallel-Prefix Adder Architecture With Efficient Timing-Area Characteristic.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915507";0
journals/tvlsi/ChoiS08;article;2017-05-18;"Speculative Carry Generation With Prefix Adder.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915502";0
journals/tvlsi/SaraswatAN05;article;2017-05-18;"Global Passivity Enforcement Algorithm for Macromodels of Interconnect Subnetworks Characterized by Tabulated Data.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850098";0
journals/tvlsi/AkhbarizadehNVB06;article;2017-05-18;"A nonredundant ternary CAM circuit for network search engines.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.871760";0
journals/tvlsi/SinhaIC03;article;2017-05-18;"Instruction level and operating system profiling for energy exposed software.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.819569";0
journals/tvlsi/ChongGC05;article;2017-05-18;"A micropower low-voltage multiplier with reduced spurious switching.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840765";0
journals/tvlsi/LeeK14;article;2017-05-18;"Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2252473";0
journals/tvlsi/KimKSKCR16;article;2017-05-18;"A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2412657";0
journals/tvlsi/PengYCT13;article;2017-05-18;"Crosstalk- and Process Variations-Aware High-Quality Tests for Small-Delay Defects.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2205026";0
journals/tvlsi/DaiJ17;article;2017-07-27;"Improving Convergence and Simulation Time of Quantum Hydrodynamic Simulation: Application to Extraction of Best 10-nm FinFET Parameter Values.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2564300";0
journals/tvlsi/ShihLL15;article;2017-05-18;"An 80× Analog-Implemented Time-Difference Amplifier for Delay-Line-Based Coarse-Fine Time-to-Digital Converters in 0.18-µm CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2343244";0
journals/tvlsi/MahzoonA17;article;2017-06-09;"OptiFEX: A Framework for Exploring Area-Efficient Floating Point Expressions on FPGAs With Optimized Exponent/Mantissa Widths.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2570252";0
journals/tvlsi/HuangJSC98;article;2017-05-18;"On circuit clustering for area/delay tradeoff under capacity and pin constraints.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736137";0
journals/tvlsi/Reda0009;article;2017-05-18;"Maximizing the Functional Yield of Wafer-to-Wafer 3-D Integration.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003513";0
journals/tvlsi/MahalingamRH08;article;2017-05-18;"A Fuzzy Optimization Approach for Variation Aware Power Minimization During Gate Sizing.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000597";0
journals/tvlsi/WuZ11;article;2017-05-18;"Design Techniques to Facilitate Processor Power Delivery in 3-D Processor-DRAM Integrated Systems.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2053565";0
journals/tvlsi/LinCYH14;article;2017-05-18;"Pulsed-Latch Utilization for Clock-Tree Power Optimization.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2252211";0
journals/tvlsi/SheikhEES17;article;2017-07-27;"A Fault Tolerance Technique for Combinational Circuits Based on Selective-Transistor Redundancy.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2569532";0
journals/tvlsi/SVV16;article;2017-05-18;"A Skew-Normal Canonical Model for Statistical Static Timing Analysis.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2501370";0
journals/tvlsi/HsiaoKTHLW13;article;2017-05-18;"Design of Hardware Function Evaluators Using Low-Overhead Nonuniform Segmentation With Address Remapping.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2202295";0
journals/tvlsi/KeaneVBK11;article;2017-05-18;"An Array-Based Test Circuit for Fully Automated Gate Dielectric Breakdown Characterization.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2041258";0
journals/tvlsi/LiuZY15;article;2017-05-18;"A High-SFDR 14-bit 500 MS/s Current-Steering D/A Converter in 0.18~µm CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2386332";0
journals/tvlsi/KwonL01;article;2017-05-18;"Highly parallel and energy-efficient exhaustive minimum distance search engine using hybrid digital/analog circuit techniques.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953505";0
journals/tvlsi/SunSMAT16;article;2017-09-28;"LBA Scrambler: A NAND Flash Aware Data Management Scheme for High-Performance Solid-State Drives.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2396515";0
journals/tvlsi/NguyenXTNHB17;article;2017-09-21;"On the Implementation of Computation-in-Memory Parallel Adder.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2690571";0
journals/tvlsi/CongD94;article;2017-05-18;"On area/depth trade-off in LUT-based FPGA technology mapping.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285741";0
journals/tvlsi/YeLCNC11;article;2017-05-18;"Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2043694";0
journals/tvlsi/KangCLK14;article;2017-05-18;"A BIRA for Memories With an Optimal Repair Rate Using Spare Memories for Area Reduction.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2288637";0
journals/tvlsi/LeeS14;article;2017-05-18;"Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2283853";0
journals/tvlsi/PomeranzR11;article;2017-05-18;"Fixed-State Tests for Delay Faults in Scan Designs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2030811";0
journals/tvlsi/BravoMLJGM08;article;2017-06-14;"Novel HW Architecture Based on FPGAs Oriented to Solve the Eigen Problem.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001939";0
journals/tvlsi/KhalilKKIKD08;article;2017-05-18;"Accurate Estimation of SRAM Dynamic Stability.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001941";0
journals/tvlsi/GopeRJ07;article;2017-05-18;"Speeding Up PEEC Partial Inductance Computations Using a QR-Based Algorithm.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891089";0
journals/tvlsi/YuP10;article;2017-05-18;"Low-Cost and Energy-Efficient Distributed Synchronization for Embedded Multiprocessors.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2022361";0
journals/tvlsi/KhouriLJ05;article;2017-05-18;"Memory binding for performance optimization of control-flow intensive behavioral descriptions.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844292";1
journals/tvlsi/SinghB04;article;2017-05-18;"An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827566";0
journals/tvlsi/WhiteE00;article;2017-05-18;"Low-power design of decimation filters for a digital IF receiver.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845900";0
journals/tvlsi/MehrTS16;article;2017-06-09;"Toward Solving Multichannel RF-SoC Integration Issues Through Digital Fractional Division.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2436979";0
journals/tvlsi/LafruitCCM99;article;2017-05-18;"An efficient VLSI architecture for 2-D wavelet image coding with novel image scan.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748201";0
journals/tvlsi/LuF08;article;2017-05-18;"Automatic Processor Customization for Zero-Overhead Online Software Verification.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002047";0
journals/tvlsi/RoyN94;article;2017-05-18;"Automatic synthesis of FPGA channel architecture for routability and performance.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335018";0
journals/tvlsi/ZhangT17;article;2017-09-21;"Low-Complexity Transformed Encoder Architectures for Quasi-Cyclic Nonbinary LDPC Codes Over Subfields.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2630055";0
journals/tvlsi/Lee16;article;2017-05-18;"An Auto-Reconfigurable 2×4× AC-DC Regulator for Wirelessly Powered Biomedical Implants With 28% Link Efficiency Enhancement.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2452918";0
journals/tvlsi/Efthymiou10;article;2017-05-18;"Initialization-Based Test Pattern Generation for Asynchronous Circuits.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013470";0
journals/tvlsi/Favalli05;article;2017-06-09;"A fuzzy model for path delay fault detection.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853608";0
journals/tvlsi/XuSWCZ11;article;2017-05-18;"Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM).";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2035509";0
journals/tvlsi/KimKKLLY09;article;2017-05-18;"81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011226";0
journals/tvlsi/SimRL16;article;2017-05-18;"Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2520491";0
journals/tvlsi/ZhangP05;article;2017-05-18;"Fast factorization architecture in soft-decision Reed-Solomon decoding.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842914";0
journals/tvlsi/HoLCK17;article;2017-06-14;"Antiwear Leveling Design for SSDs With Hybrid ECC Capability.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2589318";0
journals/tvlsi/ChoudharyM09;article;2017-06-09;"Power Management of Voltage/Frequency Island-Based Systems Using Hardware-Based Methods.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005309";0
journals/tvlsi/WoodR98;article;2017-05-18;"FPGA routing and routability estimation via Boolean satisfiability.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678873";0
journals/tvlsi/KimHG16;article;2017-05-18;"Integrated Floating-Gate Programming Environment for System-Level ICs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2504118";0
journals/tvlsi/KoobUCE11;article;2017-06-14;"Design and Characterization of a Multilevel DRAM.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2051569";0
journals/tvlsi/LeeKK12;article;2017-05-18;"Energy-Aware Video Encoding for Image Quality Improvement in Battery-Operated Surveillance Camera.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2102055";0
journals/tvlsi/FountainDCTM98;article;2017-05-18;"The use of nanoelectronic devices in highly parallel computing systems.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661242";0
journals/tvlsi/JiaM08;article;2017-05-18;"A BIST Circuit for DLL Fault Detection.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001732";0
journals/tvlsi/PaikPC08;article;2017-05-18;"Adaptive Cooling of Integrated Circuits Using Digital Microfluidics.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915434";0
journals/tvlsi/ZhanOGZ016;article;2017-05-18;"Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2536747";0
journals/tvlsi/MotamanG16;article;2017-05-18;"Adaptive Write and Shift Current Modulation for Process Variation Tolerance in Domain Wall Caches.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2437283";0
journals/tvlsi/LinC15;article;2017-05-18;"High-Endurance Hybrid Cache Design in CMP Architecture With Cache Partitioning and Access-Aware Policies.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2361150";0
journals/tvlsi/TsaiC11;article;2017-05-18;"Energy-Efficient Trace Reuse Cache for Embedded Processors.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2055908";0
journals/tvlsi/MukhopadhyayMNO16;article;2017-05-18;"Dual-Calibration Technique for Improving Static Linearity of Thermometer DACs for I/O.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2424954";0
journals/tvlsi/SomasekharR98;article;2017-05-18;"LVDCSL: a high fan-in, high-performance, low-voltage differential current switch logic family.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736130";0
journals/tvlsi/NejatAA15;article;2017-06-09;"Dynamic Flip-Flop Conversion: A Time-Borrowing Method for Performance Improvement of Low-Power Digital Circuits Prone to Variations.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2366918";0
journals/tvlsi/TorresV17;article;2017-09-16;"A Fast and Low-Complexity Operator for the Computation of the Arctangent of a Complex Number.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2700519";0
journals/tvlsi/LinY13;article;2017-05-18;"Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2218839";0
journals/tvlsi/PomeranzR11e;article;2017-05-18;"Reducing the Storage Requirements of a Test Sequence by Using One or Two Background Vectors.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2055588";0
journals/tvlsi/MarrDHA13;article;2017-06-14;"Scaling Energy Per Operation via an Asynchronous Pipeline.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2178126";0
journals/tvlsi/YuL09;article;2017-05-18;"Implementing Multiphase Resonant Clocking on a Finite-Impulse Response Filter.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006477";0
journals/tvlsi/JiangC01;article;2017-05-18;"Vector generation for power supply noise estimation and verification of deep submicron designs.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924055";0
journals/tvlsi/MyjakD08;article;2017-06-09;"A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912080";0
journals/tvlsi/SavirP94;article;2017-05-18;"On broad-side delay test.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311647";0
journals/tvlsi/GrzeszczakMP96;article;2017-05-18;"VLSI implementation of discrete wavelet transform.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.544407";0
journals/tvlsi/YaoB17;article;2017-07-27;"VLSI Extreme Learning Machine: A Design Space Exploration.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2558842";0
journals/tvlsi/KimJNLK03;article;2017-05-18;"Noise-aware interconnect power optimization in domino logic synthesis.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801630";0
journals/tvlsi/ChengDGHJKMMRT15;article;2017-05-18;"Scan Test Bandwidth Management for Ultralarge-Scale System-on-Chip Architectures.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2332469";0
journals/tvlsi/KimHK05;article;2017-05-18;"A digit-serial multiplier for finite field GF(2/sup m/).";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842923";0
journals/tvlsi/HanYLPOP12;article;2017-05-18;"A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its Application.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2104333";0
journals/tvlsi/RamkumarK12;article;2017-05-18;"Low-Power and Area-Efficient Carry Select Adder.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2101621";0
journals/tvlsi/Todri-SanialKGBDV14;article;2017-06-09;"Globally Constrained Locally Optimized 3-D Power Delivery Networks.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2283800";0
journals/tvlsi/TsutsuiM98;article;2017-05-18;"ANT-on-YARDS: FPGA/MPU hybrid architecture for telecommunication data processing.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678868";0
journals/tvlsi/HoltmannE93;article;2017-05-18;"Experiments with low-level speculative computation based on multiple branch prediction.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238440";0
journals/tvlsi/GuanFL12;article;2017-05-18;"Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2105512";0
journals/tvlsi/StaszewskiSWJHKLMB05;article;2017-06-09;"SoC with an integrated DSP and a 2.4-GHz RF transmitter.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859587";0
journals/tvlsi/TangHWZ12;article;2017-05-18;"A Nonbinary LDPC Decoder Architecture With Adaptive Message Control.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2165346";0
journals/tvlsi/LinXY16;article;2017-05-18;"A High Throughput List Decoder Architecture for Polar Codes.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2499777";0
journals/tvlsi/Renteria-MejiaV17;article;2017-09-16;"High-Throughput Ring-LWE Cryptoprocessors.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2697841";0
journals/tvlsi/ZhangLL11;article;2017-05-18;"Path Delay Test Generation Toward Activation of Worst Case Coupling Effects.";"";"2011";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/ZhangZ17;article;2017-08-29;"Hardware Implementation for Real-Time Haze Removal.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2622404";0
journals/tvlsi/Maymandi-NejadS06;article;2017-06-09;"DTMOS Technique for Low-Voltage Analog Circuits.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884174";0
journals/tvlsi/LimLGSDD05;article;2017-05-18;"Extracting secret keys from integrated circuits.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859470";0
journals/tvlsi/LiouYCTHLLS14;article;2017-05-18;"Monolithic Low-EMI CMOS DC-DC Boost Converter for Portable Applications.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2243927";0
journals/tvlsi/JouKSC02;article;2017-05-18;"Design of a dynamic pipelined architecture for fuzzy color correction.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808458";0
journals/tvlsi/Svensson02;article;2017-05-18;"Electrical interconnects revitalized.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801624";0
journals/tvlsi/MandalCG00;article;2017-05-18;"GABIND: a GA approach to allocation and binding for the high-level synthesis of data paths.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902270";0
journals/tvlsi/Zhang16;article;2017-05-18;"A Practical Logic Obfuscation Technique for Hardware Security.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2437996";0
journals/tvlsi/KittitornkunH03;article;2017-05-18;"Mapping deep nested do-loop DSP algorithms to large scale FPGA array structures.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801622";0
journals/tvlsi/BhagavatulaJ17;article;2017-07-26;"Variation Resilient Power Sensor With an 80-ns Response Time for Fine-Grained Power Management.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2588322";0
journals/tvlsi/KimAK13;article;2017-06-09;"Exploiting Replicated Cache Blocks to Reduce L2 Cache Leakage in CMPs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2220791";0
journals/tvlsi/KahngKKS13;article;2017-05-18;"Enhancing the Efficiency of Energy-Constrained DVFS Designs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2219084";0
journals/tvlsi/ReviriegoPM13;article;2017-06-09;"Concurrent Error Detection for Orthogonal Latin Squares Encoders and Syndrome Computation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2230655";0
journals/tvlsi/Liu-JimenezSF11;article;2017-06-09;"Iris Biometrics for Embedded Systems.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2033701";0
journals/tvlsi/ZhaoYLFL17;article;2017-09-21;"Interspike-Interval-Based Analog Spike-Time-Dependent Encoder for Neuromorphic Processors.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2683260";0
journals/tvlsi/Pomeranz14c;article;2017-05-18;"Low-Power Diagnostic Test Sets for Transition Faults Based on Functional Broadside Tests.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2290768";0
journals/tvlsi/LinCT16;article;2017-05-18;"A 0.5 V 1.28-MS/s 4.68-fJ/Conversion-Step SAR ADC With Energy-Efficient DAC and Trilevel Switching Scheme.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2448575";0
journals/tvlsi/GhavamiRPP13;article;2017-05-18;"Statistical Functional Yield Estimation and Enhancement of CNFET-Based VLSI Circuits.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2197765";0
journals/tvlsi/LenartO06;article;2017-05-18;"Architectures for Dynamic Data Scaling in 2/4/8K Pipeline FFT Cores.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886407";0
journals/tvlsi/PopEPP04;article;2017-05-18;"Scheduling and mapping in an incremental design methodology for distributed real-time embedded systems.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.831467";0
journals/tvlsi/OhP10;article;2017-05-18;"Low-Complexity Switch Network for Reconfigurable LDPC Decoders.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2007736";0
journals/tvlsi/LaiW97;article;2017-05-18;"Hierarchical interconnection structures for field programmable gate arrays.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.585219";0
journals/tvlsi/GadN04;article;2017-05-18;"Efficient simulation of nonuniform transmission lines using integrated congruence transform.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837988";0
journals/tvlsi/SrinivasVP94;article;2017-05-18;"A C-testable carry-free divider.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335015";0
journals/tvlsi/BodhePAV17;article;2017-09-21;"Reordering Tests for Efficient Fail Data Collection and Tester Time Reduction.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2628321";0
journals/tvlsi/MullerBJ09;article;2017-05-18;"From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003164";0
journals/tvlsi/ShrivastavaKBV10;article;2017-05-18;"Reducing Functional Unit Power Consumption and its Variation Using Leakage Sensors.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019082";0
journals/tvlsi/MehrabaniE16;article;2017-05-18;"Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2540071";0
journals/tvlsi/ZhangLML11;article;2017-05-18;"Selected Transition Time Adjustment for Tolerating Crosstalk Effects on Network-on-Chip Interconnects.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2062201";0
journals/tvlsi/LeeBS04;article;2005-02-08;"Gate oxide leakage current analysis and reduction for VLSI circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/ChenMB03;article;2017-05-18;"Buffer delay change in the presence of power and ground noise.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812310";0
journals/tvlsi/GuptaS14;article;2017-05-18;"Variation-Aware Variable Latency Design.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265662";0
journals/tvlsi/Wang15;article;2017-05-18;"Low-Voltage, Full-Swing Voltage-Controlled Oscillator With Symmetrical Even-Phase Outputs Based on Single-Ended Delay Cells.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2345277";0
journals/tvlsi/GholipourCSMC16;article;2017-05-18;"Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2406734";0
journals/tvlsi/HeZLCZG15;article;2017-05-18;"High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2386897";0
journals/tvlsi/ChengTYZ16;article;2017-06-14;"Alleviating Through-Silicon-Via Electromigration for 3-D Integrated Circuits Taking Advantage of Self-Healing Effect.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2543260";0
journals/tvlsi/KimP08;article;2017-05-18;"Low-Power and High-Accurate Synchronization for IEEE 802.16d Systems.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001567";0
journals/tvlsi/BhanjaR16;article;2017-05-18;"OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2406953";0
journals/tvlsi/GalCH08;article;2017-05-18;"Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000821";0
journals/tvlsi/MarculescuH08;article;2017-06-09;"Guest Editorial Special Section on Low-Power Electronics and Design.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000343";0
journals/tvlsi/WangXZ15;article;2017-05-18;"Deterministic Random Walk: A New Preconditioner for Power Grid Analysis.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2365409";0
journals/tvlsi/AbolmaaliMKAP17;article;2017-09-21;"Efficient Critical Path Identification Based on Viability Analysis Method Considering Process Variations.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2703623";0
journals/tvlsi/OgasaharaHKO13;article;2017-05-18;"Supply Noise Suppression by Triple-Well Structure.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2192458";0
journals/tvlsi/LeeCKP11;article;2017-05-18;"A Reconfigurable FIR Filter Architecture to Trade Off Filter Performance for Dynamic Power Consumption.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2088142";0
journals/tvlsi/SeoK10;article;2017-05-18;"A New VLSI Architecture of Parallel Multiplier-Accumulator Based on Radix-2 Modified Booth Algorithm.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009113";0
journals/tvlsi/LeeCCL14;article;2017-05-18;"Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2237930";0
journals/tvlsi/MollaalipourN16;article;2017-05-18;"Design and Analysis of a Highly Efficient Linearized CMOS Subharmonic Mixer for Zero and Low-IF Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2504486";0
journals/tvlsi/ChenLHJ13;article;2017-05-18;"STBC-OFDM Downlink Baseband Receiver for Mobile WMAN.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2181965";0
journals/tvlsi/MejiaPFKLHD09;article;2017-05-18;"Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NoCs.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2012010";0
journals/tvlsi/RanjanBOS01;article;2017-05-18;"Fast floorplanning for effective prediction and construction.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924056";0
journals/tvlsi/VaratkarM04;article;2005-02-08;"On-chip traffic modeling and synthesis for MPEG-2 video applications.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/LuY17;article;2017-07-26;"Dynamic Traffic Regulation in NoC-Based Systems.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2584781";0
journals/tvlsi/SrivastavaP95;article;2017-05-18;"Optimum and heuristic transformation techniques for simultaneous optimization of latency and throughput.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365450";0
journals/tvlsi/BalasaZL09;article;2017-05-18;"Signal Assignment to Hierarchical Memory Organizations for Embedded Multidimensional Signal Processing Systems.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003514";0
journals/tvlsi/TorabiJ16;article;2017-05-18;"Low-Power/Cost RNS Comparison via Partitioning the Dynamic Range.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2484618";0
journals/tvlsi/CaoHHKMOSS03;article;2017-05-18;"Improved a priori interconnect predictions and technology extrapolation in the GTX system.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808479";0
journals/tvlsi/WangCP02;article;2017-05-18;"Area-efficient high-speed decoding schemes for turbo decoders.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808451";0
journals/tvlsi/ModarressiTS11;article;2017-05-18;"Application-Aware Topology Reconfiguration for On-Chip Networks.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2066586";0
journals/tvlsi/PomeranzR10d;article;2017-05-18;"Selection of a Fault Model for Fault Diagnosis Based on Unique Responses.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025503";0
journals/tvlsi/MulaGD17;article;2017-09-21;"Algorithm and Architecture Design of Adaptive Filters With Error Nonlinearities.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2702171";0
journals/tvlsi/Ismail11;article;2017-05-18;"Editorial.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2109790";0
journals/tvlsi/WunscheCSW97;article;2017-05-18;"Electro-thermal circuit simulation using simulator coupling.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609870";0
journals/tvlsi/AlimohammadFC11;article;2017-05-18;"Hardware Implementation of Rayleigh and Ricean Variate Generators.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2051465";0
journals/tvlsi/TewksburyC97;article;2017-05-18;"Guest Editorial Foreword to the Special Section on WSI'95.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.1997.555981";0
journals/tvlsi/ChenLL09;article;2017-05-18;"VLSI Implementation of an Edge-Oriented Image Scaling Processor.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003003";0
journals/tvlsi/FengL09;article;2017-05-18;"Performance-Oriented Parameter Dimension Reduction of VLSI Circuits.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002489";0
journals/tvlsi/Abdel-HafeezGP13;article;2017-05-18;"Scalable Digital CMOS Comparator Using a Parallel Prefix Tree.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2222453";0
journals/tvlsi/ChoiLP09;article;2017-05-18;"Introduction to the Special Section on Nanocircuits and Systems.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2015476";0
journals/tvlsi/ShinK93;article;2017-05-18;"A simple yet effective technique for partitioning.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238449";0
journals/tvlsi/PopovichFSH08;article;2017-05-18;"Efficient Distributed On-Chip Decoupling Capacitors for Nanoscale ICs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001735";0
journals/tvlsi/NouraniP00;article;2017-05-18;"Stability-based algorithms for high-level synthesis of digital ASICs.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863623";0
journals/tvlsi/TalpesM05a;article;2017-06-09;"Toward a multiple clock/voltage island design style for power-aware processors.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844305";0
journals/tvlsi/DaRoltNFR14;article;2017-05-18;"Thwarting Scan-Based Attacks on Secure-ICs With On-Chip Comparison.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2257903";0
journals/tvlsi/ZhangMLS14;article;2017-05-18;"Runtime Self-Calibrated Temperature-Stress Cosensor for 3-D Integrated Circuits.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2290132";0
journals/tvlsi/PomeranzR10c;article;2017-05-18;"Switching Activity as a Test Compaction Heuristic for Transition Faults.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2022474";0
journals/tvlsi/Mazumder98;article;2017-05-18;"Guest Editorial Special Section On Impacts Of Emerging Technologies On VLSI Systems.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.1998.661239";0
journals/tvlsi/Popa14;article;2017-05-18;"Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2239670";0
journals/tvlsi/XingJ09;article;2017-05-18;"Multivoltage Multifrequency Low-Energy Synthesis for Functionally Pipelined Datapath.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002684";0
journals/tvlsi/JoynerVZDM01;article;2017-05-18;"Impact of three-dimensional architectures on interconnects in gigascale integration.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974905";0
journals/tvlsi/LiuT07;article;2017-05-18;"Minimum Decoupling Capacitor Insertion in VLSI Power/Ground Supply Networks by Semidefinite and Linear Programs.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.904132";0
journals/tvlsi/YehL99;article;2017-05-18;"Cost-effective VLSI architectures and buffer size optimization for full-search block matching algorithms.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784096";0
journals/tvlsi/HosseinabadyKMP11;article;2017-05-18;"Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2050914";0
journals/tvlsi/NeveS0F04;article;2005-02-08;"Power-delay product minimization in high-performance 64-bit carry-select adders.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/VuilleminBRSTB96;article;2017-05-18;"Programmable active memories: reconfigurable systems come of age.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486081";0
journals/tvlsi/PandeyG07;article;2017-05-18;"Simultaneous On-Chip Bus Synthesis and Voltage Scaling Under Random On-Chip Data Traffic.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903924";0
journals/tvlsi/LiuK07;article;2017-05-18;"PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903947";0
journals/tvlsi/MohantySASC17;article;2017-09-21;"RTN in Scaled Transistors for On-Chip Random Seed Generation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2687762";0
journals/tvlsi/ZhangLFW17;article;2017-09-12;"A 2.4-3.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2619362";0
journals/tvlsi/GhoshVK94;article;2017-05-18;"Distributed control schemes for fast arbitration in large crossbar networks.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273150";1
journals/tvlsi/VenkatachalamK17;article;2017-09-21;"Design of Power and Area Efficient Approximate Multipliers.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2643639";0
journals/tvlsi/ShihW12;article;2017-05-18;"A Highly-Integrated 3-8 GHz Ultra-Wideband RF Transmitter With Digital-Assisted Carrier Leakage Calibration and Automatic Transmit Power Control.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2157842";0
journals/tvlsi/JoshiLD07;article;2017-05-18;"Design and Optimization of On-Chip Interconnects Using Wave-Pipelined Multiplexed Routing.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902209";0
journals/tvlsi/ShengCL11;article;2017-06-14;"A Low-Power and Portable Spread Spectrum Clock Generator for SoC Applications.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2044903";0
journals/tvlsi/ZhangLSLCJ15;article;2017-05-18;"Read Performance: The Newest Barrier in Scaled STT-RAM.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2326797";0
journals/tvlsi/KhurramH12;article;2017-05-18;"A 3-5 GHz Current-Reuse g";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2106229";0
journals/tvlsi/CaoLYYZS17;article;2017-10-19;"Context Management Scheme Optimization of Coarse-Grained Reconfigurable Architecture for Multimedia Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2695493";0
journals/tvlsi/AlizadehS15;article;2017-06-09;"On Temperature Dependency of Delay for Local, Intermediate, and Repeater Inserted Global Copper Interconnects.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2379954";0
journals/tvlsi/KoesterLHPR11;article;2017-05-18;"Design Optimizations for Tiled Partially Reconfigurable Systems.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2044902";0
journals/tvlsi/HarrisN03;article;2017-05-18;"Correction to "statistical clock skew modeling with data delay variations".";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.814663";0
journals/tvlsi/LiCSWC13;article;2017-06-14;"135-MHz 258-K Gates VLSI Design for All-Intra H.264/AVC Scalable Video Encoder.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190536";0
journals/tvlsi/YangCTL16;article;2017-05-18;"Utilization-Aware Self-Tuning Design for TLC Flash Storage Devices.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2538182";0
journals/tvlsi/AliotoPP09;article;2017-05-18;"Analysis and Modeling of Energy Consumption in RLC Tree Circuits.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004546";0
journals/tvlsi/YiLZZ10;article;2017-05-18;"A Novel x -ploiting Strategy for Improving Performance of Test Data Compression.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009873";0
journals/tvlsi/KorenKS94;article;2017-05-18;"A statistical study of defect maps of large area VLSI IC's.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285750";0
journals/tvlsi/JyuMDK93;article;2017-05-18;"Statistical timing analysis of combinational logic circuits.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238423";0
journals/tvlsi/LinS16;article;2017-05-18;"Speculative Lookahead for Energy-Efficient Microprocessors.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2397954";0
journals/tvlsi/GoelS99;article;2017-05-18;"Dynamic algorithm transformations (DAT)-a systematic approach to low-power reconfigurable signal processing.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805753";0
journals/tvlsi/LiLQBR14;article;2017-05-18;"Computation on Stochastic Bit Streams Digital Image Processing Case Studies.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2247429";0
journals/tvlsi/HanDWWL16;article;2017-09-06;"Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2395415";0
journals/tvlsi/SebastiaoRF12;article;2017-06-09;"Integrated Hardware Architecture for Efficient Computation of the $n$-Best Bio-Sequence Local Alignments in Embedded Platforms.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2157541";0
journals/tvlsi/EiseleBSM97;article;2017-05-18;"The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645062";0
journals/tvlsi/Wey96;article;2017-05-18;"Built-in self-test (BIST) design of high-speed carry-free dividers.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486089";0
journals/tvlsi/BahukudumbiOCI09;article;2017-05-18;"Wafer-Level Defect Screening for "Big-D/Small-A" Mixed-Signal SoCs.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006075";0
journals/tvlsi/ZhangWM12;article;2017-06-14;"An On-Demand Queue Management Architecture for a Programmable Traffic Manager.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2162084";0
journals/tvlsi/GanSS15;article;2017-05-18;"Figures-of-Merit to Evaluate the Significance of Switching Noise in Analog Circuits.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2386315";0
journals/tvlsi/YanL09;article;2017-05-18;"Custom Networks-on-Chip Architectures With Multicast Routing.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011240";0
journals/tvlsi/Stroud94;article;2017-05-18;"Reliability of majority voting based VLSI fault-tolerant circuits.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335020";0
journals/tvlsi/AsadiniaAS15;article;2017-05-18;"Variable Resistance Spectrum Assignment in Phase Change Memory Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2363102";0
journals/tvlsi/MukherjeeRFA93;article;2017-05-18;"MARVLE: a VLSI chip for data compression using tree-based codes.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238415";0
journals/tvlsi/EissaSAHEDNA13;article;2017-05-18;"Parametric DFM Solution for Analog Circuits: Electrical-Driven Hotspot Detection, Analysis, and Correction Flow.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2201759";0
journals/tvlsi/ChenHL15;article;2017-05-18;"On the Nonvolatile Performance of Flip-Flop/SRAM Cells With a Single MTJ.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2322511";0
journals/tvlsi/ChenCFW10;article;2017-05-18;"LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013353";0
journals/tvlsi/ZarandiMSH17;article;2017-06-09;"An Efficient Component for Designing Signed Reverse Converters for a Class of RNS Moduli Sets of Composite Form {2";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2577609";0
journals/tvlsi/Ezz-EldinEH16;article;2017-07-27;"Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2434853";0
journals/tvlsi/LiLGWLWT15;article;2017-05-18;"Reconfigurable All-Band RF CMOS Transceiver for GPS/GLONASS/Galileo/Beidou With Digitally Assisted Calibration.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2348593";0
journals/tvlsi/AllecKS10;article;2017-05-18;"An Adaptive Algorithm for Single-Electron Device and Circuit Simulation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020988";0
journals/tvlsi/ZhaoCSP12;article;2017-05-18;"Optimization Techniques for the Synchronization of Concurrent Fluidic Operations in Pin-Constrained Digital Microfluidic Biochips.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2145397";0
journals/tvlsi/ChangCC14;article;2017-05-18;"Practical Routability-Driven Design Flow for Multilayer Power Networks Using Aluminum-Pad Layer.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2264686";0
journals/tvlsi/HanKK13;article;2017-05-18;"Variation-Aware Aging Analysis in Digital ICs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2228886";0
journals/tvlsi/FuZLX17;article;2017-09-21;"Maximizing Common Idle Time on Multicore Processors With Shared Memory.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2669973";0
journals/tvlsi/ChungH14;article;2017-06-14;"Partial Parity Cache and Data Cache Management Method to Improve the Performance of an SSD-Based RAID.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2275737";0
journals/tvlsi/TsaiL11;article;2017-05-18;"A Generalized Conflict-Free Memory Addressing Scheme for Continuous-Flow Parallel-Processing FFT Processors With Rescheduling.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2077314";0
journals/tvlsi/LinWZ06;article;2017-05-18;"Clustering for Processing Rate Optimization.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886399";0
journals/tvlsi/SinghASN07;article;2017-05-18;"Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.904101";0
journals/tvlsi/LuC09;article;2017-05-18;"SEChecker: A Sequential Equivalence Checking Framework Based on Kth Invariants.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005311";0
journals/tvlsi/KrishnaCR99;article;2017-05-18;"Computation of lower bounds for switching activity using decision theory.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748209";0
journals/tvlsi/Mir-Fakhraei96;article;2017-05-18;"ATM switching architectures for wafer-scale integration.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.544411";0
journals/tvlsi/KarmarkarT14;article;2017-05-18;"Error Correction Encoding for Tightly Coupled On-Chip Buses.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2300095";0
journals/tvlsi/LinH10;article;2017-05-18;"Low-Complexity All-Digital Sample Clock Dither for OFDM Timing Recovery.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019079";0
journals/tvlsi/WeyCW08;article;2017-05-18;"Design and Analysis of Isolated Noise-Tolerant (INT) Technique in Dynamic CMOS Circuits.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001563";0
journals/tvlsi/JunsangsriHL16;article;2017-05-18;"Logic-in-Memory With a Nonvolatile Programmable Metallization Cell.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2411258";0
journals/tvlsi/Pomeranz14b;article;2017-05-18;"Low-Power Test Generation by Merging of Functional Broadside Test Cubes.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2275037";0
journals/tvlsi/TanCD15;article;2017-05-18;"A Sub-1-V 65-nm MOS Threshold Monitoring-Based Voltage Reference.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2361766";0
journals/tvlsi/XuZ11;article;2017-05-18;"A Time-Aware Fault Tolerance Scheme to Improve Reliability of Multilevel Phase-Change Memory in the Presence of Significant Resistance Drift.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2052640";0
journals/tvlsi/ZhaoHA15;article;2017-05-18;"Novel Self-Body-Biasing and Statistical Design for Near-Threshold Circuits With Ultra Energy-Efficient AES as Case Study.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2342932";0
journals/tvlsi/HuangNL14;article;2017-06-14;"Optimization Scheme to Minimize Reference Resistance Distribution of Spin-Transfer-Torque MRAM.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2260365";0
journals/tvlsi/WangLK15;article;2017-08-21;"A Parallel Digital VLSI Architecture for Integrated Support Vector Machine Training and Classification.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2343231";0
journals/tvlsi/WuZNNLGRNX12;article;2017-05-18;"Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICs.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2090049";0
journals/tvlsi/ChaLM17;article;2017-09-21;"Negative Bias Temperature Instability and Gate Oxide Breakdown Modeling in Circuits With Die-to-Die Calibration Through Power Supply and Ground Signal Measurements.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2683261";0
journals/tvlsi/BanerjeeRRBM06;article;2017-05-18;"Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884054";0
journals/tvlsi/AlshawiBA15;article;2017-05-18;"Design and Low-Complexity Implementation of Matrix-Vector Multiplier for Iterative Methods in Communication Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2387476";0
journals/tvlsi/LiuLO17;article;2017-10-11;"Architecture Design of a Memory Subsystem for Massive MIMO Baseband Processing.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2732062";0
journals/tvlsi/WangMDC09;article;2017-05-18;"Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003169";0
journals/tvlsi/GubbiA15;article;2017-05-18;"All Digital Energy Sensing for Minimum Energy Tracking.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2320304";0
journals/tvlsi/ChengTH11;article;2017-05-18;"Channel Estimator and Aliasing Canceller for Equalizing and Decoding Non-Cyclic Prefixed Single-Carrier Block Transmission via MIMO-OFDM Modem.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031137";0
journals/tvlsi/TemanV15;article;2017-05-18;"A Fast Modular Method for True Variation-Aware Separatrix Tracing in Nanoscaled SRAMs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2358699";0
journals/tvlsi/ChandraLRD10;article;2017-05-18;"Variation-Aware System-Level Power Analysis.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2021478";0
journals/tvlsi/ChenCW15;article;2017-05-18;"RF Power Management via Energy-Adaptive Modulation for Self-Powered Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2344631";0
journals/tvlsi/Pomeranz13a;article;2017-05-18;"Computing Two-Pattern Test Cubes for Transition Path Delay Faults.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2188727";0
journals/tvlsi/Lu95;article;2017-05-18;"Implementation of micropipelines in enable/disable CMOS differential logic.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386234";0
journals/tvlsi/TongC13;article;2017-05-18;"Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-Line Buffer.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2207413";0
journals/tvlsi/El-MoursyF05a;article;2017-05-18;"Exponentially tapered H-tree clock distribution networks.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853602";0
journals/tvlsi/SuhCS16;article;2017-05-18;"A Low-Power Class-AB Gm-Based Amplifier With Application to an 11-bit Pipelined ADC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2504494";0
journals/tvlsi/ChenLY16;article;2017-05-18;"Design Tradeoffs of Vertical RRAM-Based 3-D Cross-Point Array.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2553123";0
journals/tvlsi/TongZMLLZL17;article;2017-09-21;"Compiler-Guided Parallelism Adaption Based on Application Partition for Power-Gated ILP Processor.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2636419";0
journals/tvlsi/ChenYC15;article;2017-05-18;"Searching for Spectrum Holes: A 400-800 MHz Spectrum Sensing System.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2387283";0
journals/tvlsi/SemeriaSM01;article;2017-06-09;"Synthesis of hardware models in C with pointers and complex data structures.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974889";0
journals/tvlsi/RodopoulosPCS15;article;2017-05-18;"Demonstrating HW-SW Transient Error Mitigation on the Single-Chip Cloud Computer Data Plane.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2309663";0
journals/tvlsi/NoiaPCL15;article;2017-05-18;"Scan Test of Die Logic in 3-D ICs Using TSV Probing.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2306951";0
journals/tvlsi/JoynerZM04;article;2005-02-08;"Global interconnect design in a three-dimensional system-on-a-chip.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/BardineCFP14;article;2017-06-09;"Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2231949";0
journals/tvlsi/ZhaoMGBBK07;article;2017-05-18;"Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893623";0
journals/tvlsi/TugsinavisutHKKB05;article;2017-05-18;"Efficient asynchronous bundled-data pipelines for DCT matrix-vector multiplication.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842908";0
journals/tvlsi/BeerCGCZ15;article;2017-05-18;"Variability in Multistage Synchronizers.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2387391";0
journals/tvlsi/SinghalBSWLNC10;article;2017-05-18;"Modeling and Analysis of the Nonrectangular Gate Effect for Postlithography Circuit Simulation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013630";0
journals/tvlsi/GhoneimaI04;article;2017-05-18;"Utilizing the effect of relative delay on energy dissipation in low-power on-chip buses.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837993";0
journals/tvlsi/MenichelliO09;article;2017-06-09;"Static Minimization of Total Energy Consumption in Memory Subsystem for Scratchpad-Based Systems-on-Chips.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001940";0
journals/tvlsi/KimFBM04;article;2005-02-08;"Circuit and microarchitectural techniques for reducing cache leakage power.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/MohamedLCSM14;article;2017-05-18;"Reliability-Aware Design Flow for Silicon Photonics On-Chip Interconnect.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278383";0
journals/tvlsi/WangPK04;article;2005-02-08;"Pulsed wave interconnect.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/HeoKA07;article;2017-05-18;"Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902211";0
journals/tvlsi/MishraMB15;article;2017-05-18;"VLSI-Assisted Nonrigid Registration Using Modified Demons Algorithm.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2382134";0
journals/tvlsi/MirandaCJM98;article;2017-05-18;"High-level address optimization and synthesis techniques for data-transfer-intensive applications.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736141";0
journals/tvlsi/WuPY08;article;2017-05-18;"Efficient Hierarchical Motion Estimation Algorithm and Its VLSI Architecture.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000526";0
journals/tvlsi/ChenLC16;article;2017-05-18;"A Robust Energy/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High-Density Interconnects.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2409987";0
journals/tvlsi/MuellerS11;article;2017-05-18;"Autonomous, Multilevel Ring Tuning Scheme for Post-Silicon Active Clock Deskewing Over Intra-Die Variations.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2043374";0
journals/tvlsi/KimMY15;article;2017-05-18;"A Redundancy-Based Calibration Technique for High-Speed Digital-to-Analog Converters.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2370042";0
journals/tvlsi/ManikandanKA15;article;2017-05-18;"A Digital Frequency Multiplication Technique for Energy Efficient Transmitters.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2315232";0
journals/tvlsi/MentzeHBW06;article;2017-05-18;"A Scalable High-Voltage Output Driver for Low-Voltage CMOS Technologies.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887812";0
journals/tvlsi/LeHHHMF12;article;2017-05-18;"Experimental Characterization and Analysis of an Asynchronous Approach for Reduction of Substrate Noise in Digital Circuitry.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2100835";0
journals/tvlsi/KimKLK15;article;2017-05-18;"An 11.5 Gb/s 1/4th Baud-Rate CTLE and Two-Tap DFE With Boosted High Frequency Gain in 110-nm CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2314147";0
journals/tvlsi/Cheng0H013;article;2017-05-18;"Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2182067";0
journals/tvlsi/KandemirVIY01;article;2017-05-18;"Influence of compiler optimizations on system power.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974893";0
journals/tvlsi/YuCSSHT10;article;2017-06-09;"Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2024343";0
journals/tvlsi/FangWC99;article;2017-05-18;"EmGen-a module generator for logic emulation applications.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805756";0
journals/tvlsi/VuC16;article;2017-05-18;"A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2480425";0
journals/tvlsi/RaviLJ01;article;2017-05-18;"TAO: regular expression-based register-transfer level testability analysis and optimization.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974896";0
journals/tvlsi/GuKSK08;article;2017-05-18;"Statistical Leakage Estimation of Double Gate FinFET Devices Considering the Width Quantization Property.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.909809";0
journals/tvlsi/EfthymiouBE05;article;2017-05-18;"Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.862722";0
journals/tvlsi/DadgourB10;article;2017-05-18;"A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025591";0
journals/tvlsi/CaoHSKH05;article;2017-05-18;"Impact of on-chip interconnect frequency-dependent R(f)L(f) on digital and RF design.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840399";0
journals/tvlsi/ChakrabortyKBMG01;article;2017-05-18;"A physical design tool for built-in self-repairable RAMs.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924057";0
journals/tvlsi/AtiasTGMF16;article;2017-05-18;"A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2518220";0
journals/tvlsi/JiaoK11;article;2017-06-14;"Ground Bouncing Noise Suppression Techniques for Data Preserving Sequential MTCMOS Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2039761";0
journals/tvlsi/LinC17;article;2017-09-21;"A Processor and Cache Online Self-Testing Methodology for OS-Managed Platform.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2698506";0
journals/tvlsi/ChenC11;article;2017-06-09;"Flexible Hardware Architecture of Hierarchical K-Means Clustering for Large Cluster Number.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2049669";0
journals/tvlsi/CavadiniWT01;article;2017-05-18;"Multiprocessor system for high-resolution image correlation in real time.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.929578";0
journals/tvlsi/ChungW14;article;2017-05-18;"ADC-Based Backplane Receiver Design-Space Exploration.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2275742";0
journals/tvlsi/HwangKKKK13;article;2017-05-18;"A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2188656";0
journals/tvlsi/VelampatiHHJ17;article;2017-09-21;"Floating Gate Nonvolatile Memory Using Individually Cladded Monodispersed Quantum Dots.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2645795";0
journals/tvlsi/Meher09;article;2017-05-18;"On Efficient Implementation of Accumulation in Finite Field Over GF(2";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005288";0
journals/tvlsi/LoHLLH14;article;2017-05-18;"Utilizing Circuit Structure for Scan Chain Diagnosis.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2294712";0
journals/tvlsi/Pomeranz14;article;2017-05-18;"Restoration-Based Procedures With Set Covering Heuristics for Static Test Compaction of Functional Test Sequences.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2253499";0
journals/tvlsi/MannHNC12;article;2017-05-18;"Nonrandom Device Mismatch Considerations in Nanoscale SRAM.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2158863";0
journals/tvlsi/Plaks08;article;2017-05-18;"Guest Editorial Special Section on Configurable Computing Design- I: High-Level Reconfiguration.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.913685";0
journals/tvlsi/JoshiMAB12;article;2017-05-18;"Synthesis and Array Processor Realization of a 2-D IIR Beam Filter for Wireless Applications.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2174167";0
journals/tvlsi/KimMC10;article;2017-05-18;"Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025280";0
journals/tvlsi/MaCDH17;article;2017-09-21;"Improving System-Level Lifetime Reliability of Multicore Soft Real-Time Systems.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2669144";0
journals/tvlsi/GolaniB14;article;2017-05-18;"Area-Efficient Asynchronous Multilevel Single-Track Pipeline Template.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2257187";0
journals/tvlsi/ShiZS13;article;2017-05-18;"Dynamic Thermal Management Under Soft Thermal Constraints.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227854";0
journals/tvlsi/YeWL15;article;2017-05-18;"Domain-Alternated Optimization for Passive Macromodeling.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2359970";0
journals/tvlsi/KimLS15;article;2017-05-18;"Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2347399";0
journals/tvlsi/AslamGC16;article;2017-05-18;"Detector for MLC NAND Flash Memory Using Neighbor-A-Priori Information.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2523759";0
journals/tvlsi/ChunYH11a;article;2017-05-18;"Buffer Controller-Based Multiple Processing Element Utilization for Dataflow Synthesis.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2049388";0
journals/tvlsi/ZhangRGBP14;article;2017-05-18;"On-the-Field Test and Configuration Infrastructure for 2-D-Mesh NoCs in Shared-Memory Many-Core Architectures.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2271697";0
journals/tvlsi/ChungSS14;article;2017-06-14;"High-Resolution All-Digital Duty-Cycle Corrector in 65-nm CMOS Technology.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2260186";0
journals/tvlsi/JiangV01;article;2017-05-18;"Defect-oriented test scheduling.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.929577";0
journals/tvlsi/FaruqueEH12;article;2017-05-18;"AdNoC: Runtime Adaptive Network-on-Chip Architecture.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2094215";0
journals/tvlsi/DhillonDCS06;article;2017-05-18;"Analysis and Optimization of Nanometer CMOS Circuits for Soft-Error Tolerance.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876104";0
journals/tvlsi/GhoshRKCB13;article;2017-05-18;"Slew-Rate Monitoring Circuit for On-Chip Process Variation Detection.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2218838";0
journals/tvlsi/KinsmanN11;article;2017-05-18;"A VLSI Architecture and the FPGA Prototype for MPEG-2 Audio/Video Decoding.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2034168";0
journals/tvlsi/HungHH01;article;2017-05-18;"A nonseparable VLSI architecture for two-dimensional discrete periodized wavelet transform.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953491";0
journals/tvlsi/TuYOTLW17;article;2017-09-21;"Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2688340";0
journals/tvlsi/Baghbanbehrouzian15;article;2017-05-18;"Analytical Solutions for Distributed Interconnect Models - Part II: Arbitrary Input Response and Multicoupled Lines.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2356432";0
journals/tvlsi/SeoLKLHK17;article;2017-09-21;"Automatic ReRAM SPICE Model Generation From Empirical Data for Fast ReRAM-Circuit Coevaluation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2655730";0
journals/tvlsi/ShenCHH10;article;2017-05-18;"An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2030156";0
journals/tvlsi/ChiouCC09;article;2017-05-18;"Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001247";0
journals/tvlsi/AbbasMO14;article;2017-06-14;"A Voltage-Based Leakage Current Calculation Scheme and its Application to Nanoscale MOSFET and FinFET Standard-Cell Designs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2294550";0
journals/tvlsi/ShinLK06;article;2017-05-18;"A cost-effective VLSI architecture for anisotropic texture filtering in limited memory bandwidth.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.871761";0
journals/tvlsi/JinT10;article;2017-06-14;"An Energy Efficient Layered Decoding Architecture for LDPC Decoder.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2021479";0
journals/tvlsi/RahmanR00;article;2017-05-18;"System-level performance evaluation of three-dimensional integrated circuits.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902261";0
journals/tvlsi/KoobLSBECM05;article;2017-06-14;"Design of a 3-D fully depleted SOI computational RAM.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842890";0
journals/tvlsi/ArumiMFEHK11;article;2017-06-09;"Gate Leakage Impact on Full Open Defects in Interconnect Lines.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2077315";0
journals/tvlsi/DingM04;article;2017-05-18;"On circuit techniques to improve noise immunity of CMOS dynamic logic.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.833668";0
journals/tvlsi/ThomasL13;article;2017-05-18;"The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2194171";0
journals/tvlsi/RoyFV15;article;2017-05-18;"Accelerating Scalar Conversion for Koblitz Curve Cryptoprocessors on Hardware Platforms.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2321282";0
journals/tvlsi/SaqibILP15;article;2017-05-18;"Within-Die Delay Variation Measurement and Power Transient Analysis Using REBEL.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2318307";0
journals/tvlsi/JoshiKR11;article;2017-05-18;"A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2042086";0
journals/tvlsi/LinYL08;article;2017-05-18;"A New Family of Sequential Elements With Built-in Soft Error Tolerance for Dual-VDD Systems.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000520";0
journals/tvlsi/Zipf08;article;2017-05-18;"Applying Dynamic Reconfiguration for Fault Tolerance in Fine-Grained Logic Arrays.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912028";0
journals/tvlsi/SecareanuWSBBWMSTKF04;article;2006-10-26;"Substrate coupling in digital circuits in mixed-signal smart-power systems.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/KarmakarCJ15;article;2017-05-18;"Unipolar Logic Gates Based on Spatial Wave-Function Switched FETs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2320912";0
journals/tvlsi/CuiWL09;article;2017-06-09;"High-Throughput Layered LDPC Decoding Architecture.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005308";0
journals/tvlsi/JangCP05;article;2017-05-18;"Energy- and time-efficient matrix multiplication on FPGAs.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859562";0
journals/tvlsi/SahaS12;article;2017-05-18;"Secure Public Verification of IP Marks in FPGA Design Through a Zero-Knowledge Protocol.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2162347";0
journals/tvlsi/RimMJL94;article;2017-06-09;"Optimal and heuristic algorithms for solving the binding problem.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285747";0
journals/tvlsi/ZhaoDB04;article;2005-02-08;"High-performance and low-power conditional discharge flip-flop.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/Jha09;article;2017-05-18;"Editorial Appointments for the 2009-2010 Term.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014706";0
journals/tvlsi/LinHH08;article;2017-05-18;"Stochastic Physical Synthesis Considering Prerouting Interconnect Uncertainty and Process Variation for FPGAs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912027";0
journals/tvlsi/LaiH11;article;2017-05-18;"Energy-Adaptive Dual-Field Processor for High-Performance Elliptic Curve Cryptographic Applications.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2048134";0
journals/tvlsi/ZitzlerTB00;article;2017-06-09;"Evolutionary algorithms for the synthesis of embedded software.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863627";0
journals/tvlsi/HuangL12;article;2017-05-18;"Low-Cost Self-Test Techniques for Small RAMs in SOCs Using Enhanced IEEE 1500 Test Wrappers.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2165568";0
journals/tvlsi/IbrahimGA15;article;2017-06-09;"Systolic Array Architectures for Sunar-Koç Optimal Normal Basis Type II Multiplier.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2358196";0
journals/tvlsi/YinCSZW15;article;2017-05-18;"A 0.1-6.0-GHz Dual-Path SDR Transmitter Supporting Intraband Carrier Aggregation in 65-nm CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2330256";0
journals/tvlsi/TodriM11;article;2017-06-09;"Reliability Analysis and Optimization of Power-Gated ICs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2036267";0
journals/tvlsi/KurdahiEYCD10;article;2017-06-09;"Low-Power Multimedia System Design by Aggressive Voltage Scaling.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016665";0
journals/tvlsi/WangB16;article;2017-05-18;"Source Coding and Preemphasis for Double-Edged Pulsewidth Modulation Serial Communication.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2409297";0
journals/tvlsi/MehendaleSV98;article;2017-05-18;"Low-power realization of FIR filters on programmable DSPs.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736126";0
journals/tvlsi/NaminWA09;article;2017-05-18;"A High-Speed Word Level Finite Field Multiplier in BBF";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003005";0
journals/tvlsi/MullerMBT16;article;2017-05-18;"A Cellular Network Architecture With Polynomial Weight Functions.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2397449";0
journals/tvlsi/LeeTMF97;article;2017-05-18;"Power analysis and minimization techniques for embedded DSP software.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555992";0
journals/tvlsi/PostmanKEPC13;article;2017-05-18;"SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211904";0
journals/tvlsi/GuoZLHLWXM17;article;2017-09-21;"Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2645282";0
journals/tvlsi/KapoorJK08;article;2017-05-18;"Dynamically De-Skewable Clock Distribution Methodology.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000729";0
journals/tvlsi/NicholsonIJHL17;article;2017-09-21;"A Statistical Design Approach Using Fixed and Variable Width Transconductors for Positive-Feedback Gain-Enhancement OTAs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2657885";0
journals/tvlsi/LuFWHYL15;article;2017-09-06;"RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2387351";0
journals/tvlsi/ChungWH94;article;2017-05-18;"Logic design error diagnosis and correction.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311641";0
journals/tvlsi/Rius13;article;2017-05-18;"IR-Drop in On-Chip Power Distribution Networks of ICs With Nonuniform Power Consumption.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2188918";0
journals/tvlsi/LiCRV05;article;2017-05-18;"Combined circuit and architectural level variable supply-voltage scaling for low power.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844295";0
journals/tvlsi/MannPXMVFGTZZW17;article;2017-09-21;"Array Termination Impacts in Advanced SRAM.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2713124";0
journals/tvlsi/LinL09;article;2017-05-18;"A Two-Result-per-Cycle Deblocking Filter Architecture for QFHD H.264/AVC Decoder.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008456";0
journals/tvlsi/KimLKCCS10;article;2017-05-18;"Supply Switching With Ground Collapse for Low-Leakage Register Files in 65-nm CMOS.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2012429";0
journals/tvlsi/AlhasssanZS17;article;2017-07-26;"An All-MOSFET Sub-1-V Voltage Reference With a - 51 -dB PSR up to 60 MHz.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2614438";0
journals/tvlsi/ClementeGCPR16;article;2017-06-09;"Hardware Architectural Support for Caching Partitioned Reconfigurations in Reconfigurable Systems.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2417595";0
journals/tvlsi/MurugavelRCC02;article;2017-05-18;"Least-square estimation of average power in digital CMOS circuits.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.988730";0
journals/tvlsi/MurugavelR03a;article;2017-05-18;"A game theoretic approach for power optimization during behavioral synthesis.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.819566";0
journals/tvlsi/WannerABGS13;article;2017-05-18;"Hardware Variability-Aware Duty Cycling for Embedded Sensors.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2203325";0
journals/tvlsi/JinEES01;article;2017-05-18;"Fast and accurate quasi-three-dimensional capacitance determination of multilayer VLSI interconnects.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.929579";0
journals/tvlsi/RamezaniSC17;article;2017-09-16;"Reliability Improvement of Hardware Task Graphs via Configuration Early Fetch.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2631724";0
journals/tvlsi/YanW06;article;2017-05-18;"Product-Term-Based Synthesizable Embedded Programmable Logic Cores.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876097";0
journals/tvlsi/LewisGIRC98;article;2017-05-18;"The Transmogrifier-2: a 1 million gate rapid-prototyping system.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678867";0
journals/tvlsi/ChakrabortyAB00a;article;2017-05-18;"Improving path delay testability of sequential circuits.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902268";0
journals/tvlsi/ZhangL13;article;2017-05-18;"Gain-Enhanced Monolithic Charge Pump With Simultaneous Dynamic Gate and Substrate Control.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190149";0
journals/tvlsi/DamschenBH17;article;2017-07-27;"Timing Analysis of Tasks on Runtime Reconfigurable Processors.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2572304";0
journals/tvlsi/Abdel-HafeezG17;article;2017-09-21;"An Efficient O(N) Comparison-Free Sorting Algorithm.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2661746";0
journals/tvlsi/LiuTXYZ17;article;2017-09-21;"Hardware Architecture Based on Parallel Tiled QRD Algorithm for Future MIMO Systems.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2645841";0
journals/tvlsi/LeeR13;article;2017-05-18;"Area Efficient ROM-Embedded SRAM Cache.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2217514";0
journals/tvlsi/IeongLLMVM17;article;2017-09-06;"A 0.45 V 147-375 nW ECG Compression Processor With Wavelet Shrinkage and Adaptive Temporal Decimation Architectures.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2638826";0
journals/tvlsi/DaraHT17;article;2017-07-26;"Delay Analysis for Current Mode Threshold Logic Gate Designs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2608953";0
journals/tvlsi/Smailagic01;article;2017-05-18;"Guest editorial: system level design.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2001.974888";0
journals/tvlsi/XieWL07;article;2017-05-18;"Code Decompression Unit Design for VLIW Embedded Processors.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900755";0
journals/tvlsi/YuanP15;article;2017-05-18;"Low-Latency Successive-Cancellation List Decoders for Polar Codes With Multibit Decision.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2359793";0
journals/tvlsi/ZhuGZYK10;article;2017-05-18;"Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020591";0
journals/tvlsi/BellasHP00;article;2017-06-14;"Using dynamic cache management techniques to reduce energy in general purpose processors.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902264";0
journals/tvlsi/CostagliolaCGIRSS12;article;2017-06-09;"An Experimental Power-Lines Model for Digital ASICs Based on Transmission Lines.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2090368";0
journals/tvlsi/KannanBB04;article;2005-02-08;"On metrics for comparing interconnect estimation methods for FPGAs.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/WangM06;article;2017-05-18;"High-Speed Interpolation Architecture for Soft-Decision Decoding of Reed-Solomon Codes.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884046";0
journals/tvlsi/ChoLLR12;article;2017-05-18;"A Two-Channel Asynchronous SAR ADC With Metastable-Then-Set Algorithm.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2109743";0
journals/tvlsi/GopalaraoMB93;article;2017-05-18;"An integrated technology CAD system for process and device designers.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250196";0
journals/tvlsi/MiyazakiNTYO95;article;2017-05-18;"Performance improvement technique for synchronous circuits realized as LUT-based FPGAs.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.407005";0
journals/tvlsi/JainH98;article;2017-05-18;"VLSI considerations for TESH: a new hierarchical interconnection network for 3-D integration.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711306";0
journals/tvlsi/PangjunS02;article;2017-05-18;"Low-power clock distribution using multiple voltages and reduced swings.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043334";0
journals/tvlsi/WangPHZ17;article;2017-09-06;"Multikernel Data Partitioning With Channel on OpenCL-Based FPGAs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2653818";0
journals/tvlsi/ThapliyalRK13;article;2017-05-18;"Design of Testable Reversible Sequential Circuits.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2209688";0
journals/tvlsi/LiaoSH13;article;2017-05-18;"Spur-Reduction Frequency Synthesizer Exploiting Randomly Selected PFD.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190118";0
journals/tvlsi/YaoHCY15;article;2017-05-18;"Designing a SAR-Based All-Digital Delay-Locked Loop With Constant Acquisition Cycles Using a Resettable Delay Line.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2313131";0
journals/tvlsi/XiangSYC14;article;2017-05-18;"Compact Test Generation With an Influence Input Measure for Launch-On-Capture Transition Fault Testing.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280170";0
journals/tvlsi/YunLSK11;article;2017-05-18;"A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology.";"";"2011";"IEEE Trans. VLSI Syst.";None;0
journals/tvlsi/KarandikarS05;article;2017-05-18;"Fast comparisons of circuit implementations.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.862727";0
journals/tvlsi/LakshminarayananV05;article;2017-05-18;"Optimization Techniques for FPGA-Based Wave-Pipelined DSP Blocks.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850086";0
journals/tvlsi/MittalCZ14;article;2017-05-18;"MASTER: A Multicore Cache Energy-Saving Technique Using Dynamic Cache Reconfiguration.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278289";0
journals/tvlsi/ConsoliPP12;article;2017-05-18;"Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master-Slave Flip-Flops.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2098426";0
journals/tvlsi/NowrozWR13;article;2017-05-18;"Power Mapping of Integrated Circuits Using AC-Based Thermography.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211111";0
journals/tvlsi/RaffoSMGB97;article;2017-06-09;"Design of an ASIP architecture for low-level visual elaborations.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555994";0
journals/tvlsi/LinLC10;article;2017-05-18;"A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013628";0
journals/tvlsi/VenkateshanPV15;article;2017-05-18;"Hybrid Working Set Algorithm for SVM Learning With a Kernel Coprocessor on FPGA.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2361254";0
journals/tvlsi/BobbaM15;article;2017-06-14;"Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2358884";0
journals/tvlsi/AbdollahiFP04;article;2005-02-08;"Leakage current reduction in CMOS VLSI circuits by input vector control.";"";"2004";"IEEE Trans. VLSI Syst.";"";1
journals/tvlsi/KapadiaP17;article;2017-07-26;"A Runtime Framework for Robust Application Scheduling With Adaptive Parallelism in the Dark-Silicon Era.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2594238";0
journals/tvlsi/ChungK16;article;2017-06-09;"Defect Diagnosis via Segment Delay Learning.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2392092";0
journals/tvlsi/KosunenVWH05;article;2017-05-18;"A multicarrier QAM modulator for WCDMA base-station with on-chip D/A converter.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840778";0
journals/tvlsi/LiZ10;article;2017-05-18;"Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2024154";0
journals/tvlsi/LiuTHW15;article;2017-05-18;"Task Migrations for Distributed Thermal Management Considering Transient Effects.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2309331";0
journals/tvlsi/ChenWZMDC17;article;2017-09-21;"All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2703141";0
journals/tvlsi/JiangCC12;article;2017-05-18;"WiT: Optimal Wiring Topology for Electromigration Avoidance.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2116049";0
journals/tvlsi/MaCL12;article;2017-05-18;"A Low-Power Low-Cost Design of Primary Synchronization Signal Detection.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2152866";0
journals/tvlsi/XuC08;article;2017-05-18;"A Power-Efficient and Self-Adaptive Prediction Engine for H.264/AVC Decoding.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915377";0
journals/tvlsi/ThangarajPNYLC10;article;2017-05-18;"Fully CMOS-Compatible On-Chip Optical Clock Distribution and Recovery.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2024206";0
journals/tvlsi/JouppiKMS15;article;2017-05-18;"CACTI-IO: CACTI With OFF-Chip Power-Area-Timing Models.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2334635";0
journals/tvlsi/Pomeranz16;article;2017-05-18;"Computing Seeds for LFSR-Based Test Generation From Nontest Cubes.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2496190";0
journals/tvlsi/LeeLVZL05;article;2017-05-18;"A hardware Gaussian noise generator using the Wallace method.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853615";0
journals/tvlsi/Schafer16;article;2017-05-18;"Source Code Error Detection in High-Level Synthesis Functional Verification.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2397036";0
journals/tvlsi/BenkridLB09;article;2017-05-18;"A Highly Parameterized and Efficient FPGA-Based Skeleton for Pairwise Biological Sequence Alignment.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005314";0
journals/tvlsi/KoseSF11;article;2017-05-18;"Shielding Methodologies in the Presence of Power/Ground Noise.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2054119";0
journals/tvlsi/KozhikkottuVRD16;article;2017-05-18;"Emulation-Based Analysis of System-on-Chip Performance Under Variations.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2551243";0
journals/tvlsi/Fadavi-Ardekani93;article;2017-05-18;"M×N Booth encoded multiplier generator using optimized Wallace trees.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238424";0
journals/tvlsi/NeilL14;article;2017-05-18;"Minitaur, an Event-Driven FPGA-Based Spiking Network Accelerator.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2294916";0
journals/tvlsi/CenturelliGGMMPST05;article;2017-06-14;"A 10-Gb/s CMU/CDR chip-set in SiGe BiCMOS commercial technology with multistandard capability.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840784";0
journals/tvlsi/LiLW08;article;2017-05-18;"Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000514";0
journals/tvlsi/ChenLM16;article;2017-05-18;"System-Level Modeling of Microprocessor Reliability Degradation Due to Bias Temperature Instability and Hot Carrier Injection.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2520658";0
journals/tvlsi/JoshiK15;article;2017-05-18;"Corrections to "Super Fast Physics-Based Methodology for Accurate Memory Yield Prediction".";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2429293";0
journals/tvlsi/MahalingamBRCMP10;article;2017-05-18;"A VLSI Architecture and Algorithm for Lucas-Kanade-Based Optical Flow Computation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006900";0
journals/tvlsi/DaiJ17a;article;2017-09-21;"Using a Device State Library to Boost the Performance of TCAD Mixed-Mode Simulation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2712804";0
journals/tvlsi/OlivieriST05;article;2017-06-14;"A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844290";1
journals/tvlsi/MondalCK17;article;2017-07-27;"Modeling and Crosstalk Evaluation of 3-D TSV-Based Inductor With Ground TSV Shielding.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2568755";0
journals/tvlsi/KumarV12;article;2017-05-18;"Formal Performance Analysis for Faulty MIMO Hardware.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2164103";0
journals/tvlsi/MohanramT04;article;2017-05-18;"Lowering power consumption in concurrent checkers via input ordering.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836318";0
journals/tvlsi/BaekS06;article;2017-05-18;"New degree computationless modified euclid algorithm and architecture for Reed-Solomon decoder.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878484";0
journals/tvlsi/MuhammadR02;article;2017-05-18;"Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043332";0
journals/tvlsi/GuptaH16;article;2017-05-18;"A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2398117";0
journals/tvlsi/LiLHC14;article;2017-05-18;"A Fast Locking-in and Low Jitter PLLWith a Process-Immune Locking-in Monitor.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2285977";0
journals/tvlsi/Touba02;article;2017-05-18;"Circular BIST with state skipping.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801564";0
journals/tvlsi/ZhaoS15;article;2017-05-18;"Parallel Stimulus Generation Based on Model Checking for Coherence Protocol Verification.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2384040";0
journals/tvlsi/LinHJC07;article;2017-05-18;"Optimization of Pattern Matching Circuits for Regular Expression on FPGA.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.909801";0
journals/tvlsi/SunHYXL15;article;2017-05-18;"A Ripple Control Dual-Mode Single-Inductor Dual-Output Buck Converter With Fast Transient Response.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2299873";0
journals/tvlsi/LiQJZFL15;article;2017-05-18;"Aurora: A Cross-Layer Solution for Thermally Resilient Photonic Network-on-Chip.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2300477";0
journals/tvlsi/VenkataramanFHL10;article;2017-05-18;"Combinatorial Algorithms for Fast Clock Mesh Optimization.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2007737";0
journals/tvlsi/YuDJMY05;article;2017-05-18;"Design of a low power wide-band high resolution programmable frequency divider.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857153";0
journals/tvlsi/PerriCC03;article;2017-06-09;"A high-speed energy-efficient 64-bit reconfigurable binary adder.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817109";0
journals/tvlsi/KunduCSK15;article;2017-05-18;"Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2333691";0
journals/tvlsi/KellerHM14;article;2017-05-18;"A Compact Transregional Model for Digital CMOS Circuits Operating Near Threshold.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2282316";0
journals/tvlsi/SinanogluS09;article;2017-05-18;"Scan Chain Hold-Time Violations: Can They be Tolerated?";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013984";0
journals/tvlsi/YounKSPK17;article;2017-09-21;"Investigation on the Worst Read Scenario of a ReRAM Crossbar Array.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2710140";0
journals/tvlsi/HabibPS10;article;2017-05-18;"Design Space Exploration of Hard-Decision Viterbi Decoding: Algorithm and VLSI Implementation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017024";0
journals/tvlsi/BaoAEP12;article;2017-05-18;"Temperature-Aware Idle Time Distribution for Leakage Energy Optimization.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2157542";0
journals/tvlsi/LiZY11;article;2017-05-18;"A 1.2-V Piecewise Curvature-Corrected Bandgap Reference in 0.5 μ m CMOS Process.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2045519";0
journals/tvlsi/HalakY10;article;2017-06-14;"Throughput Optimization for Area-Constrained Links With Crosstalk Avoidance Methods.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017915";0
journals/tvlsi/CantoMCLI01;article;2017-06-09;"A temporal bipartitioning algorithm for dynamically reconfigurable FPGAs.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920836";0
journals/tvlsi/LeeK12;article;2017-05-18;"Analyzing Potential Throughput Improvement of Power- and Thermal-Constrained Multicore Processors by Exploiting DVFS and PCPG.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2092795";0
journals/tvlsi/YangPSWYJ15;article;2017-05-18;"Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Read Performance in 22-nm FinFET Technology.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2367234";0
journals/tvlsi/FummiSS98;article;2017-06-09;"Automatic generation of error control codes for computer applications.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711322";1
journals/tvlsi/ZhuoCLCV09;article;2017-05-18;"Maximizing the Lifetime of Embedded Systems Powered by Fuel Cell-Battery Hybrids.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008432";0
journals/tvlsi/MoreinisMWK06;article;2017-05-18;"Logic Gates as Repeaters (LGR) for Area-Efficient Timing Optimization.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886400";0
journals/tvlsi/AlbanoCCI15;article;2017-06-09;"A Sub-kT/q Voltage Reference Operating at 150 mV.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2340576";0
journals/tvlsi/LiuLNO13;article;2017-05-18;"VLSI Implementation of a Soft-Output Signal Detector for Multimode Adaptive Multiple-Input Multiple-Output Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2231706";0
journals/tvlsi/AnaneBIAS08;article;2017-05-18;"Higher Radix and Redundancy Factor for Floating Point SRT Division.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000363";0
journals/tvlsi/WangLYZCYW14;article;2017-05-18;"On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2263155";0
journals/tvlsi/PurohitM12;article;2017-05-18;"Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2157543";0
journals/tvlsi/GaoRXSZWM16;article;2017-06-14;"Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2408621";0
journals/tvlsi/LeeK16;article;2017-06-09;"CLAP: Clustered Look-Ahead Prefetching for Energy-Efficient DRAM System.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2488282";0
journals/tvlsi/YangVN12;article;2017-05-18;"Automating Data Analysis and Acquisition Setup in a Silicon Debug Environment.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2142407";0
journals/tvlsi/YanTZCS12;article;2017-05-18;"Decentralized and Passive Model Order Reduction of Linear Networks With Massive Ports.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2126612";0
journals/tvlsi/ElgebalyS07;article;2017-05-18;"Variation-Aware Adaptive Voltage Scaling System.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.896909";0
journals/tvlsi/BeniniBM00;article;2017-05-18;"A survey of design techniques for system-level dynamic power management.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845896";0
journals/tvlsi/Koranne03;article;2017-05-18;"Design of reconfigurable access wrappers for embedded core based SoC test.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817128";0
journals/tvlsi/JasionowskiLM07;article;2017-05-18;"A Processor-In-Memory Architecture for Multimedia Compression.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893672";0
journals/tvlsi/RyuJJKJ16;article;2017-05-18;"High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2453366";0
journals/tvlsi/WangHEW14;article;2017-05-18;"VLSI Design of a Large-Number Multiplier for Fully Homomorphic Encryption.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2281786";0
journals/tvlsi/NavarroN02;article;2017-05-18;"Extended TSPC structures with double input/output data throughput for gigahertz CMOS circuit design.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043333";0
journals/tvlsi/HuangLSC16;article;2017-08-31;"A Systematic Design Methodology of Asynchronous SAR ADCs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2494063";0
journals/tvlsi/BhavnagarwalaABM00;article;2017-05-18;"A minimum total power methodology for projecting limits on CMOS GSI.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845891";0
journals/tvlsi/MineoPAC16;article;2017-05-18;"Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2449275";0
journals/tvlsi/HouZ15;article;2017-05-18;"Bayesian Prediction-Based Energy-Saving Algorithm for Embedded Intelligent Terminal.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2385791";0
journals/tvlsi/KiddDNOR11;article;2017-05-18;"High Productivity Circuit Methodology for a Semi-Custom Embedded Processor.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2081693";0
journals/tvlsi/ChangL08;article;2017-05-18;"Hybrid-Type CAM Design for Both Power and Performance Efficiency.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000595";0
journals/tvlsi/AmanollahiJ17;article;2017-06-14;"Energy-Efficient VLSI Realization of Binary64 Division With Redundant Number Systems.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2604346";0
journals/tvlsi/OklobdzijaV95;article;2017-05-18;"Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386228";0
journals/tvlsi/KimKMR05;article;2017-05-18;"A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842903";1
journals/tvlsi/PalNBK16;article;2017-05-18;"Placement-Based Nonlinearity Reduction Technique for Differential Current-Steering DAC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2399971";0
journals/tvlsi/KrishnamurthyC97;article;2017-05-18;"Exploring the design space of mixed swing quadrail for low-power digital circuits.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645065";0
journals/tvlsi/JafarzadehPKA14;article;2017-05-18;"Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2251020";0
journals/tvlsi/LiJKM17;article;2017-09-21;"End-to-End Analysis of Integration for Thermocouple-Based Sensors Into 3-D ICs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2699040";0
journals/tvlsi/BeniniCMMPS01;article;2017-05-18;"Discrete-time battery models for system-level low-power design.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953497";0
journals/tvlsi/SeongLKSP17;article;2017-07-26;"All-Synthesizable Current-Mode Transmitter Driver for USB2.0 Interface.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2600267";0
journals/tvlsi/LeePC17;article;2017-09-21;"NaPer: A TSV Noise-Aware Placer.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2645230";0
journals/tvlsi/LeviFK17;article;2017-07-26;"CPA Secured Data-Dependent Delay-Assignment Methodology.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2592967";0
journals/tvlsi/SabryBAV97;article;2017-09-16;"Realistic and efficient simulation of electro-thermal effects in VLSI circuits.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609871";0
journals/tvlsi/HungSKCY04;article;2017-05-18;"Routability checking for three-dimensional architectures.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837999";0
journals/tvlsi/ZhangWGC12;article;2017-05-18;"Physical-Defect Modeling and Optimization for Fault-Insertion Test.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2114681";0
journals/tvlsi/SabenaRS14;article;2017-06-09;"On the Automatic Generation of Optimized Software-Based Self-Test Programs for VLIW Processors.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2252636";0
journals/tvlsi/NolletAEVC08;article;2017-05-18;"Run-Time Management of a MPSoC Containing FPGA Fabric Tiles.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912097";0
journals/tvlsi/OgrasMMJ09;article;2017-09-16;"Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011229";0
journals/tvlsi/KimCCDPMM17;article;2017-09-21;"Imitation Learning for Dynamic VFI Control in Large-Scale Manycore Systems.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2700726";0
journals/tvlsi/Popa08;article;2017-05-18;"Improved Accuracy Pseudo-Exponential Function Generator With Applications in Analog Signal Processing.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915495";0
journals/tvlsi/EjniouiR03;article;2017-05-18;"Multiterminal net routing for partial crossbar-based multi-FPGA systems.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800523";0
journals/tvlsi/AwanoMS17;article;2017-09-21;"Scalable Device Array for Statistical Characterization of BTI-Related Parameters.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2638021";0
journals/tvlsi/KaruriCCKHLMA08;article;2017-05-18;"A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002685";0
journals/tvlsi/Montazerolghaem17;article;2017-09-21;"A Single Channel Split ADC Structure for Digital Background Calibration in Pipelined ADCs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2641259";0
journals/tvlsi/MaksimovicONC00;article;2017-05-18;"Clocked CMOS adiabatic logic with integrated single-phase power-clock supply.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863629";0
journals/tvlsi/LiuZ16;article;2017-05-18;"A Low-Power and Highly Linear 14-bit Parallel Sampling TDC With Power Gating and DEM in 65-nm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2447001";0
journals/tvlsi/LiuWDYWHW15;article;2017-07-27;"A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2367108";0
journals/tvlsi/ChungWFLCL15;article;2017-05-18;"Efficient Hardware Architecture of η";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2303489";0
journals/tvlsi/ZhangYZLHLL15;article;2017-05-18;"A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2369460";0
journals/tvlsi/ChoP08;article;2017-05-18;"Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001734";0
journals/tvlsi/HongKK15;article;2017-05-18;"Exploiting Same Tag Bits to Improve the Reliability of the Cache Memories.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2303856";0
journals/tvlsi/WangHLL16;article;2017-09-06;"VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2424440";0
journals/tvlsi/KolodnyP09;article;2017-05-18;"Special Section on International Symposium on Networks-on-Chip (NOCS).";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2012524";0
journals/tvlsi/BasuM13;article;2017-05-18;"RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2192457";0
journals/tvlsi/WangLLSZCSHY14;article;2017-05-18;"PaCC: A Parallel Compare and Compress Codec for Area Reduction in Nonvolatile Processors.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2275740";0
journals/tvlsi/KongP09;article;2017-05-18;"Fast Scaling in the Residue Number System.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004550";0
journals/tvlsi/YeXWZWNWL13;article;2017-06-14;"System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2185524";0
journals/tvlsi/Pomeranz13e;article;2017-05-18;"On Test Compaction of Broadside and Skewed-Load Test Cubes.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2217360";0
journals/tvlsi/MeningerMACL01;article;2017-05-18;"Vibration-to-electric energy conversion.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920820";0
journals/tvlsi/WuH01;article;2017-05-18;"Efficient exponentiation using weakly dual basis.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974900";0
journals/tvlsi/MasselosMSG99;article;2017-06-14;"Novel techniques for bus power consumption reduction in realizations of sum-of-product computation.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.805757";0
journals/tvlsi/AziziKDN07;article;2017-05-18;"Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899226";0
journals/tvlsi/LiuJNM17;article;2017-09-21;"Silicon Demonstration of Hardware Trojan Design and Detection in Wireless Cryptographic ICs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2633348";0
journals/tvlsi/PasandiF15;article;2017-05-18;"A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2377518";0
journals/tvlsi/PassosS98;article;2017-05-18;"Scheduling of uniform multidimensional systems under resource constraints.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736145";0
journals/tvlsi/Lin01;article;2017-05-18;"Reconfigurable parallel inner product processor architectures.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924037";0
journals/tvlsi/NiitsuSKOIIK11;article;2017-05-18;"Analysis and Techniques for Mitigating Interference From Power/Signal Lines and to SRAM Circuits in CMOS Inductive-Coupling Link for Low-Power 3-D System Integration.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2056711";0
journals/tvlsi/ChengGXXHS12;article;2017-05-18;"Fourier Series Approximation for Max Operation in Non-Gaussian and Quadratic Statistical Static Timing Analysis.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2157843";0
journals/tvlsi/FavalliM96;article;2017-06-09;"Sensing circuit for on-line detection of delay faults.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486086";0
journals/tvlsi/MukhopadhyayNCAKR03;article;2017-05-18;"Gate leakage reduction for scaled devices using transistor stacking.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816145";0
journals/tvlsi/DimitrakopoulosMGN07;article;2017-06-14;"Sorter Based Permutation Units for Media-Enhanced Microprocessors.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898750";0
journals/tvlsi/Pomeranz12a;article;2017-05-18;"Multi-Pattern $n$-Detection Stuck-At Test Sets for Delay Defect Coverage.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2144627";0
journals/tvlsi/LiZLNZ13;article;2017-07-20;"Near-Field Communication Transceiver System Modeling and Analysis Using SystemC/SystemC-AMS With the Consideration of Noise Issues.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2231443";0
journals/tvlsi/MostafaAE11b;article;2017-06-09;"A Bias-Dependent Model for the Impact of Process Variations on the SRAM Soft Error Immunity.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2068317";0
journals/tvlsi/Gebotys94;article;2017-05-18;"An optimization approach to the synthesis of multichip architectures.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273145";0
journals/tvlsi/TessierJMNXB05;article;2017-05-18;"An energy-aware active smart card.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859471";0
journals/tvlsi/MiettinenHRV13;article;2017-05-18;"Sparsification of Dense Capacitive Coupling of Interconnect Models.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227284";0
journals/tvlsi/IyerA96;article;2017-05-18;"FIRE: a fault-independent combinational redundancy identification algorithm.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502203";0
journals/tvlsi/JigangSS05;article;2017-05-18;"Efficient reconfigurable techniques for VLSI arrays with 6-port switches.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853603";0
journals/tvlsi/KumarAJZL14;article;2017-05-18;"System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2273003";0
journals/tvlsi/WuQPD98;article;2017-05-18;"Cycle-accurate macro-models for RT-level power analysis.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736123";0
journals/tvlsi/KucukcakarP95;article;2017-05-18;"A methodology and design tools to support system-level VLSI design.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.406994";0
journals/tvlsi/HealyL12;article;2017-05-18;"Distributed TSV Topology for 3-D Power-Supply Networks.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2167359";0
journals/tvlsi/QuinnellSL08;article;2017-05-18;"Bridge Floating-Point Fused Multiply-Add Design.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001944";0
journals/tvlsi/HungW13;article;2017-05-18;"Scalable Signal Selection for Post-Silicon Debug.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2202409";0
journals/tvlsi/NgA97;article;2017-05-18;"CMOS current steering logic for low-voltage mixed-signal integrated circuits.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609873";0
journals/tvlsi/LinLH05;article;2017-05-18;"Circuits and architectures for field programmable gate array with configurable supply voltage.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857180";0
journals/tvlsi/KookCC13;article;2017-05-18;"Low-Resolution DAC-Driven Linearity Testing of Higher Resolution ADCs Using Polynomial Fitting Measurements.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190433";0
journals/tvlsi/MohantyR04;article;2017-05-18;"A framework for energy and transient power reduction during behavioral synthesis.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827568";0
journals/tvlsi/HoGMMGPBLL16;article;2017-06-14;"A Two-Stage Large-Capacitive-Load Amplifier With Multiple Cross-Coupled Small-Gain Stages.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2515131";0
journals/tvlsi/KimSCWT17;article;2017-09-21;"Energy and Lifetime Optimizations for Dark Silicon Manycore Microprocessor Considering Both Hard and Soft Errors.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2707401";0
journals/tvlsi/MuraliAMCBMR07;article;2017-06-14;"Synthesis of Predictable Networks-on-Chip-Based Interconnect Architectures for Chip Multiprocessors.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900742";0
journals/tvlsi/JuracyMKA17;article;2017-07-26;"Optimized Design of an LSSD Scan Cell.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2589548";0
journals/tvlsi/TangWEPBSHW06;article;2017-05-18;"X-masking during logic BIST and its impact on defect coverage.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863742";0
journals/tvlsi/KangS94;article;2017-05-18;"The simulation automation system (SAS); concepts, implementation, and results.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273154";0
journals/tvlsi/KongSL17;article;2017-07-26;"Analysis and Reduction of Nonidealities in Stacked-Transistor Current Sources.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2597182";0
journals/tvlsi/YiYISKF12;article;2017-05-18;"A Failure Prediction Strategy for Transistor Aging.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2165304";0
journals/tvlsi/StratigopoulosDSM10;article;2017-05-18;"RF Specification Test Compaction Using Learning Machines.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017196";0
journals/tvlsi/DhoriKR14;article;2017-05-18;"Write Assist Circuit to Cater Reliability and Floating Bit Line Problem of Negative Bit Line Assist Technique for Single or Multiport Static Random Access Memory.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2288934";0
journals/tvlsi/FurberD96;article;2017-06-09;"Four-phase micropipeline latch control circuits.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502196";1
journals/tvlsi/YehLCHAL94;article;2017-05-18;"Block-oriented programmable design with switching network interconnect.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273149";0
journals/tvlsi/XiaNXY16;article;2017-05-18;"A Two-Step Analog Accumulator for CMOS TDI Image Sensor With Temporal Undersampling Exposure Method.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2439262";0
journals/tvlsi/MohantyM16;article;2017-05-18;"A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2412556";0
journals/tvlsi/MarB95;article;2017-05-18;"A design system for on-chip oversampling A/D interfaces.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.406993";0
journals/tvlsi/NedovicO05;article;2017-05-18;"Dual-edge triggered storage elements and clocking strategy for low-power systems.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844302";0
journals/tvlsi/ParkOKWW13;article;2017-05-18;"Impact of III-V and Ge Devices on Circuit Performance.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2210450";0
journals/tvlsi/KimCYBPJC11;article;2017-05-18;"An 8M Polygons/s 3-D Graphics SoC With Full Hardware Geometric and Rendering Engine for Mobile Applications.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2051568";0
journals/tvlsi/Serrano-GotarredonaL96;article;2017-06-09;"A real-time clustering microchip neural engine.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502192";0
journals/tvlsi/ChiuL12;article;2017-05-18;"A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2089071";0
journals/tvlsi/KimAL13;article;2017-05-18;"Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2201760";0
journals/tvlsi/GajskiVNG98;article;2017-05-18;"SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661251";0
journals/tvlsi/FarahabadiM16;article;2017-08-31;"A 60-GHz Dual-Mode Distributed Active Transformer Power Amplifier in 65-nm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2488624";0
journals/tvlsi/LiNGSR10;article;2017-05-18;"Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2027907";0
journals/tvlsi/MiyamotoHAS11;article;2017-05-18;"Systematic Design of RSA Processors Based on High-Radix Montgomery Multipliers.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2049037";0
journals/tvlsi/LeeKK17;article;2017-07-27;"A 5-Gb/s Digital Clock and Data Recovery Circuit With Reduced DCO Supply Noise Sensitivity Utilizing Coupling Network.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2566927";0
journals/tvlsi/WangDFLL17;article;2017-10-11;"Resilience-Aware Frequency Tuning for Neural-Network-Based Approximate Computing Chips.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2682885";0
journals/tvlsi/AshrafM16;article;2017-05-18;"A Thermal Energy Harvesting Power Supply With an Internal Startup Circuit for Pacemakers.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2391442";0
journals/tvlsi/ChiuHLWHLCKH13;article;2017-05-18;"Low Propagation Delay Load-Balanced 4 × 4 Switch Fabric IC in 0.13-µm CMOS Technology.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2212618";0
journals/tvlsi/LubaszewskiMKNC00;article;2017-05-18;"Design of self-checking fully differential circuits and boards.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831432";0
journals/tvlsi/ChenY94;article;2017-05-18;"Automated synthesis of pseudo-exhaustive test generator in VLSI BIST design.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311637";0
journals/tvlsi/KimK04;article;2005-02-08;"A new maximal diagnosis algorithm for interconnect test.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/OgrasM06;article;2017-09-16;""It's a small world after all": NoC performance optimization via long-range link insertion.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878263";0
journals/tvlsi/ChenY15;article;2017-05-18;"CMOS Transimpedance Amplifier for Visible Light Communications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2365462";0
journals/tvlsi/YehW12;article;2017-05-18;"Power-Aware High-Level Synthesis With Clock Skew Management.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2091292";0
journals/tvlsi/YoshiokaSSKI15;article;2017-05-18;"An 8 bit 0.3-0.8 V 0.2-40 MS/s 2-bit/Step SAR ADC With Successively Activated Threshold Configuring Comparators in 40 nm CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2304733";0
journals/tvlsi/ChenJCL14;article;2017-05-18;"A High-Throughput and Area-Efficient Video Transform Core With a Time Division Strategy.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2290136";0
journals/tvlsi/LinHFCS15;article;2017-05-18;"Low-Complexity High-Throughput QR Decomposition Design for MIMO Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2361906";0
journals/tvlsi/DaylightAVCM04;article;2005-05-13;"Memory-access-aware data structure transformations for embedded software with dynamic data accesses.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/JoshiCFASYS03;article;2017-05-18;"PD/SOI SRAM performance in presence of gate-to-body tunneling current.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817552";0
journals/tvlsi/KimLK13;article;2017-05-18;"366-kS/s 1.09-nJ 0.0013-${\rm mm}^{2}$ Frequency-to-Digital Converter Based CMOS Temperature Sensor Utilizing Multiphase Clock.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2220389";0
journals/tvlsi/Strauch11;article;2017-05-18;"Multi-FPGA System With Unlimited and Self-Timed Wave-Pipelined Multiplexed Routing.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2055170";0
journals/tvlsi/VuC16a;article;2017-05-18;"Corrections to "A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones".";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2544342";0
journals/tvlsi/BoseA98;article;2017-05-18;"Concurrent fault simulation on message passing multicomputers.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678900";0
journals/tvlsi/ChenC08;article;2017-05-18;"Configurable VLSI Architecture for Deblocking Filter in H.264/AVC.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000516";0
journals/tvlsi/ChenO12;article;2017-05-18;"Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2173509";0
journals/tvlsi/HanACR14;article;2017-05-18;"Exploring High-Throughput Computing Paradigm for Global Routing.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2234489";0
journals/tvlsi/JiangJH01;article;2017-05-18;"Unified functional decomposition via encoding for FPGA technology mapping.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924031";0
journals/tvlsi/KimM10;article;2017-05-18;"Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006846";0
journals/tvlsi/KulkarniR12;article;2017-05-18;"Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2100834";0
journals/tvlsi/JoshiD05;article;2017-05-18;"Wave-pipelined multiplexed (WPM) routing for gigascale integration (GSI).";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853611";0
journals/tvlsi/ChenHCTL17;article;2017-07-27;"A 2.5-ps Bin Size and 6.7-ps Resolution FPGA Time-to-Digital Converter Based on Delay Wrapping and Averaging.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2569626";0
journals/tvlsi/XuBY15;article;2017-05-18;"Fast Sign Detection Algorithm for the RNS Moduli Set 2";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2308014";0
journals/tvlsi/LuL02;article;2017-05-18;"A low-power high-speed class-AB buffer amplifier for flat-panel-display application.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994994";0
journals/tvlsi/MaseraMPVZ02;article;2017-06-09;"Architectural strategies for low-power VLSI turbo decoders.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043330";0
journals/tvlsi/HassanAYSDZ11;article;2017-07-19;"Full-Spectrum Spatial-Temporal Dynamic Thermal Analysis for Nanometer-Scale Integrated Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2076351";0
journals/tvlsi/SanyalGK12;article;2017-05-18;"Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading in Presence of Gate Delays.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2106169";0
journals/tvlsi/SankaranK11;article;2017-05-18;"Simultaneous Scheduling, Allocation, Binding, Re-Ordering, and Encoding for Crosstalk Pattern Minimization During High-Level Synthesis.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031864";0
journals/tvlsi/Nunez-YanezNHV12;article;2017-05-18;"Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video Coding.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2104166";0
journals/tvlsi/TsoumanisXZP16;article;2017-05-18;"Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2390974";0
journals/tvlsi/WangLL16;article;2017-05-18;"A New CDMA Encoding/Decoding Method for on-Chip Communication Network.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2471077";0
journals/tvlsi/NaroskaRS06;article;2017-05-18;"Simultaneously optimizing crosstalk and power for instruction bus coupling capacitance using wire pairing.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874373";0
journals/tvlsi/SharmaBAXFM05;article;2017-05-18;"Accurate Prediction of Substrate Parasitics in Heavily Doped CMOS Processes Using a Calibrated Boundary Element Solver.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850106";0
journals/tvlsi/WyersMSKF16;article;2017-05-18;"A Generally Applicable Calibration Algorithm for Digitally Reconfigurable Self-Healing RFICs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2424211";0
journals/tvlsi/TehHFHIO06;article;2017-05-18;"Conditional Data Mapping Flip-Flops for Low-Power and High-Performance Systems.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887833";0
journals/tvlsi/SmolyakovGGL13;article;2017-05-18;"Fault-Tolerant Embedded-Memory Strategy for Baseband Signal Processing Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2208208";0
journals/tvlsi/GargM13;article;2017-06-09;"Mitigating the Impact of Process Variation on the Performance of 3-D Integrated Circuits.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2226762";0
journals/tvlsi/JangFB12;article;2017-05-18;"Compact Expressions for Supply Noise Induced Period Jitter of Global Binary Clock Trees.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2089706";0
journals/tvlsi/Dai013;article;2017-05-18;"An Energy-Efficient L2 Cache Architecture Using Way Tag Information Under Write-Through Policy.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2181879";0
journals/tvlsi/DoCKY13;article;2017-05-18;"A High Speed Low Power CAM With a Parity Bit and Power-Gated ML Sensing.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2178276";0
journals/tvlsi/TodriKGBDV13;article;2017-06-09;"A Study of Tapered 3-D TSVs for Power and Thermal Integrity.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2187081";0
journals/tvlsi/LinFGS10;article;2017-05-18;"Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-Set Processors.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025765";0
journals/tvlsi/TiwariMW94;article;2017-05-18;"Power analysis of embedded software: a first step towards software power minimization.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335012";0
journals/tvlsi/ChangRL03;article;2017-05-18;"Design and analysis of low-power cache using two-level filter scheme.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812292";0
journals/tvlsi/RauwerdaHS08;article;2017-05-18;"Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912075";0
journals/tvlsi/ChenO14;article;2017-05-18;"Examining Timing Path Robustness Under Wide-Bandwidth Power Supply Noise Through Multi-Functional-Cycle Delay Test.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2256810";0
journals/tvlsi/Lee15;article;2017-05-18;"Power and Bandwidth Scalable 10-b 30-MS/s SAR ADC.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2331354";0
journals/tvlsi/LuJ08;article;2017-05-18;"TDM Virtual-Circuit Configuration for Network-on-Chip.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000673";0
journals/tvlsi/GuoLWZ16;article;2017-10-19;"Evaluation and Tradeoffs for Out-of-Order Execution on Reconfigurable Heterogeneous MPSoC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2389893";0
journals/tvlsi/ChenWCMY12;article;2017-09-25;"Variation-Aware Supply Voltage Assignment for Simultaneous Power and Aging Optimization.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2168433";0
journals/tvlsi/SalmanJFSH09;article;2017-05-18;"Methodology for Efficient Substrate Noise Analysis in Large-Scale Mixed-Signal Circuits.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003518";0
journals/tvlsi/ZhuLC06;article;2017-05-18;"Study of energy and performance of space-time decoding systems in concatenation with turbo decoding.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863185";0
journals/tvlsi/JainJ12;article;2017-05-18;"Accurate Current Estimation for Interconnect Reliability Analysis.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160882";0
journals/tvlsi/MostafaAE11a;article;2017-06-09;"A Novel Low Area Overhead Direct Adaptive Body Bias (D-ABB) Circuit for Die-to-Die and Within-Die Variations Compensation.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2060503";0
journals/tvlsi/ChangKKR11;article;2017-05-18;"Robust Level Converter for Sub-Threshold/Super-Threshold Operation: 100 mV to 2.5 V.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2051240";0
journals/tvlsi/MarzouqiASSS16;article;2017-06-14;"A High-Speed FPGA Implementation of an RSD-Based ECC Processor.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2391274";0
journals/tvlsi/NajafiJLRBH17;article;2017-09-06;"Time-Encoded Values for Highly Efficient Stochastic Circuits.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2645902";0
journals/tvlsi/ChandraLRD09;article;2017-05-18;"Variation-Tolerant Dynamic Power Management at the System-Level.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019803";0
journals/tvlsi/DavisOSF09;article;2017-05-18;"Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009352";0
journals/tvlsi/LiDBMP16;article;2017-05-18;"Network-on-Chip-Enabled Multicore Platforms for Parallel Model Predictive Control.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2528121";0
journals/tvlsi/Stroobandt02;article;2017-05-18;"Guest editorial - system-level interconnect prediction.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.994996";0
journals/tvlsi/ShimSS04;article;2005-02-08;"Reliable low-power digital signal processing via reduced precision redundancy.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/SongHMCKC03;article;2017-05-18;"Board-level multiterminal net assignment for the partial cross-bar architecture.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812322";0
journals/tvlsi/WangS03a;article;2017-05-18;"Low-power MIMO signal processing.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812367";0
journals/tvlsi/BensoCPZ08;article;2017-05-18;"IEEE Standard 1500 Compliance Verification for Embedded Cores.";"";"2008";"IEEE Trans. VLSI Syst.";None;0
journals/tvlsi/GaylesKOI00;article;2017-05-18;"The design of the MGAP-2: a micro-grained massively parallel array.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902265";0
journals/tvlsi/VoyiatzisGP05;article;2017-05-18;"Accumulator-based test generation for robust sequential fault testing in DSP cores in near-optimal time.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857159";0
journals/tvlsi/WangKL11;article;2017-05-18;"High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2032289";0
journals/tvlsi/VenkataramanHL07;article;2017-05-18;"Integrated Placement and Skew Optimization for Rotary Clocking.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893577";0
journals/tvlsi/LiL13;article;2017-05-18;"IEEE 1500 Compatible Multilevel Maximal Concurrent Interconnect Test.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2210451";0
journals/tvlsi/PickerF95;article;2017-05-18;"A VLSI priority packet queue with inheritance and overwrite.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386224";0
journals/tvlsi/AhmadiN15;article;2017-05-18;"Comparator Power Reduction in Low-Frequency SAR ADC Using Optimized Vote Allocation.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2362545";0
journals/tvlsi/TienTCY06;article;2017-05-18;"Power minimization for dynamic PLAs.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878213";0
journals/tvlsi/GarridoGSG13;article;2017-06-09;"Pipelined Radix-2";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2178275";0
journals/tvlsi/StrolloCNP05;article;2017-06-09;"A novel high-speed sense-amplifier-based flip-flop.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859586";0
journals/tvlsi/LinCKTH11;article;2017-05-18;"Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2089543";0
journals/tvlsi/DuttH97;article;2017-05-18;"REMOD: a new methodology for designing fault-tolerant arithmetic circuits.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555985";0
journals/tvlsi/ZergainohTJ06;article;2017-05-18;"Automatic delay correction method for IP block-based design of VLSI dedicated digital signal processing systems: theoretical foundations and implementation.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874360";0
journals/tvlsi/ChattopadhyayZ05;article;2017-05-18;"GALDS: a complete framework for designing multiclock ASICs and SoCs.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848825";0
journals/tvlsi/RoufK15;article;2017-05-18;"Low-Cost Control Flow Protection via Available Redundancies in the Microprocessor Pipeline.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2297573";0
journals/tvlsi/HuangSLLX14;article;2017-06-09;"WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2236114";0
journals/tvlsi/Gupta07;article;2017-05-18;"A VLSI Architecture for Image Registration in Real Time.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902210";0
journals/tvlsi/YazdanshenasAK15;article;2017-09-16;"A Scalable Dependability Scheme for Routing Fabric of SRAM-Based Reconfigurable Devices.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2344051";0
journals/tvlsi/SawadaYTNN15;article;2017-05-18;"An Extended Direct Power Injection Method for In-Place Susceptibility Characterization of VLSI Circuits Against Electromagnetic Interference.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2361208";0
journals/tvlsi/HanHKKK10;article;2017-06-14;"A Novel Architecture for Block Interleaving Algorithm in MB-OFDM Using Mixed Radix System.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2018091";0
journals/tvlsi/OkCKK10;article;2017-05-18;"An Antiharmonic, Programmable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019757";0
journals/tvlsi/ChenGLLGRC16;article;2017-09-19;"FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2497259";0
journals/tvlsi/PanW08;article;2017-05-18;"Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000974";0
journals/tvlsi/Smith07;article;2017-05-18;"Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898726";0
journals/tvlsi/VK17;article;2017-06-09;"Content Addressable Memory - Early Predict and Terminate Precharge of Match-Line.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2576281";0
journals/tvlsi/LeungMM10;article;2017-06-14;"A Chip-Area Efficient Voltage Regulator for VLSI Systems.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2026176";0
journals/tvlsi/0001CY16;article;2017-06-09;"Triple Patterning Lithography Aware Optimization and Detailed Placement Algorithms for Standard Cell-Based Designs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2461463";0
journals/tvlsi/NevesSMTFR15;article;2017-06-14;"Multicore SIMD ASIP for Next-Generation Sequencing and Alignment Biochip Platforms.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2333757";0
journals/tvlsi/ChouYHNCC16;article;2017-05-18;"Skew Minimization With Low Power for Wide-Voltage-Range Multipower-Mode Designs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2437994";0
journals/tvlsi/KwanNS13;article;2017-05-18;"Design and Analysis of Dual-Mode Digital-Control Step-Up Switched-Capacitor Power Converter With Pulse-Skipping and Numerically Controlled Oscillator-Based Frequency Modulation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227150";0
journals/tvlsi/JeongKJK09;article;2017-05-18;"A Fast Built-in Redundancy Analysis for Memories With Optimal Repair Rate Using a Line-Based Search Tree.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005988";0
journals/tvlsi/DysartK09;article;2017-05-18;"Analyzing the Inherent Reliability of Moderately Sized Magnetic and Electrostatic QCA Circuits Via Probabilistic Transfer Matrices.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008092";0
journals/tvlsi/LambrechtsRJMCV09;article;2017-05-18;"Interconnect Exploration for Energy Versus Performance Tradeoffs for Coarse Grained Reconfigurable Architectures.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002993";0
journals/tvlsi/GrymelF11;article;2017-06-09;"A Novel Programmable Parallel CRC Circuit.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2058872";0
journals/tvlsi/QuP02;article;2017-05-18;"Techniques for energy-efficient communication pipeline design.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800522";0
journals/tvlsi/YooGS99;article;2017-05-18;"Timing constraints for high-speed counterflow-clocked pipelining.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766743";0
journals/tvlsi/Gholami16;article;2017-05-18;"Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2494741";0
journals/tvlsi/ZhaoM00;article;2017-05-18;"Exact memory size estimation for array computations.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894155";0
journals/tvlsi/HsiungCHW96;article;2017-06-09;"PSM: an object-oriented synthesis approach to multiprocessor system design.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486083";0
journals/tvlsi/GaynorH15;article;2017-05-18;"Simulation Methodology and Evaluation of Through Silicon Via (TSV)-FinFET Noise Coupling in 3-D Integrated Circuits.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2341834";0
journals/tvlsi/MohanFWS06;article;2017-05-18;"Design techniques and test methodology for low-power TCAMs.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878206";0
journals/tvlsi/FarbehMGMFA16;article;2017-09-16;"A Cache-Assisted Scratchpad Memory for Multiple-Bit-Error Correction.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2544811";0
journals/tvlsi/ParkM06;article;2017-05-18;"Sleepy Stack Leakage Reduction.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886398";0
journals/tvlsi/ClaussFGV09;article;2017-06-09;"Symbolic Polynomial Maximization Over Convex Sets and Its Application to Memory Requirement Estimation.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002049";0
journals/tvlsi/JeongKSKJ15;article;2017-05-18;"Trip-Point Bit-Line Precharge Sensing Scheme for Single-Ended SRAM.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2337958";0
journals/tvlsi/AlpertK96;article;2017-05-18;"A general framework for vertex orderings with applications to circuit clustering.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502195";0
journals/tvlsi/LaiWL07;article;2017-05-18;"Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined Transceiver Designs.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893593";0
journals/tvlsi/DavoodiS05;article;2017-05-18;"Power-driven simultaneous resource binding and floorplanning: a probabilistic approach.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853618";0
journals/tvlsi/0002JH14;article;2017-05-18;"IPF: In-Place X-Filling Algorithm for the Reliability of Modern FPGAs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2282819";0
journals/tvlsi/Hernandez06;article;2017-05-18;"A high-performance VLSI architecture for the histogram peak-climbing data clustering algorithm.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863761";0
journals/tvlsi/ZhaiBSF05;article;2017-05-18;"The limit of dynamic voltage scaling and insomniac dynamic voltage scaling.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859588";0
journals/tvlsi/Ismail13;article;2017-05-18;"Editorial Appointments for the 2013-2014 Term.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2245574";0
journals/tvlsi/CharaniaOS13;article;2017-05-18;"Analysis and Design of On-Chip Decoupling Capacitors.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2198501";0
journals/tvlsi/JungK08;article;2017-05-18;"An Operation and Interconnection Sharing Algorithm for Reconfiguration Overhead Reduction Using Static Partial Reconfiguration.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000973";0
journals/tvlsi/CaoLWW14;article;2017-05-18;"Compiler-Assisted Leakage- and Temperature- Aware Instruction-Level VLIW Scheduling.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2271794";0
journals/tvlsi/ChangCS04;article;2017-05-18;"DLS: dynamic backlight luminance scaling of liquid crystal display.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.831472";0
journals/tvlsi/KimJKSLK03;article;2017-05-18;"Coupling delay optimization by temporal decorrelation using dual threshold voltage technique.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817111";0
journals/tvlsi/SeokKCP17;article;2017-06-09;"An HLA-Based Distributed Cosimulation Framework in Mixed-Signal System-on-Chip Design.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2594948";0
journals/tvlsi/LiuWYCZW14;article;2017-05-18;"SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2295622";0
journals/tvlsi/KaoWLCCH09;article;2017-05-18;"A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-µm CMOS Technology.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016726";0
journals/tvlsi/WangZHLL15;article;2017-09-06;"Data Remapping for Static NUCA in Degradable Chip Multiprocessors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2325933";0
journals/tvlsi/ChouKW11;article;2017-05-18;"Yield Enhancement by Bad-Die Recycling and Stacking With Though-Silicon Vias.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2051466";0
journals/tvlsi/HuangGVSSS06;article;2017-07-28;"HotSpot: A Compact Thermal Modeling Methodology for Early-Stage VLSI Design.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876103";0
journals/tvlsi/SackerBRW04;article;2017-05-18;"A behavioral synthesis system for asynchronous circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.832944";0
journals/tvlsi/AtghiaeeM11;article;2017-05-18;"A Predictive and Accurate Interconnect Density Function: The Core of a Novel Interconnect-Centric Prediction Engine.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2053946";0
journals/tvlsi/KangKD06;article;2017-05-18;"A high-efficiency fully digital synchronous buck converter power delivery system based on a finite-state machine.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.871764";0
journals/tvlsi/HuangLM08;article;2017-05-18;"System Architecture and Implementation of MIMO Sphere Decoders on FPGA.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912042";0
journals/tvlsi/HenkelL02;article;2017-05-18;"Avalanche: an environment for design space exploration and optimization of low-power embedded systems.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800524";0
journals/tvlsi/MannMRSKXGVPW17;article;2017-07-26;"Bias-Induced Healing of $V_{\text {min}}$ Failures in Advanced SRAM Arrays.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2598160";0
journals/tvlsi/TsengW99;article;2017-05-18;"Fuzzy-based CMOS circuit partitioning in built-in current testing.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748207";0
journals/tvlsi/JiangXCM12;article;2017-05-18;"Integrated Test-Architecture Optimization and Thermal-Aware Test Scheduling for 3-D SoCs Under Pre-Bond Test-Pin-Count Constraint.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160410";0
journals/tvlsi/ChowdhuryC05;article;2017-05-18;"Static task-scheduling algorithms for battery-powered DVS systems.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840771";0
journals/tvlsi/SharmaMP93;article;2017-05-18;"Yield optimization of modular and redundant multimegabit RAMs: a study of effectiveness of coding versus static redundancy using the center-satellite model.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250202";0
journals/tvlsi/MhambreyMC13;article;2017-05-18;"Low Complexity Out-of-Order Issue Logic Using Static Circuits.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2184310";0
journals/tvlsi/LeeH09;article;2017-05-18;"FleXilicon Architecture and Its VLSI Implementation.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017440";0
journals/tvlsi/SeoKKSB11;article;2017-05-18;"A Robust Edge Encoding Technique for Energy-Efficient Multi-Cycle Interconnect.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2032422";0
journals/tvlsi/HuijbregtsJ93;article;2017-05-18;"General gate array routing using a k-terminal net routing algorithm with failure prediction.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250195";0
journals/tvlsi/KursunF03;article;2017-06-14;"Domino logic with variable threshold voltage keeper.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817515";0
journals/tvlsi/BotmanBLR14;article;2017-05-18;"Data-Dependent Operation Speed-Up Through Automatically Inserted Signal Transition Detectors for Ultralow Voltage Logic Circuits.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2297176";0
journals/tvlsi/ShiMYDL05;article;2017-05-18;"Equivalent circuit model of on-wafer CMOS interconnects for RFICs.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857177";0
journals/tvlsi/NouraniP02;article;2017-05-18;"False path exclusion in delay analysis of RTL structures.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.988728";0
journals/tvlsi/Kim0LK16;article;2017-05-18;"A 21-Gbit/s 1.63-pJ/bit Adaptive CTLE and One-Tap DFE With Single Loop Spectrum Balancing Method.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2418579";0
journals/tvlsi/ZhaoMLM15;article;2017-05-18;"Improving the Linearity and Power Efficiency of Active Switched-Capacitor Filters in a Compact Die Area.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2382674";0
journals/tvlsi/SunC13;article;2017-05-18;"VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2220388";0
journals/tvlsi/SchlottmannAH12;article;2017-05-18;"A MITE-Based Translinear FPAA.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2089705";0
journals/tvlsi/EjlaliARMB10;article;2017-05-18;"Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000994";0
journals/tvlsi/ParkKJRJ15;article;2017-05-18;"Level-Converting Retention Flip-Flop for Reducing Standby Power in ZigBee SoCs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2311851";0
journals/tvlsi/CortesEP06;article;2017-05-18;"Quasi-Static Assignment of Voltages and Optional Cycles in Imprecise-Computation Systems With Energy Considerations.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884152";0
journals/tvlsi/JiaoK13;article;2017-06-14;"Reactivation Noise Suppression With Sleep Signal Slew Rate Modulation in MTCMOS Circuits.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190116";0
journals/tvlsi/FrustaciBSA16;article;2017-05-18;"Approximate SRAMs With Dynamic Energy-Quality Management.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2503733";0
journals/tvlsi/ChenTH13;article;2017-06-09;"A Fast-Locking All-Digital Deskew Buffer With Duty-Cycle Correction.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2182216";0
journals/tvlsi/ZhangP05a;article;2017-05-18;"High-Speed Architectures for Parallel Long BCH Encoders.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850125";0
journals/tvlsi/Maymandi-NejadS03;article;2017-06-09;"A digitally programmable delay element: design and analysis.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810787";0
journals/tvlsi/ChiricescuLV01;article;2017-05-18;"Design and analysis of a dynamically reconfigurable three-dimensional FPGA.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920832";0
journals/tvlsi/PulimenoGP12;article;2017-05-18;"UDSM Trends Comparison: From Technology Roadmap to UltraSparc Niagara2.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2148183";0
journals/tvlsi/LiKKC17;article;2017-09-21;"A 7.1-mW K/K";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2703807";0
journals/tvlsi/KangiMN15;article;2017-06-09;"A Fully Digital ASK Demodulator With Digital Calibration for Bioimplantable Devices.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2343946";0
journals/tvlsi/MorgenshteinFW02;article;2017-05-18;"Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801578";0
journals/tvlsi/ChenLC09;article;2017-05-18;"IEEE Standard 1500 Compatible Delay Test Framework.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013983";0
journals/tvlsi/CasuGMPZ04;article;2005-02-09;"An electromigration and thermal model of power wires for a priori high-level reliability prediction.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/CardarilliPRS07;article;2017-06-09;"Concurrent Error Detection in Reed-Solomon Encoders and Decoders.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899241";0
journals/tvlsi/ChungPA13;article;2017-06-09;"A Built-In Repair Analyzer With Optimal Repair Rate for Word-Oriented Memories.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2182217";0
journals/tvlsi/ComptonLCKH02;article;2017-05-18;"Configuration relocation and defragmentation for run-time reconfigurable computing.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043324";0
journals/tvlsi/LeeP15;article;2017-05-18;"Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2299532";0
journals/tvlsi/KhanAH11;article;2017-05-18;"Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2038165";0
journals/tvlsi/LeeTL13;article;2017-05-18;"A Wide-Range PLL Using Self-Healing Prescaler/VCO in 65-nm CMOS.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2186990";0
journals/tvlsi/WangW09;article;2017-05-18;"Exploiting Memory Soft Redundancy for Joint Improvement of Error Tolerance and Access Efficiency.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001743";0
journals/tvlsi/LiangH11;article;2017-05-18;"A Digitally Testable Sigma -Delta Modulator Using the Decorrelating Design-for-Digital-Testability.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2035508";0
journals/tvlsi/BurksSM95;article;2017-05-18;"Critical paths in circuits with level-sensitive latches.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386227";0
journals/tvlsi/RosingMM07;article;2017-05-18;"Power and Reliability Management of SoCs.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.895245";0
journals/tvlsi/NikmehrPL06;article;2017-06-09;"Fast Decimal Floating-Point Division.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884047";0
journals/tvlsi/Mutyam12;article;2017-05-18;"Fibonacci Codes for Crosstalk Avoidance.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2162010";0
journals/tvlsi/ZarandiMHSAS15;article;2017-06-09;"Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2305392";0
journals/tvlsi/YukJKGCC14;article;2017-05-18;"PSR Enhancement Through Super Gain Boosting and Differential Feed-Forward Noise Cancellation in a 65-nm CMOS LDO Regulator.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2287282";0
journals/tvlsi/AslanzadehPMS13;article;2017-05-18;"Current-Reused 2.4-GHz Direct-Modulation Transmitter With On-Chip Automatic Tuning.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190538";0
journals/tvlsi/HouL15;article;2017-05-18;"High Repair-Efficiency BISR Scheme for RAMs by Reusing Bitmap for Bit Redundancy.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2354378";0
journals/tvlsi/GhoshPPB14;article;2017-05-18;"Improving Energy Efficiency in FPGA Through Judicious Mapping of Computation to Embedded Memory Blocks.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2271696";0
journals/tvlsi/HonkoteT11;article;2017-05-18;"CROA: Design and Analysis of the Custom Rotary Oscillatory Array.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2057265";0
journals/tvlsi/HomayounSVYGH11;article;2017-05-18;"MZZ-HVS: Multiple Sleep Modes Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2086500";0
journals/tvlsi/KhalidR00;article;2017-05-18;"A novel and efficient routing architecture for multi-FPGA systems.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820759";0
journals/tvlsi/JhaD96;article;2017-05-18;"High-level library mapping for arithmetic components.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502189";0
journals/tvlsi/SongPKN00;article;2017-05-18;"Hardware/software codesign of finite field datapath for low-energy Reed-Solomon codecs.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831436";0
journals/tvlsi/GuptaR11;article;2017-05-18;"A Utilitarian Approach to Variation Aware Delay, Power, and Crosstalk Noise Optimization.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2053394";0
journals/tvlsi/ZengLZTHZZCHY15;article;2017-05-18;"Design and Analysis of Highly Energy/Area-Efficient Multiported Register Files With Read Word-Line Sharing Strategy in 65-nm CMOS Process.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2334693";0
journals/tvlsi/LinZH16;article;2017-05-18;"A Low-Cost, Radiation-Hardened Method for Pipeline Protection in Microprocessors.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2475167";0
journals/tvlsi/JulianAG06;article;2017-09-16;"A low-power correlation-derivative CMOS VLSI circuit for bearing estimation.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863740";0
journals/tvlsi/HedayatiB12;article;2017-05-18;"A 3 GHz Wideband Σ Δ Fractional-N Synthesizer With Switched-RC Sample-and-Hold PFD.";"";"2012";"IEEE Trans. VLSI Syst.";None;0
journals/tvlsi/PengCKLWS14;article;2017-05-18;"REC-STA: Reconfigurable and Efficient Chip Design With SMO-Based Training Accelerator.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278706";0
journals/tvlsi/ChiMGW14;article;2017-05-18;"Low-Cost Post-Bond Testing of 3-D ICs Containing a Passive Silicon Interposer Base.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2293192";0
journals/tvlsi/HoppnerEHWES13;article;2017-05-18;"A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2187224";0
journals/tvlsi/YaoSHP12;article;2017-05-18;"Worst-Case Estimation for Data-Dependent Timing Jitter and Amplitude Noise in High-Speed Differential Link.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2090544";0
journals/tvlsi/ZhangS17;article;2017-09-21;"An 80.4% Peak Power Efficiency Adaptive Supply Class H Power Amplifier for Audio Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2666268";0
journals/tvlsi/RamakrishnanBCHAB14;article;2017-06-09;"Speech Processing on a Reconfigurable Analog Platform.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2241089";0
journals/tvlsi/PomeranzR11f;article;2017-05-18;"Test Strength: A Quality Metric for Transition Fault Tests in Full-Scan Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2057459";0
journals/tvlsi/VaisbandF16;article;2017-05-18;"Noise Coupling Models in Heterogeneous 3-D ICs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2535370";0
journals/tvlsi/Duvall95;article;2017-05-18;"A practical methodology for the statistical design of complex logic products for performance.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365458";0
journals/tvlsi/MishraD16;article;2017-06-09;"EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2503005";0
journals/tvlsi/JaimeSHVZ11;article;2017-06-09;"High-Speed Algorithms and Architectures for Range Reduction Computation.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2033932";0
journals/tvlsi/Poon07;article;2017-05-18;"An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893619";0
journals/tvlsi/LiILMVPM15;article;2017-05-18;"Energy Optimized Subthreshold VLSI Logic Family With Unbalanced Pull-Up/Down Network and Inverse Narrow-Width Techniques.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2388783";0
journals/tvlsi/SinghalCM08;article;2017-05-18;"Data Handling Limits of On-Chip Interconnects.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000255";0
journals/tvlsi/HuSH10;article;2017-05-18;"Pattern Sensitive Placement Perturbation for Manufacturability.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017268";0
journals/tvlsi/WangW17;article;2017-10-11;"Process/Voltage/Temperature-Variation-Aware Design and Comparative Study of Transition-Detector-Based Error-Detecting Latches for Timing-Error-Resilient Pipelined Systems.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2723020";0
journals/tvlsi/AminV99;article;2017-05-18;"Data parallel fault simulation.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766745";0
journals/tvlsi/MohanS09;article;2017-05-18;"Low-Leakage Storage Cells for Ternary Content Addressable Memories.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006040";0
journals/tvlsi/JingJCZJLL17;article;2017-05-18;"Bank Stealing for a Compact and Efficient Register File Architecture in GPGPU.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2584623";0
journals/tvlsi/HanHLLC07;article;2017-05-18;"Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for Complex Processor Circuit.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893652";0
journals/tvlsi/ChouHCYTLCJC15;article;2017-05-18;"Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2348872";0
journals/tvlsi/LinXW07;article;2017-05-18;"Code Compression for VLIW Embedded Systems Using a Self-Generating Table.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.904097";0
journals/tvlsi/PatelKFK15;article;2017-05-18;"Multistate Register Based on Resistive RAM.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2347926";0
journals/tvlsi/WangSCBD14;article;2017-09-16;"A Reliability Enhanced Address Mapping Strategy for Three-Dimensional (3-D) NAND Flash Memory.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2288687";0
journals/tvlsi/ChandrashekarB11;article;2017-05-18;"A 10 b 50 MS/s Opamp-Sharing Pipeline A/D With Current-Reuse OTAs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2052376";0
journals/tvlsi/ParameswaranH05;article;2017-05-18;"Instruction code mapping for performance increase and energy reduction in embedded computer systems.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842936";0
journals/tvlsi/SahaS15;article;2017-05-18;"Watermarking in Hard Intellectual Property for Pre-Fab and Post-Fab Verification.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2322138";0
journals/tvlsi/LeeBS06;article;2017-05-18;"Runtime Leakage Minimization Through Probability-Aware Optimization.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884149";0
journals/tvlsi/BambergO17;article;2017-10-11;"High-Level Energy Estimation for Submicrometric TSV Arrays.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2713601";0
journals/tvlsi/GuoXMZ14;article;2017-05-18;"Enhanced Memory Reliability Against Multiple Cell Upsets Using Decimal Matrix Code.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2238565";0
journals/tvlsi/LeeCM10;article;2017-05-18;"A Low-Power DSP for Wireless Communications.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2023547";0
journals/tvlsi/SamieDTPB13;article;2017-06-14;"Novel Bio-Inspired Approach for Fault-Tolerant VLSI Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2220793";0
journals/tvlsi/GebaliI15;article;2017-06-09;"Efficient Scalable Serial Multiplier Over GF(2";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2359113";0
journals/tvlsi/StanB95;article;2017-05-18;"Bus-invert coding for low-power I/O.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365453";0
journals/tvlsi/YuP09;article;2017-05-18;"Low-Power Snoop Architecture for Synchronized Producer-Consumer Embedded Multiprocessing.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019414";0
journals/tvlsi/Schafer16a;article;2017-05-18;"Tunable Multiprocess Mapping on Coarse-Grain Reconfigurable Architectures With Dynamic Frequency Control.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2397031";0
journals/tvlsi/CavalheiroMV17;article;2017-07-26;"Insights Into Tunnel FET-Based Charge Pumps and Rectifiers for Energy Harvesting Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2617203";0
journals/tvlsi/ChaiTWM00;article;2017-05-18;"Heterogeneous architecture models for interconnect-motivated system design.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902260";0
journals/tvlsi/WuXYWNWW15;article;2017-05-18;"An Inter/Intra-Chip Optical Network for Manycore Processors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2319089";0
journals/tvlsi/ZhangZCYHC11;article;2017-05-18;"On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2035322";0
journals/tvlsi/LinYL15;article;2017-05-18;"High-Performance Low-Power Carry Speculative Addition With Variable Latency.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2355217";0
journals/tvlsi/LuYHW10;article;2017-05-18;"Efficient BISR Techniques for Embedded Memories Considering Cluster Faults.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008996";0
journals/tvlsi/WongC13;article;2017-06-14;"Timing Measurement Platform for Arbitrary Black-Box Circuits Based on Transition Probability.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2230280";0
journals/tvlsi/BermakY06;article;2017-05-18;"A DPS array with programmable resolution and reconfigurable conversion time.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863193";0
journals/tvlsi/HeLWHZ12;article;2017-05-18;"High-Speed Low-Power Viterbi Decoder Design for TCM Decoders.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2111392";0
journals/tvlsi/SinhaSZ06;article;2017-05-18;"Statistical Timing Yield Optimization by Gate Sizing.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884166";0
journals/tvlsi/KovacRV93;article;2017-05-18;"SIGMA: a VLSI systolic array implementation of a Galois field GF(2 ";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.219904";0
journals/tvlsi/JayakumarK07;article;2017-05-18;"A Predictably Low-Leakage ASIC Design Style.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893603";0
journals/tvlsi/MehriKMS13;article;2017-05-18;"New Approach to VLSI Buffer Modeling, Considering Overshooting Effect.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211629";0
journals/tvlsi/ZhaoMKWW11;article;2017-05-18;"Design of Sequential Elements for Low Power Clocking System.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2038705";0
journals/tvlsi/CongGHJ09;article;2017-05-18;"Synthesis Algorithm for Application-Specific Homogeneous Processor Networks.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004874";0
journals/tvlsi/HarrisN01;article;2017-05-18;"Statistical clock skew modeling with data delay variations.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974902";0
journals/tvlsi/ErikssonLE06;article;2017-05-18;"Toward architecture-based test-vector generation for timing verification of fast parallel multipliers.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874297";0
journals/tvlsi/MurugavelR03;article;2017-05-18;"Petri net modeling of gate and interconnect delays for power estimation.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817110";0
journals/tvlsi/ChengCCCWS16;article;2017-05-18;"Efficient Warranty-Aware Wear Leveling for Embedded Systems With PCM Main Memory.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2511147";0
journals/tvlsi/MoriokaS04;article;2017-05-18;"A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.830936";0
journals/tvlsi/ChakrabortyR12;article;2017-05-18;"Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2105513";0
journals/tvlsi/PasrichaKD10;article;2017-05-18;"Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2024118";0
journals/tvlsi/ShenTCYCC10;article;2017-05-18;"Variational Capacitance Extraction and Modeling Based on Orthogonal Polynomial Method.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025378";0
journals/tvlsi/WeiQWP16;article;2017-05-18;"Fixation Ratio of Error Location-Aware Strategy for Increased Reliable Retention Time of Flash Memory.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2537846";0
journals/tvlsi/RaoK93;article;2017-05-18;"Hierarchical design space exploration for a class of digital systems.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238442";0
journals/tvlsi/PudiS11;article;2017-05-18;"Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2054120";0
journals/tvlsi/KwonK05;article;2017-05-18;"ATOMi: An Algorithm for Circuit Partitioning Into Multiple FPGAs Using Time-Multiplexed, Off-Chip, Multicasting Interconnection Architecture.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850117";0
journals/tvlsi/JoYP16;article;2017-05-18;"Energy-Efficient Floating-Point MFCC Extraction Architecture for Speech Recognition Systems.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2413454";0
journals/tvlsi/OhY94;article;2017-05-18;"On concurrent error location and correction of FFT networks.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285753";0
journals/tvlsi/KopcsayKWDRS02;article;2017-05-18;"A comprehensive 2-D inductance modeling approach for VLSI interconnects: frequency-dependent extraction and compact circuit model synthesis.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801574";0
journals/tvlsi/LinLC10a;article;2017-05-18;"On Reducing Test Power and Test Volume by Selective Pattern Compression Schemes.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2021061";0
journals/tvlsi/LakshminarayanaRJD99;article;2017-05-18;"Power management in high-level synthesis.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748195";0
journals/tvlsi/ChenJWLC99;article;2017-05-18;"Segmented bus design for low-power systems.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748197";0
journals/tvlsi/SimunicBM01;article;2017-05-18;"Energy-efficient design of battery-powered embedded systems.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920814";0
journals/tvlsi/NasiriSPB16;article;2017-05-18;"Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2478280";0
journals/tvlsi/Wolf97;article;2017-05-18;"An architectural co-synthesis algorithm for distributed, embedded computing systems.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.585225";0
journals/tvlsi/HagerBB16;article;2017-05-18;"Ekho: A 30.3W, 10k-Channel Fully Digital Integrated 3-D Beamformer for Medical Ultrasound Imaging Achieving 298M Focal Points per Second.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2488020";0
journals/tvlsi/Narayanamoorthy15;article;2017-09-16;"Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2333366";0
journals/tvlsi/XingZCSYRUM17;article;2017-07-26;"Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With Partial $V_{\mathrm {cm}}$ -Based Switching.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2610864";0
journals/tvlsi/LaiCW15;article;2017-05-18;"A High-Performance Double-Layer Counting Bloom Filter for Multicore Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2370761";0
journals/tvlsi/VaccaWGRZ15;article;2017-06-09;"Feedbacks in QCA: A Quantitative Approach.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2358495";0
journals/tvlsi/Garcia-HerreroCV14;article;2017-06-09;"Nonbinary LDPC Decoder Based on Simplified Enhanced Generalized Bit-Flipping Algorithm.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2276067";0
journals/tvlsi/WangHC03;article;2017-05-18;"An area-saving decoder structure for ROMs.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816134";0
journals/tvlsi/ArdakaniLOHG17;article;2017-10-11;"VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2654298";0
journals/tvlsi/YuYL12;article;2017-05-18;"A Low Voltage All-Digital On-Chip Oscillator Using Relative Reference Modeling.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160301";0
journals/tvlsi/HatamiHGP14;article;2017-05-18;"Single-Bit Pseudoparallel Processing Low-Oversampling Delta-Sigma Modulator Suitable for SDR Wireless Transmitters.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2256808";0
journals/tvlsi/ReddingtonA12;article;2017-05-18;"Complexity of Computing Convex Subgraphs in Custom Instruction Synthesis.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2173221";0
journals/tvlsi/GhoshMC13;article;2017-05-18;"Secure Dual-Core Cryptoprocessor for Pairings Over Barreto-Naehrig Curves on FPGA Platform.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2188655";0
journals/tvlsi/GuHK09;article;2017-05-18;"Design and Implementation of Active Decoupling Capacitor Circuits for Power Supply Regulation in Digital ICs.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004543";0
journals/tvlsi/PantPW02;article;2017-05-18;"On-chip decoupling capacitor optimization using architectural level prediction.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043335";0
journals/tvlsi/MuhammadEEER15;article;2017-05-18;"Traffic-Based Virtual Channel Activation for Low-Power NoC.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2387797";0
journals/tvlsi/SolomatnikovSSR02;article;2017-05-18;"Skewed CMOS: noise-tolerant high-performance low-power static circuit family.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800519";0
journals/tvlsi/EbelingMHB95;article;2017-05-18;"Placement and routing tools for the Triptych FPGA.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.475966";0
journals/tvlsi/WuJ99;article;2017-05-18;"An improved BJT-based silicon retina with tunable image smoothing capability.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766751";0
journals/tvlsi/KimBM05;article;2017-05-18;"Quantitative analysis and optimization techniques for on-chip cache leakage power.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859476";0
journals/tvlsi/JasKT04;article;2017-05-18;"Weighted pseudorandom hybrid BIST.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837985";0
journals/tvlsi/Abou-SeidoNC04;article;2017-05-18;"Fitted Elmore delay: a simple and accurate interconnect delay model.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.830932";0
journals/tvlsi/XydisESP11;article;2017-05-18;"High Performance and Area Efficient Flexible DSP Datapath Synthesis.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2034167";0
journals/tvlsi/KimDK10;article;2017-05-18;"Statistical Leakage Estimation Based on Sequential Addition of Cell Leakage Currents.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013956";0
journals/tvlsi/FengL13;article;2017-05-18;"Fast Thermal Analysis on GPU for 3D ICs With Integrated Microchannel Cooling.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211050";0
journals/tvlsi/KarriW02;article;2017-05-18;"Algorithm level re-computing using implementation diversity: a register transfer level concurrent error detection technique.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808440";0
journals/tvlsi/LaiW04;article;2017-05-18;"Architectural design and analysis of learnable self-feedback ratio-memory cellular nonlinear network (SRMCNN) for nanoelectronic systems.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836309";0
journals/tvlsi/ComptonH08;article;2017-05-18;"Automatic Design of Reconfigurable Domain-Specific Flexible Cores.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915439";0
journals/tvlsi/HaqueB14;article;2017-05-18;"Radiation-Hard Field-Programmable Gate Arrays Configuration Technique Using Silicon on Sapphire.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2242101";0
journals/tvlsi/YilmazOB13;article;2017-05-18;"Per-Device Adaptive Test for Analog/RF Circuits Using Entropy-Based Process Monitoring.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2205027";0
journals/tvlsi/MirsaeediTA13;article;2017-05-18;"Litho-Friendly Decomposition Method for Self-Aligned Double Patterning.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2212473";0
journals/tvlsi/LiuWD16;article;2017-05-18;"Design and FPGA Implementation of a Reconfigurable 1024-Channel Channelization Architecture for SDR Application.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2508038";0
journals/tvlsi/ElbirtYCP01;article;2017-05-18;"An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.931230";0
journals/tvlsi/GenoveseN14;article;2017-05-18;"ASIC and FPGA Implementation of the Gaussian Mixture Model Algorithm for Real-Time Segmentation of High Definition Video.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2249295";0
journals/tvlsi/WadekarP04;article;2005-02-08;"Interconnect-based system-level energy and power prediction to guide architecture exploration.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/ManiatakosMM15;article;2017-05-18;"Multiple-Bit Upset Protection in Microprocessor Memory Arrays Using Vulnerability-Based Parity Optimization and Interleaving.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2365032";0
journals/tvlsi/DhaouT04;article;2017-05-18;"Efficient library characterization for high-level power estimation.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827601";0
journals/tvlsi/RiepeSSB96;article;2017-06-09;"Ravel-XL: a hardware accelerator for assigned-delay compiled-code logic gate simulation.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486085";0
journals/tvlsi/SousaAC13;article;2017-06-09;"On the Design of RNS Reverse Converters for the Four-Moduli Set ${\bf\{2^{\mmb n}+1, 2^{\mmb n}-1, 2^{\mmb n}, 2^{{\mmb n}+1}+1\}}$.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2219564";0
journals/tvlsi/SeoF017;article;2017-09-21;"Fast and Disturb-Free Nonvolatile Flip-Flop Using Complementary Polarizer MTJ.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2631981";0
journals/tvlsi/ZhouZZG15;article;2017-05-18;"A Frame-Parallel 2 Gpixel/s Video Decoder Chip for UHDTV and 3-DTV/FTV Applications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2385780";0
journals/tvlsi/Beckett08;article;2017-05-18;"A Low-Power Reconfigurable Logic Array Based on Double-Gate Transistors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912024";0
journals/tvlsi/PachaABGBPTG00;article;2017-05-18;"Threshold logic circuit design of parallel adders using resonant tunneling devices.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894161";0
journals/tvlsi/XiaWXY17;article;2017-09-21;"A Memory-Based FFT Processor Design With Generalized Efficient Conflict-Free Address Schemes.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2666820";0
journals/tvlsi/WangR98;article;2017-05-18;"Maximum power estimation for CMOS circuits using deterministic and statistical approaches.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661255";0
journals/tvlsi/LiuYT15;article;2017-06-09;"A GPU-Accelerated Parallel Shooting Algorithm for Analysis of Radio Frequency and Microwave Integrated Circuits.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2309606";0
journals/tvlsi/RamirezEC07;article;2017-05-18;"Design-for-Test Techniques for Opens in Undetected Branches in CMOS Latches and Flip-Flops.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.896910";0
journals/tvlsi/LanzerottiFR04a;article;2017-05-18;"Interpretation of rent's rule for ultralarge-scale integrated circuit designs, with an application to wirelength distribution models.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837990";0
journals/tvlsi/KhandelwalS07;article;2017-05-18;"A Quadratic Modeling-Based Framework for Accurate Statistical Timing Analysis Considering Correlations.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893585";0
journals/tvlsi/LinLLW14;article;2017-05-18;"NBTI and Leakage Reduction Using ILP-Based Approach.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280651";0
journals/tvlsi/HauckBE98;article;2017-05-18;"Mesh routing topologies for multi-FPGA systems.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711311";0
journals/tvlsi/LinC09;article;2017-05-18;"A New Architecture of a Two-Stage Lossless Data Compression and Decompression Algorithm.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003512";0
journals/tvlsi/DayW95;article;2017-06-09;"Investigation into micropipeline latch design styles.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386226";0
journals/tvlsi/TangYLJ15;article;2017-05-18;"McPAT-PVT: Delay and Power Modeling Framework for FinFET Processor Architectures Under PVT Variations.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2352354";0
journals/tvlsi/MinJKCSKK12;article;2017-05-18;"A 0.31-1 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2158011";0
journals/tvlsi/SchaferK08;article;2017-05-18;"Hotspots Elimination and Temperature Flattening in VLSI Circuits.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001140";0
journals/tvlsi/YeHHCGLT0CLCEKL15;article;2017-05-18;"Diagnosis and Layout Aware (DLA) Scan Chain Stitching.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2313563";0
journals/tvlsi/RahmaniHMLJT17;article;2017-07-26;"Reliability-Aware Runtime Power Management for Many-Core Systems in the Dark Silicon Era.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2591798";0
journals/tvlsi/AlimohammadFC12;article;2017-05-18;"Hardware Implementation of Nakagami and Weibull Variate Generators.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2156822";0
journals/tvlsi/LiCJZW14;article;2017-05-18;"Software/Hardware Parallel Long-Period Random Number Generation Framework Based on the WELL Method.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2262103";0
journals/tvlsi/ChatterjeeS05;article;2017-05-18;"Design of a 1.7-GHz low-power delay-fault-testable 32-b ALU in 180-nm CMOS technology.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859563";0
journals/tvlsi/RaghunathanDJ03;article;2017-05-18;"High-level macro-modeling and estimation techniques for switching activity and power consumption.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812295";0
journals/tvlsi/ShenH12;article;2017-05-18;"A Low Cost Calibrated DAC for High-Resolution Video Display System.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2161679";0
journals/tvlsi/PanHL12;article;2017-05-18;"IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2134115";0
journals/tvlsi/TalapatraRM10;article;2017-05-18;"Low Complexity Digit Serial Systolic Montgomery Multipliers for Special Class of GF(2";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016753";0
journals/tvlsi/DenkP98;article;2017-05-18;"Synthesis of folded pipelined architectures for multirate DSP algorithms.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736133";0
journals/tvlsi/EfthymiouG04;article;2005-02-08;"A CAM with mixed serial-parallel comparison for use in low energy caches.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/CeratoMV09;article;2017-06-09;"Decoding the Golden Code: A VLSI Design.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003163";0
journals/tvlsi/KimWF17;article;2017-09-21;"Corrections to "Crosstalk-Canceling Multimode Interconnect Using Transmitter Encoding".";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2647621";0
journals/tvlsi/MaWS08;article;2017-05-18;"Adaptive On-Chip Power Supply With Robust One-Cycle Control Technique.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000522";0
journals/tvlsi/BurchNYT93;article;2017-05-18;"A Monte Carlo approach for power estimation.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.219908";0
journals/tvlsi/YangLKH11;article;2017-05-18;"An On-Chip AHB Bus Tracer With Real-Time Compression and Dynamic Multiresolution Supports for SoC.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2039811";0
journals/tvlsi/BeerG15;article;2017-05-18;"Eleven Ways to Boost Your Synchronizer.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2331331";0
journals/tvlsi/TangDM97;article;2017-05-18;"Intrinsic MOSFET parameter fluctuations due to random dopant placement.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645063";0
journals/tvlsi/HajjEDA14;article;2017-06-09;"An Algorithm-Centric Energy-Aware Design Methodology.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2289906";0
journals/tvlsi/VemuriG01;article;2017-05-18;"Guest editorial reconfigurable and adaptive VLSI systems.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2001.920825";0
journals/tvlsi/WangTGTW12;article;2017-05-18;"Design and Analysis of a Delay Sensor Applicable to Process/Environmental Variations and Aging Measurements.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2158124";0
journals/tvlsi/ParkZEO16;article;2017-05-18;"Variation-Tolerant Write Completion Circuit for Variable-Energy Write STT-RAM Architecture.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2449739";0
journals/tvlsi/KuOMI07;article;2017-05-18;"Thermal Management of On-Chip Caches Through Power Density Minimization.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.896916";0
journals/tvlsi/MarkasRK94;article;2017-05-18;"Design and DCVS implementation of a self-checking bus-monitor unit for highly reliable fault-tolerant system configurations.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285742";0
journals/tvlsi/LiaoBH05;article;2017-05-18;"Microarchitecture-level leakage reduction with data retention.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859560";0
journals/tvlsi/RajaBZA16;article;2017-05-18;"A 0.1-3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2478804";0
journals/tvlsi/SuhaibMS08;article;2017-05-18;"A Trace-Based Framework for Verifiable GALS Composition of IPs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000869";0
journals/tvlsi/AmbedeGV15;article;2017-06-14;"Flexible Low Complexity Uniform and Nonuniform Digital Filter Banks With High Frequency Resolution for Multistandard Radios.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2317811";0
journals/tvlsi/NikoubinGL16;article;2017-05-18;"Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2393717";0
journals/tvlsi/AgarwalN08;article;2017-05-18;"The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.909792";0
journals/tvlsi/WangCXM17;article;2017-10-19;"A Variation-Tolerant Near-Threshold Processor With Instruction-Level Error Correction.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2676026";0
journals/tvlsi/LeeL96;article;2017-05-18;"A 3.5 in 230 Mbytes read-channel chip set for magneto-optical disk drives.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.544410";0
journals/tvlsi/MashhadiL14;article;2017-05-18;"Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2241799";0
journals/tvlsi/FosterLS07;article;2017-05-18;"First Silicon Functional Validation and Debug of Multicore Microprocessors.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.896905";0
journals/tvlsi/BakshiG96;article;2017-05-18;"Component selection for high-performance pipelines.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.502191";0
journals/tvlsi/HoCC16;article;2017-05-18;"A 520k (18900, 17010) Array Dispersion LDPC Decoder Architectures for NAND Flash Memory.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2464092";0
journals/tvlsi/KimRHKB06;article;2017-05-18;"A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878226";0
journals/tvlsi/ChenHLS15;article;2017-05-18;"Hardware Efficient Mixed Radix-25/16/9 FFT for LTE Systems.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2304834";0
journals/tvlsi/YangO11;article;2017-05-18;"Full Fault Resilience and Relaxed Synchronization Requirements at the Cache-Memory Interface.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2067230";0
journals/tvlsi/ChowSRCPR99;article;2017-05-18;"The design of an SRAM-based field-programmable gate array. I. Architecture.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766746";0
journals/tvlsi/Strauch12;article;2017-05-18;"Single Cycle Access Structure for Logic Test.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2134875";0
journals/tvlsi/KhanATE06;article;2017-05-18;"Analysis and Implementation of Multiple-Input, Multiple-Output VBLAST Receiver From Area and Power Efficiency Perspective.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.886403";0
journals/tvlsi/HormigoV16;article;2017-06-09;"Measuring Improvement When Using HUB Formats to Implement Floating-Point Systems Under Round-to-Nearest.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2502318";0
journals/tvlsi/KrishnaRE99;article;2017-05-18;"A tree-matching chip.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766755";0
journals/tvlsi/LiuS15;article;2017-08-31;"A Highly Efficient Ultralow Photovoltaic Power Harvesting System With MPPT for Internet of Things Smart Nodes.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2387167";0
journals/tvlsi/MostafaAE11;article;2017-06-09;"Analytical Soft Error Models Accounting for Die-to-Die and Within-Die Variations in Sub-Threshold SRAM Cells.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2033697";0
journals/tvlsi/YuLX12;article;2017-05-18;"An FPGA Chip Identification Generator Using Configurable Ring Oscillators.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2173770";0
journals/tvlsi/MahdizadehM13;article;2017-05-18;"Novel Architecture for Efficient FPGA Implementation of Elliptic Curve Cryptographic Processor Over ${\rm GF}(2^{163})$.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2230410";0
journals/tvlsi/GuptaZJ08;article;2017-05-18;"Automatic Test Generation for Combinational Threshold Logic Networks.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000671";0
journals/tvlsi/JungKK02;article;2017-05-18;"Noise constrained transistor sizing and power optimization for dual Vs";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801625";0
journals/tvlsi/ZhangWP13;article;2017-05-18;"Reduced-Complexity LCC Reed-Solomon Decoder Based on Unified Syndrome Computation.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2197030";0
journals/tvlsi/JungHP09;article;2017-05-18;"Predictive-Flow-Queue-Based Energy Optimization for Gigabit Ethernet Controllers.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019815";0
journals/tvlsi/WangTC17;article;2017-09-21;"A 65-nm CMOS Constant Current Source With Reduced PVT Variation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2633566";0
journals/tvlsi/ChenYDSL10;article;2017-05-18;"C-Pack: A High-Performance Microprocessor Cache Compression Algorithm.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020989";0
journals/tvlsi/Garcia-MontesdeocaMN09;article;2017-06-09;"CMOS Driver-Receiver Pair for Low-Swing Signaling for Low Energy On-Chip Interconnects.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004549";0
journals/tvlsi/SongK04;article;2017-05-18;"Quadrature direct digital frequency synthesizers using interpolation-based angle rotation.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.830921";0
journals/tvlsi/BishopLVI01;article;2017-05-18;"Design considerations for databus charge recovery.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920824";0
journals/tvlsi/RuanNCLS02;article;2017-05-18;"ENPCO: an entropy-based partition-codec algorithm to reduce power for bipartition-codec architecture in pipelined circuits.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808422";0
journals/tvlsi/LinSJ15;article;2017-05-18;"PAQCS: Physical Design-Aware Fault-Tolerant Quantum Circuit Synthesis.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2337302";0
journals/tvlsi/ChenYS11;article;2017-05-18;"A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2039971";0
journals/tvlsi/RoyXC10;article;2017-05-18;"Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011911";0
journals/tvlsi/LiuZZWP11;article;2017-05-18;"An Ultra Low Power Baseband Transceiver IC for Wireless Body Area Network in 0.18-mu m CMOS Technology.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2053393";0
journals/tvlsi/GaitanGU15;article;2017-06-09;"CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2346542";0
journals/tvlsi/LuCJTWHKHLK15;article;2017-05-18;"A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2318518";0
journals/tvlsi/MirtarDR15;article;2017-07-27;"Joint Work and Voltage/Frequency Scaling for Quality-Optimized Dynamic Thermal Management.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2333741";0
journals/tvlsi/PantGS12;article;2017-05-18;"AppAdapt: Opportunistic Application Adaptation in Presence of Hardware Variation.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2167360";0
journals/tvlsi/DaveauMIJ97;article;2017-05-18;"Protocol selection and interface generation for HW-SW codesign.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555993";0
journals/tvlsi/LiangZLZGL13;article;2017-05-18;"Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2195689";0
journals/tvlsi/TseTL12;article;2017-05-18;"Design Exploration of Quadrature Methods in Option Pricing.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2128354";0
journals/tvlsi/KhodabandehlooMA11;article;2017-05-18;"CVNS-Based Storage and Refreshing Scheme for a Multi-Valued Dynamic Memory.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2048588";0
journals/tvlsi/KalraL10;article;2017-05-18;"Configuration Locking and Schedulability Estimation for Reduced Reconfiguration Overheads of Reconfigurable Systems.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014068";0
journals/tvlsi/OldridgeW05;article;2017-05-18;"A novel FPGA architecture supporting wide, shallow memories.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848817";0
journals/tvlsi/ZhuYGLYZZ15;article;2017-05-18;"A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual Modulus Prescaler.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2300871";0
journals/tvlsi/KrishnanK10;article;2017-05-18;"TABS: Temperature-Aware Layout-Driven Behavioral Synthesis.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2026047";0
journals/tvlsi/LeeKSPK16;article;2017-05-18;"A 5-Gb/s 2.67-mW/Gb/s Digital Clock and Data Recovery With Hybrid Dithering Using a Time-Dithered Delta-Sigma Modulator.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2449866";0
journals/tvlsi/HwangA03;article;2017-05-18;"Test data compression and test time reduction using an embedded microprocessor.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817140";0
journals/tvlsi/HerrmannOJK98;article;2017-07-26;"A MIMD-based video signal processing architecture suitable for large area integration and a 16.6-cm";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678889";0
journals/tvlsi/MeherJC11;article;2017-06-14;"A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2060374";0
journals/tvlsi/TidaYZS15;article;2017-05-18;"On the Efficacy of Through-Silicon-Via Inductors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2338862";0
journals/tvlsi/RadulovQR15a;article;2017-05-18;"A 28-nm CMOS 7-GS/s 6-bit DAC With DfT Clock and Memory Reaching SFDR >50 dB Up to 1 GHz.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2350540";0
journals/tvlsi/MasselosCGM02;article;2017-05-18;"A systematic methodology for the application of data transfer and storage optimizing code transformations for power consumption and execution time reduction in realizations of multimedia algorithms on programmable processors.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800530";0
journals/tvlsi/GhodratGN06;article;2017-05-18;"Expression equivalence checking using interval analysis.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878471";0
journals/tvlsi/TaylorEPT10;article;2017-06-09;"Asynchronous Data-Driven Circuit Synthesis.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020168";0
journals/tvlsi/BhattacharyyaKG15;article;2017-06-09;"Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2357057";0
journals/tvlsi/GuptaJL07;article;2017-05-18;"A Test Generation Framework for Quantum Cellular Automata Circuits.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891081";0
journals/tvlsi/YuSLLW12;article;2017-05-18;"Optimizing Floating Point Units in Hybrid FPGAs.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2153883";0
journals/tvlsi/RabuskeRFR15;article;2017-06-14;"An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background Self-Calibration of Comparator Offset.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2337236";0
journals/tvlsi/AzarderakhshKSL15;article;2017-05-18;"Systolic Gaussian Normal Basis Multiplier Architectures Suitable for High-Performance Applications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2345774";0
journals/tvlsi/BalkanSPG08;article;2017-05-18;"Selective Writeback: Reducing Register File Pressure and Energy Consumption.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000243";0
journals/tvlsi/ZouKX17;article;2017-09-21;"Thermomechanical Stress-Aware Management for 3-D IC Designs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2707119";0
journals/tvlsi/YangCZS14;article;2017-05-18;"Friendly Fast Poisson Solver Preconditioning Technique for Power Grid Analysis.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2252375";0
journals/tvlsi/ZhuQM06;article;2017-05-18;"Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878266";0
journals/tvlsi/EmreC13;article;2017-05-18;"Techniques for Compensating Memory Errors in JPEG2000.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2180407";0
journals/tvlsi/KuangWL16;article;2017-05-18;"Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2409113";0
journals/tvlsi/ChenZJW13;article;2017-05-18;"Reconfigurable Adaptive Singular Value Decomposition Engine Design for High-Throughput MIMO-OFDM Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2195040";0
journals/tvlsi/LeeTZBW17;article;2017-09-21;"A 16-Core Voltage-Stacked System With Adaptive Clocking and an Integrated Switched-Capacitor DC-DC Converter.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2633805";0
journals/tvlsi/WeiDQZP16;article;2017-05-18;"PEVA: A Page Endurance Variance Aware Strategy for the Lifetime Extension of NAND Flash.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2479250";0
journals/tvlsi/AliotoE14;article;2017-05-18;"Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II-Evaluation at Circuit Level and Design Perspectives.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2293153";0
journals/tvlsi/SungCYK14;article;2017-05-18;"A Delay Test Architecture for TSV With Resistive Open Defects in 3-D Stacked Memories.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2289964";0
journals/tvlsi/HeTWS16;article;2017-05-18;"GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2421287";0
journals/tvlsi/BosiBS99;article;2017-05-18;"Reconfigurable pipelined 2-D convolvers for fast digital signal processing.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784091";0
journals/tvlsi/ChakrabartyAJ17;article;2017-09-06;"Editorial.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2737278";0
journals/tvlsi/CodrescuNMW03;article;2017-05-18;"Modeling technology impact on cluster microprocessor performance.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817512";0
journals/tvlsi/AlzaherA15;article;2017-05-18;"Implementation of Compact Polyphase Channel-Select Filters for Multistandard Broadcasting.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2362060";0
journals/tvlsi/AlamJPCRJ10;article;2017-05-18;"Interstratum Connection Design Considerations for Cost-Effective 3-D System Integration.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011910";0
journals/tvlsi/SeoMPKKLWKC07;article;2017-05-18;"A Low Power Fully CMOS Integrated RF Transceiver IC for Wireless Sensor Networks.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893586";0
journals/tvlsi/Chakrabarty03;article;2017-05-18;"A synthesis-for-transparency approach for hierarchical and system-on-a-chip test.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810784";0
journals/tvlsi/SanchezR15;article;2017-06-09;"On the Functional Test of Branch Prediction Units.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2356612";0
journals/tvlsi/ShiLLXYZ14;article;2017-06-09;"A Unified Write Buffer Cache Management Scheme for Flash Memory.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2294462";0
journals/tvlsi/EndoLHSOFNKDA15;article;2017-06-22;"A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2339892";0
journals/tvlsi/ParkJRJ13;article;2017-05-18;"ADDLL for Clock-Deskew Buffer in High-Performance SoCs.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2210742";0
journals/tvlsi/EsmaeiliA13;article;2017-05-18;"Integrated Power and Clock Distribution Network.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2219630";0
journals/tvlsi/ZamanlooyM15;article;2017-05-18;"CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2367496";0
journals/tvlsi/HomayounSGV11;article;2017-05-18;"Reducing Power in All Major CAM and SRAM-Based Processor Units via Centralized, Dynamic Resource Size Management.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2064185";0
journals/tvlsi/PatelM04;article;2017-05-18;"Error-correction and crosstalk avoidance in DSM busses.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827565";0
journals/tvlsi/OkobiahMK14;article;2017-05-18;"Fast Design Optimization Through Simple Kriging Metamodeling: A Sense Amplifier Case Study.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2256436";0
journals/tvlsi/YinYLLW16;article;2017-05-18;"Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2474129";0
journals/tvlsi/BucciGLST11;article;2017-06-14;"Delay-Based Dual-Rail Precharge Logic.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2046505";0
journals/tvlsi/CalimeraBMP10;article;2017-05-18;"Temperature-Insensitive Dual- V";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025884";0
journals/tvlsi/MoonASDB03;article;2017-05-18;"Voltage-pulse driven harmonic resonant rail drivers for low-power applications.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.814323";0
journals/tvlsi/LinY15a;article;2017-05-18;"An Efficient List Decoder Architecture for Polar Codes.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2378992";0
journals/tvlsi/HoyaTSOMSDOKSOYKNF10;article;2017-05-18;"A 64-Mb Chain FeRAM With Quad BL Architecture and 200 MB/s Burst Mode.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2034380";0
journals/tvlsi/KleinLASA09;article;2017-06-09;"A Multi-Model Engine for High-Level Power Estimation Accuracy Optimization.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013627";0
journals/tvlsi/ParkPKD11;article;2017-05-18;"A Multi-Granularity Power Modeling Methodology for Embedded Processors.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2039153";0
journals/tvlsi/ChengWKCW12;article;2017-05-18;"A Scalable High-Performance Virus Detection Processor Against a Large Pattern Set for Embedded Network Security.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2119382";0
journals/tvlsi/CarlsonGBZKN10;article;2017-05-18;"SRAM Read/Write Margin Enhancements Using FinFETs.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019279";0
journals/tvlsi/KursunF04;article;2005-02-08;"Sleep switch dual threshold Voltage domino logic with reduced standby leakage current.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/ZhaoW08;article;2017-05-18;"MTNet: Design of a Wireless Test Framework for Heterogeneous Nanometer Systems-on-Chip.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000820";0
journals/tvlsi/BaoRTMVTW17;article;2017-09-06;"Statistical Timing Analysis Considering Device and Interconnect Variability for BEOL Requirements in the 5-nm Node and Beyond.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2647853";0
journals/tvlsi/KapoorG13;article;2017-05-18;"Architectural Analysis for Wirelessly Powered Computing Platforms.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227851";0
journals/tvlsi/LinCC02;article;2017-06-09;"Arbitrarily shaped rectilinear module placement using the transitive closure graph representation.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808431";0
journals/tvlsi/LiuRM12;article;2017-06-09;"Efficient Majority Logic Fault Detection With Difference-Set Codes for Memory Applications.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2091432";0
journals/tvlsi/KandemirKCK04;article;2005-02-08;"Compiler-directed scratch pad memory optimization for embedded multiprocessors.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/Chen15;article;2017-05-18;"An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2302447";0
journals/tvlsi/YangCZZ15;article;2017-06-09;"A Selected Inversion Approach for Locality Driven Vectorless Power Grid Verification.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2365520";0
journals/tvlsi/KimSL11;article;2017-05-18;"A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2043965";0
journals/tvlsi/DobkinGS06;article;2017-05-18;"High Rate Data Synchronization in GALS SoCs.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884148";0
journals/tvlsi/GarridoSVG17;article;2017-06-14;"A 4096-Point Radix-4 Memory-Based FFT Using DSP Slices.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2567784";0
journals/tvlsi/LoiK15;article;2017-05-18;"Scalable Elliptic Curve Cryptosystem FPGA Processor for NIST Prime Curves.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2375640";0
journals/tvlsi/KeaneEKSK08;article;2017-05-18;"Stack Sizing for Optimal Current Drivability in Subthreshold Circuits.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917571";0
journals/tvlsi/LiuHM04;article;2017-05-18;"Individual wire-length prediction with application to timing-driven placement.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.834234";0
journals/tvlsi/KimMPC09;article;2017-05-18;"Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006039";0
journals/tvlsi/NielsenSM09;article;2017-09-16;"Behavioral Synthesis of Asynchronous Circuits Using Syntax Directed Translation as Backend.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005285";0
journals/tvlsi/Ye10;article;2017-05-18;"Using the Minimum Set of Input Combinations to Minimize the Area of Local Routing Networks in Logic Clusters Containing Logically Equivalent I/Os in FPGAs.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008188";0
journals/tvlsi/HerbertGM12;article;2017-06-09;"Exploiting Process Variability in Voltage/Frequency Control.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160001";0
journals/tvlsi/FlaniganT10;article;2017-05-18;"Identification of Delay Measurable PDFs Using Linear Dependency Relationships.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017541";0
journals/tvlsi/ElshamyMGS15;article;2017-05-18;"A Novel Nondestructive Read/Write Circuit for Memristor-Based Memory Arrays.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2377192";0
journals/tvlsi/RossiMCSVSWEPG13;article;2017-06-14;"Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2185963";0
journals/tvlsi/DinhH05;article;2017-05-18;"A hardware-efficient technique to implement a trellis code modulation decoder.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848822";0
journals/tvlsi/AmirabadiAMN07;article;2017-05-18;"Clock Delayed Domino Logic With Efficient Variable Threshold Voltage Keeper.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891097";0
journals/tvlsi/BaccarinEA12;article;2017-05-18;"Mixed FBB/RBB: A Novel Low-Leakage Technique for FinFET Forced Stacks.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2158614";0
journals/tvlsi/RaoBA07;article;2017-05-18;"Graphical I";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.904128";0
journals/tvlsi/JeongNKO16;article;2017-05-18;"Built-In Self-Test and Digital Calibration of Zero-IF RF Transceivers.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2506547";0
journals/tvlsi/AraujoCAP00;article;2017-05-18;"Expression-tree-based algorithms for code compression on embedded RISC architectures.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894158";0
journals/tvlsi/BoumcheddaNGABT17;article;2017-09-21;"High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist Techniques.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2688862";0
journals/tvlsi/FangW17;article;2017-07-26;"Cut Mask Optimization With Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2600681";0
journals/tvlsi/SiddiquaG12;article;2017-05-18;"Enhancing NBTI Recovery in SRAM Arrays Through Recovery Boosting.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2109973";0
journals/tvlsi/WangLK16;article;2017-05-18;"Read Bitline Sensing and Fast Local Write-Back Techniques in Hierarchical Bitline Architecture for Ultralow-Voltage SRAMs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2499441";0
journals/tvlsi/Kundu94;article;2017-05-18;"Diagnosing scan chain faults.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335019";0
journals/tvlsi/AvitalDKF15;article;2017-05-18;"Randomized Multitopology Logic Against Differential Power Analysis.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2320154";0
journals/tvlsi/MoshovosFNA05;article;2017-05-18;"A Case for Asymmetric-Cell Cache Memories.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850127";0
journals/tvlsi/El-RazoukRG14;article;2017-05-18;"New Implementations of the WG Stream Cipher.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280092";0
journals/tvlsi/TiwariZC05;article;2017-05-18;"Memory sub-banking scheme for high throughput MAP-based SISO decoders.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842937";0
journals/tvlsi/FuketaOM17;article;2017-09-21;"A Closed-Form Expression for Minimum Operating Voltage of CMOS D Flip-Flop.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2677978";0
journals/tvlsi/HuDWC14;article;2017-05-18;"Worst Case Noise Prediction With Nonzero Current Transition Times for Power Grid Planning.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2252210";0
journals/tvlsi/NiitsuKMIK12;article;2017-05-18;"A 65fJ/b Inter-Chip Inductive-Coupling Data Transceivers Using Charge-Recycling Technique for Low-Power Inter-Chip Communication in 3-D System Integration.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2150252";0
journals/tvlsi/KimPS09;article;2017-05-18;"Simple and Accurate Models for Capacitance Considering Floating Metal Fill Insertion.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020392";0
journals/tvlsi/ChandraRD12;article;2017-05-18;"Variation-Aware Voltage Level Selection.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2126050";0
journals/tvlsi/KimSR03;article;2017-05-18;"Ultra-low-power DLMS adaptive filter for hearing aid applications.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.819573";0
journals/tvlsi/Pomeranz15a;article;2017-05-18;"Static Test Compaction for Low-Power Test Sets by Increasing the Switching Activity.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2345762";0
journals/tvlsi/BishnoiOET16;article;2017-05-18;"Self-Timed Read and Write Operations in STT-MRAM.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2496363";0
journals/tvlsi/LiuGZ16;article;2017-05-18;"Knowledge-Based Neural Network Model for FPGA Logical Architecture Development.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2412958";0
journals/tvlsi/AdyaM03;article;2017-05-18;"Fixed-outline floorplanning: enabling hierarchical design.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817546";0
journals/tvlsi/HeydariP03;article;2017-05-18;"Ground bounce in digital VLSI circuits.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810785";0
journals/tvlsi/LeeMFY17;article;2017-07-26;"Low-Complexity Digit-Serial Multiplier Over $GF(2^{m})$ Based on Efficient Toeplitz Block Toeplitz Matrix-Vector Product Decomposition.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2605183";0
journals/tvlsi/MezhibaF02;article;2017-05-18;"Inductive properties of high-performance power distribution grids.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.808683";0
journals/tvlsi/MusollLC98;article;2017-06-09;"Working-zone encoding for reducing the energy in microprocessor address buses.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736129";0
journals/tvlsi/LiG00;article;2017-05-18;"HDL presynthesis optimizations using a tabular model.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863616";0
journals/tvlsi/FallahLD00;article;2017-05-18;"Solving covering problems using LPR-based lower bounds.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.820757";0
journals/tvlsi/YuZS12;article;2017-05-18;"Power Management of MIMO Network Interfaces on Mobile Systems.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2157369";0
journals/tvlsi/Lajolo01;article;2017-05-18;"Bus guardians: an effective solution for online detection and correction of faults affecting system-on-chip buses.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974911";0
journals/tvlsi/LehtonenPLK14;article;2017-05-18;"Large-Scale Memristive Associative Memories.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2250319";0
journals/tvlsi/JiangSBK98;article;2017-05-18;"Interleaving buffer insertion and transistor sizing into a single optimization.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736136";0
journals/tvlsi/ShiLXZ13;article;2017-06-09;"Cooperating Virtual Memory and Write Buffer Management for Flash-Based Storage Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2193909";0
journals/tvlsi/SirichotiyakulEOPB02;article;2017-05-18;"Duet: an accurate leakage estimation and optimization tool for dual-V";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994980";0
journals/tvlsi/KimZL15;article;2017-05-18;"Energy Efficient Approximate Arithmetic for Error Resilient Neuromorphic Computing.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2365458";0
journals/tvlsi/AliotoP02;article;2017-05-18;"Analysis and comparison on full adder block in submicron technology.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808446";0
journals/tvlsi/Liu94;article;2017-05-18;"Partial address directory for cache access.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285748";0
journals/tvlsi/MezhibaF04;article;2005-02-08;"Scaling trends of on-chip power distribution noise.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/FangL014;article;2017-05-18;"Lifetime Enhancement Techniques for PCM-Based Image Buffer in Multimedia Applications.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2266668";0
journals/tvlsi/KongPOMMC12;article;2017-05-18;"Fine-Grain Voltage Tuned Cache Architecture for Yield Management Under Process Variations.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2159634";0
journals/tvlsi/MatutinoCS15;article;2017-06-14;"Arithmetic-Based Binary-to-RNS Converter Modulo {2";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2314174";0
journals/tvlsi/StevensGB11;article;2017-05-18;"Energy and Performance Models for Synchronous and Asynchronous Communication.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2037327";0
journals/tvlsi/LuSH05;article;2017-05-18;"Design-for-testability and fault-tolerant techniques for FFT processors.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844306";0
journals/tvlsi/Ismail02;article;2017-05-18;"On-chip inductance cons and pros.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808445";0
journals/tvlsi/GuKK09;article;2017-05-18;"Fuer Chris H. Kim 2 Eintraege in Db, Chris H. Kim und Chris Kim. Identisch. Siehe EE-Links: Univ. of Minnesota. Modeling, Analysis, and Application of Leakage Induced Damping Effect for Power Supply Integrity.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001300";0
journals/tvlsi/MohammadatAHZ14;article;2017-09-16;"Multivoltage Aware Resistive Open Fault Model.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2243926";0
journals/tvlsi/KhanB17;article;2017-07-27;"High-Speed and Low-Latency ECC Processor Implementation Over GF(2";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2574620";0
journals/tvlsi/LiuVVPBR16;article;2017-07-27;"EMBIRA: An Accelerator for Model-Based Iterative Reconstruction.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2551204";0
journals/tvlsi/TakeuchiYKKMKYS08;article;2017-05-18;"Clock-Skew Test Module for Exploring Reliable Clock-Distribution Under Process and Global Voltage-Temperature Variations.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000975";0
journals/tvlsi/UllahJC15;article;2017-06-09;"Z-TCAM: An SRAM-based Architecture for TCAM.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2309350";0
journals/tvlsi/ChenL14;article;2017-05-18;"Iterative Linear Interpolation Based on Fuzzy Gradient Model for Low-Cost VLSI Implementation.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2276410";0
journals/tvlsi/KaulS04;article;2005-02-08;"Low-power on-chip communication based on transition-aware global signaling (TAGS).";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/InoueTM13;article;2017-05-18;"C-Based Complex Event Processing on Reconfigurable Hardware.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2197230";0
journals/tvlsi/GriffinRR12;article;2017-05-18;"CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2135868";0
journals/tvlsi/SzekelyMKR97;article;2017-05-18;"CMOS sensors for on-line thermal monitoring of VLSI circuits.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609869";0
journals/tvlsi/CheungLLV07;article;2017-06-09;"Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900748";0
journals/tvlsi/HuSW17;article;2017-07-26;"High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2608921";0
journals/tvlsi/SenguttuvanBC09;article;2017-05-18;"Efficient EVM Testing of Wireless OFDM Transceivers Using Null Carriers.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006074";0
journals/tvlsi/SabadeW06;article;2017-05-18;"Estimation of fault-free leakage current using wafer-level spatial information.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863183";0
journals/tvlsi/Taherzadeh-SaniH10;article;2017-06-14;"Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014773";0
journals/tvlsi/MitevMMW10;article;2017-05-18;"Principle Hessian Direction-Based Parameter Reduction for Interconnect Networks With Process Variation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2024340";0
journals/tvlsi/LeeLY06;article;2017-05-18;"Low-power network-on-chip for high-performance SoC design.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863753";0
journals/tvlsi/PomeranzR11c;article;2017-05-18;"Broadside and Functional Broadside Tests for Partial-Scan Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2044049";0
journals/tvlsi/YuB10;article;2017-05-18;"A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017912";0
journals/tvlsi/KimKK03a;article;2017-05-18;"Test-decompression mechanism using a variable-length multiple-polynomial LFSR.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812287";0
journals/tvlsi/ThorpYS03;article;2017-05-18;"Design and synthesis of dynamic circuits.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800518";0
journals/tvlsi/Gebotys06;article;2017-05-18;"A table masking countermeasure for low-energy secure embedded systems.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878344";1
journals/tvlsi/SrinivasanCK06;article;2017-05-18;"Linear-programming-based techniques for synthesis of network-on-chip architectures.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.871762";0
journals/tvlsi/MirsaeediTA14;article;2017-05-18;"Litho-Friendly Decomposition Method for Self-Aligned Triple Patterning.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265309";0
journals/tvlsi/Ravariu14;article;2017-05-18;"Compact NOI Nanodevice Simulation.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278474";0
journals/tvlsi/HwangCHLK16;article;2017-05-18;"A 10-μ ";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2532902";0
journals/tvlsi/SoteriouEWLP07;article;2017-06-09;"Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900725";0
journals/tvlsi/TsaiWXVI08;article;2017-05-18;"Design Space Exploration for 3-D Cache.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915429";0
journals/tvlsi/HoY16;article;2017-05-18;"A Fast-Acquisition All-Digital Delay-Locked Loop Using a Starting-Bit Prediction Algorithm for the Successive-Approximation Register.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2407577";0
journals/tvlsi/SafiMV10;article;2017-05-18;"On the Latency and Energy of Checkpointed Superscalar Register Alias Tables.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2012128";0
journals/tvlsi/LeePC11;article;2017-05-18;"A 470-µW 5-GHz Digitally Controlled Injection-Locked Multi-Modulus Frequency Divider With an In-Phase Dual-Input Injection Scheme.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2030575";0
journals/tvlsi/HaririR11;article;2017-05-18;"Digit-Level Semi-Systolic and Systolic Structures for the Shifted Polynomial Basis Multiplication Over Binary Extension Fields.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2066994";0
journals/tvlsi/MatosCKKCS11;article;2017-09-16;"Reconfigurable Routers for Low Power and High Performance.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2068064";0
journals/tvlsi/BlottiS04;article;2017-06-09;"Ultralow-power adiabatic circuit semi-custom design.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836320";0
journals/tvlsi/HuttonAL03;article;2017-05-18;"Adaptive delay estimation for partitioning-driven PLD placement.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808424";0
journals/tvlsi/BetzR98;article;2017-05-18;"Effect of the prefabricated routing track distribution on FPGA area-efficiency.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711315";0
journals/tvlsi/KinnimentYG00;article;2017-06-14;"Synchronous and asynchronous A-D conversion.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831441";0
journals/tvlsi/QinMM11;article;2017-05-18;"Decoding-Aware Compression of FPGA Bitstreams.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2035704";0
journals/tvlsi/AbselMK13;article;2017-05-18;"Low-Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Featuring Efficient Embedded Logic.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2213280";0
journals/tvlsi/NasseryBOVS15;article;2017-06-09;"Built-In Self-Test of Transmitter I/Q Mismatch and Nonlinearity Using Self-Mixing Envelope Detector.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2308317";0
journals/tvlsi/VaidyaLPLH16;article;2017-05-18;"Symbiote Coprocessor Unit - A Streaming Coprocessor for Data Stream Acceleration.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2432063";0
journals/tvlsi/RyuSPCB17;article;2017-09-06;"Fast Automatic Frequency Calibrator Using an Adaptive Frequency Search Algorithm.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2627578";0
journals/tvlsi/PomeranzR12;article;2017-05-18;"Resolution of Diagnosis Based on Transition Faults.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2091975";0
journals/tvlsi/RoySRD16;article;2017-07-27;"Novel Wire Planning Schemes for Pin Minimization in Digital Microfluidic Biochips.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2541671";0
journals/tvlsi/KumarZL17;article;2017-09-21;"Fighting Dark Silicon: Toward Realizing Efficient Thermal-Aware 3-D Stacked Multiprocessors.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2642587";0
journals/tvlsi/GongGN95;article;2017-05-18;"Performance evaluation for application-specific architectures.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.475967";0
journals/tvlsi/ImIGHS03;article;2017-05-18;"VTCMOS characteristics and its optimum conditions predicted by a compact analytical model.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.814320";0
journals/tvlsi/ShyuLHLLC13;article;2017-05-18;"Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190535";0
journals/tvlsi/NaKSKKJ16;article;2017-05-18;"An Offset-Tolerant Dual-Reference-Voltage Sensing Scheme for Deep Submicrometer STT-RAM.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2453192";0
journals/tvlsi/PiguetV04;article;2005-02-08;"Guest Editorial.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/ChangC13;article;2017-05-18;"Asynchronous Fine-Grain Power-Gated Logic.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2204782";0
journals/tvlsi/CongKP01;article;2017-05-18;"Buffer block planning for interconnect planning and prediction.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974906";0
journals/tvlsi/KaranjkarSB10;article;2017-05-18;"Comments on "Improved Accuracy Pseudo-Exponential Function Generator With Applications in Analog Signal Processing".";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2023546";0
journals/tvlsi/MaoCYC17;article;2017-09-21;"A Multilayer Approach to Designing Energy-Efficient and Reliable ReRAM Cross-Point Array System.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2651647";0
journals/tvlsi/ArumiRF16a;article;2017-09-16;"Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2477103";0
journals/tvlsi/MorrisonRL15;article;2017-05-18;"Design of Adiabatic Dynamic Differential Logic for DPA-Resistant Secure Integrated Circuits.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2342034";0
journals/tvlsi/EganM05;article;2017-05-18;"Design-for-testability for embedded delay-locked loops.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853622";0
journals/tvlsi/ClementeRRMC14;article;2017-06-09;"Configuration Mapping Algorithms to Reduce Energy and Time Reconfiguration Overheads in Reconfigurable Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2271917";0
journals/tvlsi/LeupersM97;article;2017-05-18;"Time-constrained code compaction for DSPs.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555991";0
journals/tvlsi/KwonYLP12;article;2017-05-18;"Optimizing Video Application Design for Phase-Change RAM-Based Main Memory.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2165974";0
journals/tvlsi/LiCHCW17;article;2017-10-11;"Variation-Aware Reliable Many-Core System Design by Exploiting Inherent Core Redundancy.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2715803";0
journals/tvlsi/RiefertCSRB16;article;2017-06-14;"A Flexible Framework for the Automatic Generation of SBST Programs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2538800";0
journals/tvlsi/GoudarziI10;article;2017-09-16;"SRAM Leakage Reduction by Row/Column Redundancy Under Random Within-Die Delay Variation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2026048";0
journals/tvlsi/BanerjeeWMMS09;article;2017-06-09;"An Energy and Performance Exploration of Network-on-Chip Architectures.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011232";0
journals/tvlsi/WangZLZ15;article;2017-05-18;"Optimizing the Use of STT-RAM in SSDs Through Data-Dependent Error Tolerance.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2367311";0
journals/tvlsi/RoyRM13;article;2017-05-18;"Theoretical Modeling of Elliptic Curve Scalar Multiplier on LUT-Based FPGAs for Area and Speed.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2198502";0
journals/tvlsi/NaKKKJ14;article;2017-05-18;"An Offset-Canceling Triple-Stage Sensing Circuit for Deep Submicrometer STT-RAM.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2294095";0
journals/tvlsi/KongS11;article;2017-05-18;"A Goldschmidt Division Method With Faster Than Quadratic Convergence.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2036926";0
journals/tvlsi/DoumarI03;article;2017-05-18;"Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: a survey.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801609";0
journals/tvlsi/HsiehWCC16;article;2017-05-18;"A Performance Degradation Tolerable Cache Design by Exploiting Memory Hierarchies.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2410218";0
journals/tvlsi/KuonR11;article;2017-05-18;"Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031318";0
journals/tvlsi/EllaithyEIZZ17;article;2017-09-16;"Double Logarithmic Arithmetic Technique for Low-Power 3-D Graphics Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2667714";0
journals/tvlsi/HuangCK13;article;2017-05-18;"Application-Driven End-to-End Traffic Predictions for Low Power NoC Design.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2187688";0
journals/tvlsi/Mahant-ShettiBL99;article;2017-05-18;"High performance low power array multiplier using temporal tiling.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748208";0
journals/tvlsi/BhattacharyaBD93;article;2017-05-18;"Transformations and resynthesis for testability of RT-level control-data path specifications.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238444";1
journals/tvlsi/TzionasTT94;article;2017-05-18;"A new, cellular automaton-based, nearest neighbor pattern classifier and its VLSI implementation.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311634";0
journals/tvlsi/LinY14;article;2017-05-18;"An Efficient Fully Parallel Decoder Architecture for Nonbinary LDPC Codes.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2293224";0
journals/tvlsi/XuN05;article;2017-05-18;"Wrapper design for multifrequency IP cores.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.848811";0
journals/tvlsi/AmbedeV16;article;2017-06-14;"Design and Implementation of High-Speed All-Pass Transformation-Based Variable Digital Filters by Breaking the Dependence of Operating Frequency on Filter Order.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2485302";0
journals/tvlsi/FuHL014;article;2017-05-18;"ZoneDefense: A Fault-Tolerant Routing for 2-D Meshes Without Virtual Channels.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2235188";0
journals/tvlsi/ChouCLG17;article;2017-09-21;"Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2687980";0
journals/tvlsi/KoBN98;article;2017-05-18;"Energy optimization of multilevel cache architectures for RISC and CISC processors.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678891";0
journals/tvlsi/NogueraB02;article;2017-06-09;"HW/SW codesign techniques for dynamically reconfigurable architectures.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801575";0
journals/tvlsi/StrehlTGZET01;article;2017-05-18;"FunState-an internal design representation for codesign.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.931229";0
journals/tvlsi/SuLH13;article;2017-05-18;"All-Digital Fast-Locking Pulsewidth-Control Circuit With Programmable Duty Cycle.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2205168";0
journals/tvlsi/BolioloBMR97;article;2017-05-18;"Gate-level power and current simulation of CMOS integrated circuits.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645074";0
journals/tvlsi/BaeJKCJ16;article;2017-06-09;"Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2504459";0
journals/tvlsi/GuptaN03;article;2017-05-18;"Energy and peak-current per-cycle estimation at RTL.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800534";0
journals/tvlsi/ChiLTC07;article;2017-05-18;"Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898650";0
journals/tvlsi/LiuJCM16;article;2017-05-18;"IP Protection of Mesh NoCs Using Square Spiral Routing.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2462842";0
journals/tvlsi/NicholsonIJHL16;article;2017-05-18;"A Statistical Design Approach for a Digitally Programmable Mismatch-Tolerant High-Speed Nauta Structure Differential OTA in 65-nm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2526048";0
journals/tvlsi/ErdemYC17;article;2017-09-06;"A General Digit-Serial Architecture for Montgomery Modular Multiplication.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2652979";0
journals/tvlsi/XieNXWZYWWL13;article;2017-06-09;"Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2220573";0
journals/tvlsi/YuKX96;article;2017-05-18;"Moment models of general transmission lines with application to interconnect analysis and optimization.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.544413";0
journals/tvlsi/ChenCS16;article;2017-05-18;"Transimpedance Limit Exploration and Inductor-Less Bandwidth Extension for Designing Wideband Amplifiers.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2394809";0
journals/tvlsi/KimCK15;article;2017-05-18;"A Forwarded Clock Receiver Based on Injection-Locked Oscillator With AC-Coupled Clock Multiplication Unit in 0.13~µm CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2318755";0
journals/tvlsi/ObridkoG06;article;2017-05-18;"Minimal Energy Asynchronous Dynamic Adders.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884056";0
journals/tvlsi/LiW02;article;2017-05-18;"Efficient FFT network testing and diagnosis schemes.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043329";0
journals/tvlsi/TsuiMPDDL95;article;2017-06-14;"Power estimation methods for sequential logic circuits.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.406998";0
journals/tvlsi/VaradarajanA93;article;2017-05-18;"Efficient time-space mappings of nested loops onto multidimensional systolic arrays with a flexible buffer scheme.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250204";0
journals/tvlsi/SveltoDMC01;article;2017-05-18;"Implementation of a CMOS LNA plus mixer for GPS applications with no external components.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920823";0
journals/tvlsi/SunLCCCCY17;article;2017-10-11;"Low-VDD Operation of SRAM Synaptic Array for Implementing Ternary Neural Network.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2727528";0
journals/tvlsi/PeiLL12;article;2017-05-18;"A High-Precision On-Chip Path Delay Measurement Architecture.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2161353";0
journals/tvlsi/JungP09;article;2017-05-18;"Uncertainty-Aware Dynamic Power Management in Partially Observable Domains.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009014";0
journals/tvlsi/FavalliDOR93;article;2017-06-09;"Analysis of resistive bridging fault detection in BiCMOS digital ICs.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238451";0
journals/tvlsi/LiangLST04;article;2017-05-18;"An architecture and compiler for scalable on-chip communication.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.830919";0
journals/tvlsi/KhawamNMYMA08;article;2017-05-18;"The Reconfigurable Instruction Cell Array.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912133";0
journals/tvlsi/JengC94;article;2017-06-09;"Rate-optimal DSP synthesis by pipeline and minimum unfolding.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.273152";0
journals/tvlsi/KangJYPKJ16;article;2017-05-18;"Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage Operation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2450500";0
journals/tvlsi/HussainSCUMM17;article;2017-07-27;"Active-Passive ΔΣ Modulator for High-Resolution and Low-Power Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2580712";0
journals/tvlsi/LeeNCKD05;article;2017-05-18;"Two-dimensional position detection system with MEMS accelerometers, readout circuitry, and microprocessor for padless mouse applications.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859473";0
journals/tvlsi/ElyadaGW08;article;2017-05-18;"Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000867";0
journals/tvlsi/RejimonB06;article;2017-05-18;"A Timing-Aware Probabilistic Model for Single-Event-Upset Analysis.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884165";0
journals/tvlsi/SafiMV08;article;2017-05-18;"L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000244";0
journals/tvlsi/Hiasat17;article;2017-09-21;"A Residue-to-Binary Converter for the Extended Four-Moduli Set {2";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2681758";0
journals/tvlsi/FangS14;article;2017-05-18;"Incorporating Hot-Carrier Injection Effects Into Timing Analysis for Large Circuits.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2296499";0
journals/tvlsi/AmruturDV11;article;2017-05-18;"0.84 ps Resolution Clock Skew Measurement via Subsampling.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2083706";0
journals/tvlsi/TanD08;article;2017-06-14;"A Multilayer Framework Supporting Autonomous Run-Time Partial Reconfiguration.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917551";0
journals/tvlsi/KimLP10;article;2017-05-18;"Design of a Scalable and Programmable Sound Synthesizer.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017197";0
journals/tvlsi/VahidG95;article;2017-05-18;"Incremental hardware estimation during hardware/software functional partitioning.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.407006";0
journals/tvlsi/YangHQ15;article;2017-05-18;"Secure Systolic Montgomery Modular Multiplier Over Prime Fields Resilient to Fault-Injection Attacks.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2356015";0
journals/tvlsi/ChiuHLLT13;article;2017-05-18;"Embedded Transition Inversion Coding With Low Switching Activity for Serial Links.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2219888";0
journals/tvlsi/KunduJCSK14;article;2017-05-18;"Framework for Multiple-Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm Optimization.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2249542";0
journals/tvlsi/PlanaN98;article;2017-06-09;"Architectural optimization for low-power nonpipelined asynchronous systems.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661247";0
journals/tvlsi/ZjajoML14;article;2017-05-18;"Dynamic Thermal Estimation Methodology for High-Performance 3-D MPSoC.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280667";0
journals/tvlsi/ZhuMXY17;article;2017-09-21;"Error-Resilient Integrated Clock Gate for Clock-Tree Power Optimization on a Wide Voltage IOT Processor.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2652482";0
journals/tvlsi/YangHC11;article;2017-05-18;"Impacts of NBTI/PBTI and Contact Resistance on Power-Gated SRAM With High-kappa Metal-Gate Devices.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2049038";0
journals/tvlsi/XuXS11;article;2017-06-09;"Energy-Efficient Joint Scheduling and Application-Specific Interconnection Design.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2062544";0
journals/tvlsi/ShiLYO17;article;2017-09-21;"An FPGA-Based Hardware Accelerator for Traffic Sign Detection.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2631428";0
journals/tvlsi/WangM16;article;2017-05-18;"Streaming Elements for FPGA Signal and Image Processing Accelerators.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2504871";0
journals/tvlsi/BreveglieriD98;article;2017-05-18;"A VLSI inner product macrocell.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678890";0
journals/tvlsi/JoshiKKBZOKWHSR15;article;2017-05-18;"Super Fast Physics-Based Methodology for Accurate Memory Yield Prediction.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2313815";0
journals/tvlsi/RadPT10;article;2017-05-18;"A Sensitivity Analysis of Power Signal Methods for Detecting Hardware Trojans Under Real Process and Environmental Conditions.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2029117";0
journals/tvlsi/PhamFM16;article;2017-06-09;"Efficient Integer Frequency Offset Estimation Architecture for Enhanced OFDM Synchronization.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2453207";0
journals/tvlsi/LeeKJLY13;article;2017-05-18;"Skew Compensation Technique for Source-Synchronous Parallel DRAM Interface.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227853";0
journals/tvlsi/HwangLS12;article;2017-05-18;"Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2096483";0
journals/tvlsi/KavousianosTCK11;article;2017-05-18;"Defect-Oriented LFSR Reseeding to Target Unmodeled Defects Using Stuck-at Test Sets.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2079961";0
journals/tvlsi/CheresizJVW05;article;2017-05-18;"The CSI multimedia architecture.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840415";0
journals/tvlsi/ThepayasuwanD05;article;2017-05-18;"Layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842910";0
journals/tvlsi/ChungW15;article;2017-05-18;"A 16-mW 8-Bit 1-GS/s Digital-Subranging ADC in 55-nm CMOS.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2312211";0
journals/tvlsi/Al-TaeeYYS14;article;2017-05-18;"New 2-D Eye-Opening Monitor for Gb/s Serial Links.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2267805";0
journals/tvlsi/MauryaC11;article;2017-05-18;"A Dynamic Longest Prefix Matching Content Addressable Memory for IP Routing.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2042826";0
journals/tvlsi/DenkP99;article;2017-05-18;"Two-dimensional retiming [VLSI design].";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766747";0
journals/tvlsi/PhyuFGY11;article;2017-05-18;"Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2029116";0
journals/tvlsi/ShaoLTK14;article;2017-06-14;"A Novel Single-Inductor Dual-Input Dual-Output DC-DC Converter With PWM Control for Solar Energy Harvesting System.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278785";0
journals/tvlsi/MaKP05;article;2017-05-18;"Physical resource binding for a coarse-grain reconfigurable array using evolutionary algorithms.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.844286";0
journals/tvlsi/ZhangSS14;article;2017-05-18;"Statistical Framework for Designing On-Chip Thermal Sensing Infrastructure in Nanoscale Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2244926";0
journals/tvlsi/FritzF17;article;2017-10-11;"Fast Binary Counters Based on Symmetric Stacking.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2723475";0
journals/tvlsi/ZhuZW09;article;2017-05-18;"Backward Interpolation Architecture for Algebraic Soft-Decision Reed-Solomon Decoding.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005575";0
journals/tvlsi/DasygenisBDCST06;article;2017-05-18;"A combined DMA and application-specific prefetching approach for tackling the memory latency bottleneck.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.871759";0
journals/tvlsi/GhoshMKR10;article;2017-05-18;"Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2022531";0
journals/tvlsi/XuM03;article;2017-05-18;"Equivalent-circuit interconnect modeling based on the fifth-order differential quadrature methods.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817522";0
journals/tvlsi/TingWC05;article;2017-06-14;"Virtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840403";0
journals/tvlsi/BashirullahLCE04;article;2017-05-18;"A hybrid current/voltage mode on-chip signaling scheme with adaptive bandwidth capability.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.831481";0
journals/tvlsi/LeeJ13;article;2017-05-18;"Variable-Pipeline-Stage Router.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2217401";0
journals/tvlsi/YanHYXOL17;article;2017-09-21;"Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2655079";0
journals/tvlsi/ChenJ16a;article;2017-05-18;"Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request Network.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2538284";0
journals/tvlsi/FarzanJ08;article;2017-05-18;"A Robust 4-PAM Signaling Scheme for Inter-Chip Links Using Coding in Space.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001138";0
journals/tvlsi/AlupoaeiK02;article;2017-05-18;"Net-based force-directed macrocell placement for wirelength optimization.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808453";0
journals/tvlsi/PomeranzR09;article;2017-05-18;"Random Test Generation With Input Cube Avoidance.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001943";0
journals/tvlsi/VogtW08;article;2017-05-18;"A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002428";0
journals/tvlsi/AzevedoVBDGTAM14;article;2017-06-09;"A Complete Resistive-Open Defect Analysis for Thermally Assisted Switching MRAMs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2294080";0
journals/tvlsi/MorenoRC16;article;2017-05-18;"Effectiveness of Low-Voltage Testing to Detect Interconnect Open Defects Under Process Variations.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2397934";0
journals/tvlsi/LeeT10;article;2017-05-18;"Correlation-Based Rectangular Encoding.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025882";0
journals/tvlsi/AgarwalPMDR05;article;2017-05-18;"A process-tolerant cache architecture for improved yield in nanoscale technologies.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.840407";0
journals/tvlsi/LinCH11;article;2017-05-18;"A Novel Pixel Design for AM-OLED Displays Using Nanocrystalline Silicon TFTs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2042735";0
journals/tvlsi/HeS93;article;2017-05-18;"A high-density and low-power charge-based Hamming network.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.219907";0
journals/tvlsi/SarbisheiM10;article;2017-06-09;"A Novel Overlap-Based Logic Cell: An Efficient Implementation of Flip-Flops With Embedded Logic.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009453";0
journals/tvlsi/ParkLK17;article;2017-06-09;"A Way-Filtering-Based Dynamic Logical-Associative Cache Architecture for Low-Energy Consumption.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2603164";0
journals/tvlsi/ChangCCJBW16;article;2017-05-18;"Fixed-Point Computing Element Design for Transcendental Functions and Primary Operations in Speech Processing.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2477312";0
journals/tvlsi/NiitsuKSKOIIK10;article;2017-05-18;"Modeling and Experimental Verification of Misalignment Tolerance in Inductive-Coupling Inter-Chip Link for Low-Power 3-D System Integration.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2020724";0
journals/tvlsi/ChauhanCOJK14;article;2017-05-18;"Accurate and Efficient On-Chip Spectral Analysis for Built-In Testing and Calibration Approaches.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2251919";0
journals/tvlsi/SathanurBMMP11a;article;2017-05-18;"Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2035448";0
journals/tvlsi/YenW96;article;2017-05-18;"An efficient graph algorithm for FSM scheduling.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486084";0
journals/tvlsi/KimC16;article;2017-05-18;"A 1-GS/s 9-bit Zero-Crossing-Based Pipeline ADC Using a Resistor as a Current Source.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2508564";0
journals/tvlsi/SeawrightB94;article;2017-05-18;"Clairvoyant: a synthesis system for production-based specification.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285744";0
journals/tvlsi/AsghariY16;article;2017-05-18;"Using the Gate-Bulk Interaction and a Fundamental Current Injection to Attenuate IM3 and IM2 Currents in RF Transconductors.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2394244";0
journals/tvlsi/AurangozebHNSH17;article;2017-10-11;"Time-Domain Arithmetic Logic Unit With Built-In Interconnect.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2724600";0
journals/tvlsi/YuCKKK09;article;2017-05-18;"A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003515";0
journals/tvlsi/DawidFM96;article;2017-05-18;"A CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486078";0
journals/tvlsi/ShabanyG12;article;2017-05-18;"A 675 Mbps, 4 × 4 64-QAM K-Best MIMO Detector in 0.13 µm CMOS.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2090367";0
journals/tvlsi/RabozziDMLS17;article;2017-06-09;"Floorplanning Automation for Partial-Reconfigurable FPGAs via Feasible Placements Generation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2562361";0
journals/tvlsi/ChangP97;article;2017-05-18;"Energy minimization using multiple supply voltages.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.645070";0
journals/tvlsi/YangDNSJ09;article;2017-05-18;"Delta-Sigma Modulation for Direct Digital Frequency Synthesis.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008458";0
journals/tvlsi/VasudevamurthyDA14;article;2017-05-18;"Time-Based All-Digital Technique for Analog Built-in Self-Test.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2242909";0
journals/tvlsi/SolazC15;article;2017-05-18;"Razor Based Programmable Truncated Multiply and Accumulate, Energy-Reduction for Efficient Digital Signal Processing.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2300173";0
journals/tvlsi/WangSX11;article;2017-09-22;"On Reducing Hidden Redundant Memory Accesses for DSP Applications.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2043963";0
journals/tvlsi/ZhangMMSWSKSP06;article;2017-05-18;"Sequential Element Design With Built-In Soft Error Resilience.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887832";0
journals/tvlsi/YangEC12;article;2017-05-18;"Product Code Schemes for Error Correction in MLC NAND Flash Memories.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2174389";0
journals/tvlsi/MansourS03;article;2017-05-18;"VLSI architectures for SISO-APP decoders.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816136";0
journals/tvlsi/KhayatzadehL14;article;2017-05-18;"Average-8T Differential-Sensing Subthreshold SRAM With Bit Interleaving and 1k Bits Per Bitline.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265265";0
journals/tvlsi/KangBM15;article;2017-06-14;"Cost-Effective Design of Mesh-of-Tree Interconnect for Multicore Clusters With 3-D Stacked L2 Scratchpad Memory.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2346032";0
journals/tvlsi/VinnakotaA98;article;2017-05-18;"Fast fault translation.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661254";0
journals/tvlsi/LarssonF06;article;2017-05-18;"System-on-chip test scheduling with reconfigurable core wrappers.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.871757";0
journals/tvlsi/LiuCHCWDN15;article;2017-05-18;"Synthesis for Width Minimization in the Single-Electron Transistor Array.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2386331";0
journals/tvlsi/NiitsuKKIK11;article;2017-05-18;"A 14-GHz AC-Coupled Clock Distribution Scheme With Phase Averaging Technique Using Single LC-VCO and Distributed Phase Interpolators.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2072794";0
journals/tvlsi/XuRQR16;article;2017-06-14;"3-D IC Interconnect Capacitance Extraction Using Dual Discrete Geometric Methods With Prism Elements.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2459043";0
journals/tvlsi/LiuZLHTY15;article;2017-05-18;"Parallel Thermal Analysis of 3-D Integrated Circuits With Liquid Cooling on CPU-GPU Platforms.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2309617";0
journals/tvlsi/GealowHHS96;article;2017-09-16;"System design for pixel-parallel image processing.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.486079";0
journals/tvlsi/KimAML13;article;2017-05-18;"Time-Interleaved and Circuit-Shared Dual-Channel 10 b 200 MS/s 0.18 µm CMOS Analog-to-Digital Convertor.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2229305";0
journals/tvlsi/BeniniMMPS03;article;2017-05-18;"Scheduling battery usage in mobile systems.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817555";0
journals/tvlsi/JohnsonAS98;article;2017-05-18;"Micropipelined asynchronous discrete cosine transform (DCT/IDCT) processor.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736146";0
journals/tvlsi/SalmaniTP12;article;2017-05-18;"A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2093547";0
journals/tvlsi/Al-TamimiA14;article;2017-05-18;"A 6.13 µW and 96 dB CMOS Exponential Generator.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2292093";0
journals/tvlsi/HuangZ16;article;2017-05-18;"Magnetic Domain-Wall Racetrack Memory-Based Nonvolatile Logic for Low-Power Computing and Fast Run-Time-Reconfiguration.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2523124";0
journals/tvlsi/GorginJ17;article;2017-06-14;"Sign-Magnitude Encoding for Efficient VLSI Realization of Decimal Multiplication.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2579667";0
journals/tvlsi/IshiharaHK11;article;2017-05-18;"A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2050500";0
journals/tvlsi/RebeiroRRM11;article;2017-05-18;"Revisiting the Itoh-Tsujii Inversion Algorithm for FPGA Platforms.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2051343";0
journals/tvlsi/CarloniKMPSS10;article;2017-05-18;"Accurate Predictive Interconnect Modeling for System-Level Design.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014772";0
journals/tvlsi/LeeJK11;article;2017-05-18;"Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2033700";0
journals/tvlsi/BergamaschiK93;article;2017-05-18;"A system for production use of high-level synthesis.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238437";0
journals/tvlsi/PurohitCMV13a;article;2017-05-18;"Design and Evaluation of High-Performance Processing Elements for Reconfigurable Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2220868";0
journals/tvlsi/LiMN15a;article;2017-05-18;"T-VEMA: A Temperature- and Variation-Aware Electromigration Power Grid Analysis Tool.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2358678";0
journals/tvlsi/MeherP14;article;2017-05-18;"Area-Delay-Power Efficient Fixed-Point LMS Adaptive Filter With Low Adaptation-Delay.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2239321";0
journals/tvlsi/YanHL11;article;2017-05-18;"SVFD: A Versatile Online Fault Detection Scheme via Checking of Stability Violation.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2052839";0
journals/tvlsi/Parandeh-AfsharVBI10;article;2017-05-18;"Improving FPGA Performance for Carry-Save Arithmetic.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014380";0
journals/tvlsi/JoshiS17;article;2017-07-27;"Nonlinearity Estimation for Compensation of Phase Interpolator in Bang-Bang CDRs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2574962";0
journals/tvlsi/NunezAQ14;article;2017-06-09;"Experimental Validation of a Two-Phase Clock Scheme for Fine-Grained Pipelined Circuits Based on Monostable to Bistable Logic Elements.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2283306";0
journals/tvlsi/BauerSH08;article;2017-05-18;"Efficient Resource Utilization for an Extensible Processor Through Dynamic Instruction Set Adaptation.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002430";0
journals/tvlsi/RamprasadSH99;article;2017-05-18;"A coding framework for low-power address and data busses.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766748";0
journals/tvlsi/ChenMBR05;article;2017-05-18;"Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859565";0
journals/tvlsi/AbulafiaK05;article;2017-05-18;"Estimation of FMAX and ISB in microprocessors.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859469";0
journals/tvlsi/ChangK02;article;2017-05-18;"Conforming block inversion for low power memory.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.988726";0
journals/tvlsi/WangGYWH16;article;2017-07-27;"A Highly Scalable Optical Network-on-Chip With Small Network Diameter and Deadlock Freedom.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2561299";0
journals/tvlsi/KandemirICK05;article;2017-05-18;"Compiler-guided leakage optimization for banked scratch-pad memories.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859478";0
journals/tvlsi/MaciiV02;article;2017-05-18;"Guest editorial: low-power electronics and design.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.994976";0
journals/tvlsi/Kurdahi02;article;2017-05-18;"Guest editorial special issue on system synthesis.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.806919";0
journals/tvlsi/MandalCG99;article;2017-05-18;"A design space exploration scheme for data-path synthesis.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784094";0
journals/tvlsi/RongP06;article;2017-05-18;"An Analytical Model for Predicting the Remaining Battery Capacity of Lithium-Ion Batteries.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876094";0
journals/tvlsi/ArumiRF16;article;2017-07-27;"Prebond Testing of Weak Defects in TSVs.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2448594";0
journals/tvlsi/HsuH11;article;2017-05-18;"A Low-Jitter ADPLL via a Suppressive Digital Filter and an Interpolation-Based Locking Scheme.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2030410";0
journals/tvlsi/XuN05a;article;2017-05-18;"Modular and rapid testing of SOCs with unwrapped logic blocks.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.859585";0
journals/tvlsi/KimVC07;article;2017-06-09;"Design of an Interconnect Architecture and Signaling Technology for Parallelism in Communication.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900739";0
journals/tvlsi/SinkarPK13;article;2017-05-18;"Clamping Virtual Supply Voltage of Power-Gated Circuits for Active Leakage Reduction and Gate-Oxide Reliability.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2189422";0
journals/tvlsi/ChoL13;article;2017-06-09;"A High-Speed Low-Complexity Modified ";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2182068";0
journals/tvlsi/ZhuCCSUMM14;article;2017-05-18;"Split-SAR ADCs: Improved Linearity With Power and Speed Optimization.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2242501";0
journals/tvlsi/BahadoriKAP16;article;2017-05-18;"High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2405133";0
journals/tvlsi/QianBKPB17;article;2017-07-27;"ENFIRE: A Spatio-Temporal Fine-Grained Reconfigurable Hardware.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2578933";0
journals/tvlsi/GivargisVH02a;article;2017-05-18;"Instruction-based system-level power evaluation of system-on-a-chip peripheral cores.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808443";0
journals/tvlsi/GuiKWMWWHK05;article;2017-05-18;"A Source-Synchronous Double-Data-Rate Parallel Optical Transceiver IC.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850101";0
journals/tvlsi/AlnajiarKKMHO13;article;2017-05-18;"Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2228015";0
journals/tvlsi/KyrkouT11;article;2017-06-09;"A Flexible Parallel Hardware Architecture for AdaBoost-Based Real-Time Object Detection.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2048224";0
journals/tvlsi/KarandikarS03;article;2017-05-18;"Technology mapping for SOI domino logic incorporating solutions for the parasitic bipolar effect.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817137";0
journals/tvlsi/HaniotakisTNE07;article;2017-05-18;"Testable Designs of Multiple Precharged Domino Circuits.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893664";0
journals/tvlsi/DaoZO06;article;2017-05-18;"Energy optimization of pipelined digital systems using circuit sizing and supply scaling.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863760";0
journals/tvlsi/HauckFHK04;article;2005-02-08;"The Chimaera reconfigurable functional unit.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/TangSCS14;article;2017-05-18;"A 5.8 nW 9.1-ENOB 1-kS/s Local Asynchronous Successive Approximation Register ADC for Implantable Medical Device.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2286393";0
journals/tvlsi/JeyapaulFAS17;article;2017-06-14;"Systematic Methodology for the Quantitative Analysis of Pipeline-Register Reliability.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2574642";0
journals/tvlsi/MonchieroPSV06;article;2017-06-09;"Efficient Synchronization for Embedded On-Chip Multiprocessors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884147";0
journals/tvlsi/GautschiSTLPRFG17;article;2017-10-11;"Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2654506";0
journals/tvlsi/LinKL11a;article;2017-05-18;"Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2047954";0
journals/tvlsi/HeT16;article;2017-05-18;"Corrections to "GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis".";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2507135";0
journals/tvlsi/EbrahimiMAF13;article;2017-09-16;"Low-Cost Scan-Chain-Based Technique to Recover Multiple Errors in TMR Systems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2213102";0
journals/tvlsi/WongML06;article;2017-05-18;"Multi-Objective Module Placement For 3-D System-On-Package.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876111";0
journals/tvlsi/WangMC13;article;2017-05-18;"Soft-Start Method With Small Capacitor Charged by Pulse Current and Gain-Degeneration Error Amplifier for On-Chip DC-DC Power Converters.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2211388";0
journals/tvlsi/ChenMHCAL15;article;2017-05-18;"Flexible, Efficient Multimode MIMO Detection by Using Reconfigurable ASIP.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2361206";0
journals/tvlsi/CarrascoS09;article;2017-05-18;"An ROBDD-Based Combinatorial Method for the Evaluation of Yield of Defect-Tolerant Systems-on-Chip.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004479";0
journals/tvlsi/LiuP93;article;2017-05-18;"Cache sampling by sets.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238426";0
journals/tvlsi/KimLJK15;article;2017-05-18;"A Ring-Oscillator-Based Reliability Monitor for Isolated Measurement of NBTI and PBTI in High-k/Metal Gate Technology.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2339364";0
journals/tvlsi/YuK95;article;2017-05-18;"Exact moment matching model of transmission lines and application to interconnect delay estimation.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386230";0
journals/tvlsi/LiC98;article;2017-05-18;"Routability improvement using dynamic interconnect architecture.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711321";0
journals/tvlsi/YoonKKLKCPK13;article;2017-05-18;"A Unified Graphics and Vision Processor With a 0.89 µW/fps Pose Estimation Engine for Augmented Reality.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2186157";0
journals/tvlsi/DuncanHG01;article;2017-05-18;"The COBRA-ABS high-level synthesis system for multi-FPGA custom computing machines.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920837";0
journals/tvlsi/HsiaCT06;article;2017-05-18;"VLSI implementation of low-power high-quality color interpolation processor for CCD camera.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.874367";0
journals/tvlsi/ChangW15;article;2017-05-18;"Demystifying Iddq Data With Process Variation for Automatic Chip Classification.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2326081";0
journals/tvlsi/AshoueiC09;article;2017-05-18;"Checksum-Based Probabilistic Transient-Error Compensation for Linear Digital Systems.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004587";0
journals/tvlsi/PerriCILC04;article;2017-06-09;"Variable precision arithmetic circuits for FPGA-based multimedia processors.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.833400";0
journals/tvlsi/LinLJ06;article;2017-05-18;"A Lossless Data Compression and Decompression Algorithm and Its Hardware Architecture.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884045";0
journals/tvlsi/JungLH02;article;2017-05-18;"Efficient hardware controller synthesis for synchronous dataflow graph in system level design.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.807765";1
journals/tvlsi/SuTCLWCWHK10;article;2017-05-18;"Diagnosis of MRAM Write Disturbance Fault.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2026905";0
journals/tvlsi/AppersonYMMB07;article;2017-05-18;"A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903938";0
journals/tvlsi/FornaciariS95;article;2017-05-18;"A new architecture for the automatic design of custom digital neural network.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.475969";0
journals/tvlsi/Gebotys02;article;2017-05-18;"A network flow approach to memory bandwidth utilization in embedded DSP core processors.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.807766";0
journals/tvlsi/AtasuLMOD12;article;2017-05-18;"FISH: Fast Instruction SyntHesis for Custom Processors.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2090543";0
journals/tvlsi/Bayrakci16;article;2017-05-18;"Accelerated Accurate Timing Yield Estimation Based on Control Variates and Importance Sampling.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2521541";0
journals/tvlsi/TakeuchiSSKYM13;article;2017-05-18;"Spatial Distribution Measurement of Dynamic Voltage Drop Caused by Pulse and Periodic Injection of Spot Noise.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2180742";0
journals/tvlsi/SasanHEK11;article;2017-06-09;"Inquisitive Defect Cache: A Means of Combating Manufacturing Induced Process Variation.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2055589";0
journals/tvlsi/AgboTKHKWRC17;article;2017-09-21;"Integral Impact of BTI, PVT Variation, and Workload on SRAM Sense Amplifier.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2643618";0
journals/tvlsi/RamachandranL96;article;2017-05-18;"Efficient arithmetic using self-timing.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.544409";0
journals/tvlsi/WangGF16;article;2017-05-18;"PNS-FCR: Flexible Charge Recycling Dynamic Circuit Technique for Low-Power Microprocessors.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2419255";0
journals/tvlsi/ChenSZXJW16;article;2017-05-18;"Efficient Data Placement for Improving Data Access Performance on Domain-Wall Memory.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2537400";0
journals/tvlsi/ChouR96;article;2017-05-18;"Accurate power estimation of CMOS sequential circuits.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.532037";0
journals/tvlsi/PaulB11;article;2017-05-18;"Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2049389";0
journals/tvlsi/BombanaBCFSZ94;article;2017-06-09;"ALADIN: a multilevel testability analyzer for VLSI system design.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285743";0
journals/tvlsi/DuZK09;article;2017-05-18;"A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017794";0
journals/tvlsi/HuangJS00;article;2017-05-18;"ALTO: an iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863618";0
journals/tvlsi/ChenCCL14;article;2017-05-18;"High-Throughput Multistandard Transform Core Supporting MPEG/H.264/VC-1 Using Common Sharing Distributed Arithmetic.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2251021";0
journals/tvlsi/ZhaoOX15;article;2017-06-09;"Joint Profit and Process Variation Aware High Level Synthesis With Speed Binning.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2349493";0
journals/tvlsi/ReviriegoMF13;article;2017-06-09;"Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2179681";0
journals/tvlsi/ChoiYLAL13;article;2017-06-09;"MAEPER: Matching Access and Error Patterns With Error-Free Resource for Low Vcc L1 Cache.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2202931";0
journals/tvlsi/HemmertU07;article;2017-05-18;"Floating-Point Divider Design for FPGAs.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891099";0
journals/tvlsi/WormITM05;article;2017-06-14;"A robust self-calibrating transmission scheme for on-chip networks.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.834241";0
journals/tvlsi/KimDZKGP12;article;2017-05-18;"Analyzing the Impact of Joint Optimization of Cell Size, Redundancy, and ECC on Low-Voltage SRAM Array Total Area.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2173220";0
journals/tvlsi/PouwelseLS03;article;2017-06-14;"Application-directed voltage scaling.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.814324";0
journals/tvlsi/Christie03;article;2017-05-18;"Guest editorial: System-level interconnect prediction.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810753";0
journals/tvlsi/BoselliTL10;article;2017-06-14;"Properties of Digital Switching Currents in Fully CMOS Combinational Logic.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025883";0
journals/tvlsi/KimP03;article;2017-05-18;"Block-based multiperiod dynamic memory design for low data-retention power.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.817524";0
journals/tvlsi/Canto-NavarroGR15;article;2017-09-16;"Flexible Biometric Online Speaker-Verification System Implemented on FPGA Using Vector Floating-Point Units.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2377578";0
journals/tvlsi/ChenL16;article;2017-05-18;"A 12-bit 3.4 MS/s Two-Step Cyclic Time-Domain ADC in 0.18-µm CMOS.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2469132";0
journals/tvlsi/KuangWCH13;article;2017-05-18;"Energy-Efficient High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227846";0
journals/tvlsi/LiuZH09;article;2017-05-18;"Design of Voltage Overscaled Low-Power Trellis Decoders in Presence of Process Variations.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2004545";0
journals/tvlsi/LeeJJ06;article;2017-05-18;"Architectural enhancements for network congestion control applications.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878211";1
journals/tvlsi/FischerDCG05;article;2017-05-18;"InvMixColumn decomposition and multilevel resource sharing in AES implementations.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.853606";0
journals/tvlsi/ShibataG15;article;2017-05-18;"High-Density RAM/ROM Macros Using CMOS Gate-Array Base Cells: Hierarchical Verification Technique for Reducing Design Cost.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2341352";0
journals/tvlsi/BasuH11;article;2017-06-09;"A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2042626";0
journals/tvlsi/YangLCZ14;article;2017-05-18;"PowerRush: An Efficient Simulator for Static Power Grid Analysis.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2282418";0
journals/tvlsi/AklB08a;article;2017-05-18;"Reducing Interconnect Delay Uncertainty via Hybrid Polarity Repeater Insertion.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000861";0
journals/tvlsi/SanaullahC17;article;2017-09-21;"Analytical Models of High-Speed RLC Interconnect Delay for Complex and Real Poles.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2654921";0
journals/tvlsi/LinZJ12;article;2017-06-14;"SRAM-Based NATURE: A Dynamically Reconfigurable FPGA Based on 10T Low-Power SRAMs.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2169996";0
journals/tvlsi/Specogna14;article;2017-06-14;"Extraction of VLSI Multiconductor Transmission Line Parameters by Complementarity.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2232320";0
journals/tvlsi/NurvitadhiHL08;article;2017-05-18;"Active Cache Emulator.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.912177";0
journals/tvlsi/CherkauerF95;article;2017-05-18;"A unified design methodology for CMOS tapered buffers.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365457";0
journals/tvlsi/LiZCMXY17;article;2017-07-26;"Eliminating Timing Errors Through Collaborative Design to Maximize the Throughput.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2587810";0
journals/tvlsi/JamesFK14;article;2017-05-18;"Resistive Threshold Logic.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2232946";0
journals/tvlsi/ZiaJKCKM10;article;2017-05-18;"A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017750";0
journals/tvlsi/DingHP00;article;2017-05-18;"Improving the efficiency of Monte Carlo power estimation [VLSI].";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894163";0
journals/tvlsi/ObermanF98;article;2017-05-18;"Minimizing the complexity of SRT tables.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661256";0
journals/tvlsi/HwangL12;article;2017-05-18;"Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2161598";0
journals/tvlsi/PomeranzR01;article;2017-05-18;"A built-in self-test method for diagnosis of synchronous sequential circuits.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924046";0
journals/tvlsi/HsiehH12;article;2017-05-18;"TSV Redundancy: Architecture and Design Issues in 3-D IC.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2107924";0
journals/tvlsi/DhabuP16;article;2017-05-18;"Design of Modified Second-Order Frequency Transformations Based Variable Digital Filters With Large Cutoff Frequency Range and Improved Transition Band Characteristics.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2411620";0
journals/tvlsi/KimR06;article;2017-05-18;"A Leakage-Tolerant Low-Swing Circuit Style in Partially Depleted Silicon-on-Insulator CMOS Technologies.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876110";0
journals/tvlsi/ChatterjeeRd93;article;2017-05-18;"Greedy hardware optimization for linear digital circuits using number splitting and refactorization.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250189";0
journals/tvlsi/AntaoB95;article;2017-05-18;"ARCHGEN: Automated synthesis of analog systems.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386223";0
journals/tvlsi/BhojJ14;article;2017-05-18;"Parasitics-Aware Design of Symmetric and Asymmetric Gate-Workfunction FinFET SRAMs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2252031";0
journals/tvlsi/Chang10a;article;2017-05-18;"Don't-Care Gating (DCG) TCAM Design Used in Network Routing Table.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2025951";0
journals/tvlsi/0021LZ14;article;2017-05-18;"Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280732";0
journals/tvlsi/SarmientoALMN98;article;2017-06-09;"A CORDIC processor for FFT computation and its implementation using gallium arsenide technology.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661241";0
journals/tvlsi/ShiXCH11;article;2017-05-18;"Runtime Resonance Noise Reduction with Current Prediction Enabled Frequency Actuator.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2036266";0
journals/tvlsi/FengG07;article;2017-05-18;"Post-Placement Interconnect Entropy.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900747";0
journals/tvlsi/WongQP04;article;2017-05-18;"Power minimization in QoS sensitive systems.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.827567";0
journals/tvlsi/Chakrabarty15;article;2017-05-18;"Editorial.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2385112";0
journals/tvlsi/ChouHHHH04;article;2017-05-18;"Baud-rate channel equalization in nanometer technologies.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836308";0
journals/tvlsi/EslamiSGMM06;article;2017-05-18;"An area-efficient universal cryptography processor for smart cards.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863188";0
journals/tvlsi/HabalMF05;article;2017-05-18;"Accurate and efficient simulation of synchronous digital switching noise in systems on a chip.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842894";0
journals/tvlsi/HuS02;article;2017-05-18;"Efficient inductance extraction using circuit-aware techniques.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808455";0
journals/tvlsi/HuLHL07;article;2017-05-18;"Utilizing Redundancy for Timing Critical Interconnect.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.903911";0
journals/tvlsi/HutchingsN01;article;2017-05-18;"Unifying simulation and execution in a design environment for FPGA systems.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.920834";0
journals/tvlsi/YoussefAE08;article;2017-05-18;"A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000730";0
journals/tvlsi/LiTPT09;article;2017-05-18;"Architecture-Level Thermal Characterization for Multicore Microprocessors.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005193";0
journals/tvlsi/RajiG17;article;2017-07-27;"Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2569562";0
journals/tvlsi/KimYCKKCK12;article;2017-05-18;"A Mobile 3-D Display Processor With A Bandwidth-Saving Subdivider.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2150253";0
journals/tvlsi/LeeKK15;article;2017-05-18;"Runtime Thermal Management for 3-D Chip-Multiprocessors With Hybrid SRAM/MRAM L2 Cache.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2311798";0
journals/tvlsi/FuketaHMO12;article;2017-05-18;"Adaptive Performance Compensation With In-Situ Timing Error Predictive Sensors for Subthreshold Circuits.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2101089";0
journals/tvlsi/ZhangWZZ12;article;2017-05-18;"Novel Interpolation and Polynomial Selection for Low-Complexity Chase Soft-Decision Reed-Solomon Decoding.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2150254";0
journals/tvlsi/BoglioloB98;article;2017-05-18;"Robust RTL power macromodels.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736131";0
journals/tvlsi/SenDC12;article;2017-05-18;"Phase Distortion to Amplitude Conversion-Based Low-Cost Measurement of AM-AM and AM-PM Effects in RF Power Amplifiers.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160376";0
journals/tvlsi/BhuniaMGMR05;article;2017-05-18;"Low-power scan design using first-level supply gating.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842885";0
journals/tvlsi/SrinivasanSB10;article;2017-05-18;"A Generic Scalable Architecture for Min-Sum/Offset-Min-Sum Unit for Irregular/Regular LDPC Decoder.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2023659";0
journals/tvlsi/ChangHW13;article;2017-05-18;"CASSER: A Closed-Form Analysis Framework for Statistical Soft Error Rate.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2220386";0
journals/tvlsi/MaityM12;article;2017-05-18;"A High Performance Switched Capacitor-Based DC-DC Buck Converter Suitable for Embedded Power Management Applications.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2163206";0
journals/tvlsi/NainC11;article;2017-05-18;"Fast Placement-Aware 3-D Floorplanning Using Vertical Constraints on Sequence Pairs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2055247";0
journals/tvlsi/ZachariahC03;article;2017-05-18;"Algorithm to extract two-node bridges.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.816141";0
journals/tvlsi/GuZSD08;article;2017-05-18;"Application-Specific MPSoC Reliability Optimization.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.917574";0
journals/tvlsi/OuLLC15;article;2017-05-18;"Circuit Level Defences Against Fault Attacks in Pipelined NCL Circuits.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2354531";0
journals/tvlsi/LiuZMM10;article;2017-05-18;"An Approach for Adaptive DRAM Temperature and Power Management.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014842";0
journals/tvlsi/LuTHWW06;article;2017-05-18;"Efficient built-in redundancy analysis for embedded memories with 2-D redundancy.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863189";0
journals/tvlsi/Zarate-RoldanWT16;article;2017-05-18;"A Capacitor-Less LDO With High-Frequency PSR Suitable for a Wide Range of On-Chip Capacitive Loads.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2527681";0
journals/tvlsi/SastryRB93;article;2017-05-18;"VLSI architectures for polygon recognition.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250186";0
journals/tvlsi/BhatiaJ98;article;2017-05-18;"Integration of hierarchical test generation with behavioral synthesis of controller and data path circuits.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736134";1
journals/tvlsi/JeongYLKJ14;article;2017-05-18;"One-Sided Static Noise Margin and Gaussian-Tail-Fitting Method for SRAM.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2268543";0
journals/tvlsi/LinZ05;article;2017-05-18;"Wire retiming as fixpoint computation.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.862726";0
journals/tvlsi/SekarLRD08;article;2017-05-18;"Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000727";0
journals/tvlsi/LuS15;article;2017-05-18;"Modeling and Layout Optimization for Tapered TSVs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2384042";0
journals/tvlsi/ZandRD17;article;2017-09-21;"Energy-Efficient and Process-Variation-Resilient Write Circuit Schemes for Spin Hall Effect MRAM Device.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2699579";0
journals/tvlsi/EbrahimiRST16;article;2017-05-18;"Low-Cost Multiple Bit Upset Correction in SRAM-Based FPGA Configuration Frames.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2425653";0
journals/tvlsi/FallahAD02;article;2017-05-18;"Functional vector generation for sequential HDL models under an observability-based code coverage metric.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.808438";0
journals/tvlsi/KatohNI12;article;2017-05-18;"An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2125994";0
journals/tvlsi/LacruzGCV16a;article;2017-05-18;"Reduced-Complexity Nonbinary LDPC Decoder for High-Order Galois Fields Based on Trellis Min-Max Algorithm.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2514484";0
journals/tvlsi/BhanjaS08;article;2017-06-09;"Thermal Switching Error Versus Delay Tradeoffs in Clocked QCA Circuits.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915448";0
journals/tvlsi/HuangCLL13;article;2017-05-18;"10-bit 30-MS/s SAR ADC Using a Switchback Switching Method.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190117";0
journals/tvlsi/DaiSY06;article;2017-05-18;"Automatic linearity and frequency response tests with built-in pattern generator and analyzer.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878201";0
journals/tvlsi/DobkinPG05;article;2017-05-18;"Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842916";0
journals/tvlsi/LiSM15;article;2017-05-18;"Parasitic-Aware Design of Integrated DC-DC Converters With Spiral Inductors.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2387278";0
journals/tvlsi/KoskinenHMT16;article;2017-05-18;"Implementing Minimum-Energy-Point Systems With Adaptive Logic.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2442614";0
journals/tvlsi/WangLV15;article;2017-05-18;"Overcoming Computational Errors in Sensing Platforms Through Embedded Machine-Learning Kernels.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2342153";0
journals/tvlsi/Najm94;article;2017-05-18;"A survey of power estimation techniques in VLSI circuits.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335013";0
journals/tvlsi/MamidipakaHD03;article;2017-05-18;"Adaptive low-power address encoding techniques using self-organizing lists.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.814325";0
journals/tvlsi/LinSJ99;article;2017-05-18;"A structure-oriented power modeling technique for macrocells.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784099";0
journals/tvlsi/PedramW02;article;2017-05-18;"Battery-powered digital CMOS design.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801566";0
journals/tvlsi/Gordon-RossVD09;article;2017-05-18;"Fast Configurable-Cache Tuning With a Unified Second-Level Cache.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2002459";0
journals/tvlsi/NoseworthyL08;article;2017-05-18;"Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000525";0
journals/tvlsi/KinsmanON06;article;2017-05-18;"Diagnosis of Logic Circuits Using Compressed Deterministic Data and On-Chip Response Comparison.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876109";0
journals/tvlsi/TaatizadehN17;article;2017-09-21;"Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2658564";0
journals/tvlsi/DuttR11;article;2017-05-18;"Discretized Network Flow Techniques for Timing and Wire-Length Driven Incremental Placement With White-Space Satisfaction.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2050632";0
journals/tvlsi/RahamanMP10;article;2017-05-18;"Test Generation in Systolic Architecture for Multiplication Over GF(2 ";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2023381";0
journals/tvlsi/ChaoTHWF13;article;2017-05-18;"Process-Resilient Low-Jitter All-Digital PLL via Smooth Code-Jumping.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2230454";0
journals/tvlsi/DotanLAL09;article;2017-05-18;"History Index of Correct Computation for Fault-Tolerant Nano-Computing.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2012014";0
journals/tvlsi/SharifkhaniS07;article;2017-05-18;"Segmented Virtual Ground Architecture for Low-Power Embedded SRAM.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893584";0
journals/tvlsi/TsengL11;article;2017-05-18;"A Low-Cost Built-In Redundancy-Analysis Scheme for Word-Oriented RAMs With 2-D Redundancy.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2066587";0
journals/tvlsi/TayCL13;article;2017-05-18;"Efficient VLSI Implementation of $2^{{n}}$ Scaling of Signed Integer in RNS ${\{2^{n}-1, 2^{n}, 2^{n}+1\}}$.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2221752";0
journals/tvlsi/HsiehC13;article;2017-06-14;"Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2178439";0
journals/tvlsi/BhingardePS93;article;2017-05-18;"Middle terminal cell models for efficient over-the-cell routing in high-performance circuits.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.250194";0
journals/tvlsi/ChoLCP04;article;2005-02-08;"Design of low-error fixed-width modified booth multiplier.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/Nicolaidis03;article;2017-05-18;"Carry checking/parity prediction adders and ALUs.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800526";0
journals/tvlsi/AnteloBBZ98;article;2017-06-14;"A novel design of a two operand normalization circuit.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661260";0
journals/tvlsi/ChellappaC16;article;2017-05-18;"SRAM-Based Unique Chip Identifier Techniques.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2445751";0
journals/tvlsi/TenentesRYKAG17;article;2017-09-21;"Coarse-Grained Online Monitoring of BTI Aging by Reusing Power-Gating Infrastructure.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2626218";0
journals/tvlsi/LamoureuxLW08;article;2017-05-18;"GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001237";0
journals/tvlsi/ImanaHT06;article;2017-06-09;"Low Complexity Bit-Parallel Multipliers Based on a Class of Irreducible Pentanomials.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887835";0
journals/tvlsi/Herzen98;article;2017-05-18;"Signal processing at 250 MHz using high-performance FPGA's.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.678878";0
journals/tvlsi/KushwahV16;article;2017-05-18;"A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2389891";0
journals/tvlsi/SaberiL14;article;2017-06-09;"Segmented Architecture for Successive Approximation Analog-to-Digital Converters.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2246592";0
journals/tvlsi/PlazaMDC96;article;2017-05-18;"A 2.5 Gb/s ATM switch chip set.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.532040";0
journals/tvlsi/MaheshwariS98;article;2017-05-18;"Efficient retiming of large circuits.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.661250";0
journals/tvlsi/MaseraPRZ99;article;2017-06-09;"VLSI architectures for turbo codes.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.784098";0
journals/tvlsi/Rodriguez-Navarro06;article;2017-05-18;"Comments on "Carry checking/parity prediction adders and ALUs".";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.863739";0
journals/tvlsi/CorsonelloFP15;article;2017-06-09;"Low-Leakage SRAM Wordline Drivers for the 28-nm UTBB FDSOI Technology.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2384007";0
journals/tvlsi/JosephsY96;article;2017-05-18;"CMOS design of the tree arbiter element.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.544412";0
journals/tvlsi/JanapsatyaIP06;article;2017-05-18;"Exploiting statistical information for implementation of instruction scratchpad memory in embedded system.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878470";0
journals/tvlsi/OhJKPYJ17;article;2017-07-26;"Power-Gated 9T SRAM Cell for Low-Energy Operation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2623601";0
journals/tvlsi/EmmertSA07;article;2017-05-18;"Online Fault Tolerance for FPGA Logic Blocks.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891102";0
journals/tvlsi/LeeCLV09;article;2017-06-09;"Hierarchical Segmentation for Hardware Function Evaluation.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2003165";0
journals/tvlsi/QuachTF04;article;2005-02-08;"Systematic IEEE rounding method for high-speed floating-point multipliers.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/AmadorKPR12;article;2017-05-18;"Dynamic Power Management for the Iterative Decoding of Turbo Codes.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2167765";0
journals/tvlsi/HouZ16;article;2017-05-18;"A New Optimal Algorithm for Energy Saving in Embedded System With Multiple Sleep Modes.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2414827";0
journals/tvlsi/HauckHF00;article;2017-05-18;"High-performance carry chains for FPGA's.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831434";0
journals/tvlsi/NataleDFR10;article;2017-05-18;"Self-Test Techniques for Crypto-Devices.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2010045";0
journals/tvlsi/LeungL94;article;2017-05-18;"A syntax-directed translation for the synthesis of delay-insensitive circuits.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.285746";0
journals/tvlsi/RahmanDCR03;article;2017-05-18;"Wiring requirement and three-dimensional integration technology for field programmable gate arrays.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810003";0
journals/tvlsi/CheungTLC05;article;2017-06-09;"Customizable elliptic curve cryptosystems.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857179";0
journals/tvlsi/YuSHK08;article;2017-06-09;"Thermal Via Allocation for 3-D ICs Considering Temporally and Spatially Variant Thermal Power.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001297";0
journals/tvlsi/FuketaHYTNSS13;article;2017-05-18;"Minimizing Energy of Integer Unit by Higher Voltage Flip-Flop: V";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2203834";0
journals/tvlsi/TangNP15;article;2017-05-18;"A Resistor-Based Sub-1-V CMOS Smart Temperature Sensor for VLSI Thermal Management.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2348328";0
journals/tvlsi/AarajRRJ07;article;2017-05-18;"Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893608";0
journals/tvlsi/BhanjaR04;article;2017-05-18;"Cascaded Bayesian inferencing for switching activity estimation with correlated inputs.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837991";0
journals/tvlsi/AungYTK17;article;2017-05-18;"Yield Enhancement of Face-to-Face Cu-Cu Bonding With Dual-Mode Transceivers in 3DICs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2623659";0
journals/tvlsi/GuinFT16;article;2017-06-09;"Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2466551";0
journals/tvlsi/WimerK12;article;2017-05-18;"The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2162861";0
journals/tvlsi/ChenCH10;article;2017-05-18;"Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2026478";0
journals/tvlsi/ZhangBB14;article;2017-05-18;"32 Bit ×32 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2252032";0
journals/tvlsi/ChenBKAX17;article;2017-05-18;"FPGA Realization of Low Register Systolic All-One-Polynomial Multipliers Over $GF(2^{m})$ and Their Applications in Trinomial Multipliers.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2600568";0
journals/tvlsi/SunZ05;article;2017-05-18;"Parallel high-throughput limited search trellis decoder VLSI design.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857181";0
journals/tvlsi/MittalV16;article;2017-08-31;"EqualWrites: Reducing Intra-Set Write Variations for Enhancing Lifetime of Non-Volatile Caches.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2389113";0
journals/tvlsi/MostafaEE03;article;2017-05-18;"A 60-dB 246-MHz CMOS variable gain amplifier for subsampling GSM receivers.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.814326";0
journals/tvlsi/Feng13;article;2017-05-18;"Scalable Multilevel Vectorless Power Grid Voltage Integrity Verification.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2212033";0
journals/tvlsi/ZhenZLHZ13;article;2017-05-18;"Digital Error Corrector for Phase Lead-Compensated Buck Converter in DVS Applications.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2217513";0
journals/tvlsi/MontonEB13;article;2017-06-14;"Checkpointing for Virtual Platforms and SystemC-TLM.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2181881";0
journals/tvlsi/YaoYW15;article;2017-05-18;"An Efficient SRAM Yield Analysis and Optimization Method With Adaptive Online Surrogate Modeling.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2336851";0
journals/tvlsi/BhamraLWI17;article;2017-10-11;"A Noise-Power-Area Optimized Biosensing Front End for Wireless Body Sensor Nodes and Medical Implantable Devices.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2714171";0
journals/tvlsi/SinghRASB10;article;2017-05-18;"Dynamically Pulsed MTCMOS With Bus Encoding for Reduction of Total Power and Crosstalk Noise.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2031290";0
journals/tvlsi/ChungH97;article;2017-05-18;"Diagnosis and correction of multiple logic design errors in digital circuits.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.585227";0
journals/tvlsi/ChaudhuriWM94;article;2017-05-18;"Analyzing and exploiting the structure of the constraints in the ILP approach to the scheduling problem.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335014";0
journals/tvlsi/BenaissaL06;article;2017-05-18;"Design of flexible GF(2";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878235";0
journals/tvlsi/LiMW13;article;2017-05-18;"Fast Fixed-Outline 3-D IC Floorplanning With TSV Co-Placement.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2190537";0
journals/tvlsi/KimKK03;article;2017-05-18;"Energy-efficient skewed static logic with dual Vt: design and synthesis.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.800528";0
journals/tvlsi/ChowdhuryI06;article;2017-05-18;"Realistic scalability of noise in dynamic circuits.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878221";0
journals/tvlsi/ZitoPF15;article;2017-06-14;"High-Frequency CMOS Active Inductor: Design Methodology and Noise Analysis.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2332277";0
journals/tvlsi/ChunYH11;article;2017-05-18;"Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2042087";0
journals/tvlsi/WuY11;article;2017-05-18;"Efficient CODEC Designs for Crosstalk Avoidance Codes Based on Numeral Systems.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2038389";0
journals/tvlsi/BalasaCM95;article;2017-05-18;"Background memory area estimation for multidimensional signal processing systems.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386218";0
journals/tvlsi/GuntherLA16;article;2017-05-18;"Efficiency Enablers of Lightweight SDR for MIMO Baseband Processing.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2416244";0
journals/tvlsi/EschC04;article;2017-05-18;"Near-linear CMOS I/O driver with less sensitivity to process, voltage, and temperature variations.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836321";0
journals/tvlsi/GitermanAT17;article;2017-07-26;"Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2603923";0
journals/tvlsi/LiuW14;article;2017-05-18;"Fault-Duration And-Location Aware CED Technique With Runtime Adaptability.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2251484";0
journals/tvlsi/YangJ14;article;2017-05-18;"FinPrin: FinFET Logic Circuit Analysis and Optimization Under PVT Variations.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2293886";0
journals/tvlsi/YooCH00;article;2017-05-18;"Performance improvement of geographically distributed cosimulation by hierarchically grouped messages.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894153";0
journals/tvlsi/ShangYKSB07;article;2017-06-14;"Registers for Phase Difference Based Logic.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.898772";0
journals/tvlsi/KumarC16;article;2017-05-18;"A New Fast and Area-Efficient Adder-Based Sign Detector for RNS {2";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2516522";0
journals/tvlsi/TayCL16;article;2017-05-18;"Erratum to "Efficient VLSI Implementation of 2";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2447811";0
journals/tvlsi/CaignetDS00;article;2017-05-18;"On the measurement of crosstalk in integrated circuits.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894165";0
journals/tvlsi/ChenH07;article;2017-05-18;"An Overlapping Scan Architecture for Reducing Both Test Time and Test Power by Pipelining Fault Detection.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893657";0
journals/tvlsi/PakbazniaP12;article;2017-05-18;"Design of a Tri-Modal Multi-Threshold CMOS Switch With Application to Data Retentive Power Gating.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2102054";0
journals/tvlsi/AroraRRJ06;article;2017-05-18;"Hardware-Assisted Run-Time Monitoring for Secure Program Execution on Embedded Processors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887799";0
journals/tvlsi/JakushokasF11;article;2017-05-18;"Multi-Layer Interdigitated Power Distribution Networks.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2043453";0
journals/tvlsi/YilmazM13;article;2017-05-18;"Nonvolatile Nanopipelining Logic Using Multiferroic Single-Domain Nanomagnets.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2205594";0
journals/tvlsi/HsuC12;article;2017-05-18;"Low-Complexity Sequential Searcher for Robust Symbol Synchronization in OFDM Systems.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2136390";0
journals/tvlsi/ZareM16;article;2017-06-09;"A Fully Digital Front-End Architecture for ECG Acquisition System With 0.5 V Supply.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2395540";0
journals/tvlsi/MiyazakiTMKISTF00;article;2017-05-18;"PROTEUS-Lite project: dedicated to developing a telecommunication-oriented FPGA and its applications.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.863619";0
journals/tvlsi/JuanRRVMM10;article;2017-06-09;"Robust Bioinspired Architecture for Optical-Flow Computation.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2013957";0
journals/tvlsi/FiloKCM93;article;2017-06-09;"Interface optimization for concurrent systems under timing constraints.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238441";0
journals/tvlsi/TanachutiwatLW11;article;2017-05-18;"FPGA Based on Integration of CMOS and RRAM.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2063444";0
journals/tvlsi/HuYH014;article;2017-05-18;"Orchestrator: Guarding Against Voltage Emergencies in Multithreaded Applications.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2296787";0
journals/tvlsi/PonsDBGP16;article;2017-05-18;"RF Power Gating: A Low-Power Technique for Adaptive Radios.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2449243";0
journals/tvlsi/NiitsuOHHKYK15;article;2017-05-18;"A CMOS PWM Transceiver Using Self-Referenced Edge Detection.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2321393";0
journals/tvlsi/BaegC05;article;2017-05-18;"Analytical test buffer design for differential signaling I/O buffers by error syndrome analysis.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842899";0
journals/tvlsi/ErdoganO10;article;2017-05-18;"Detailed Characterization of Transceiver Parameters Through Loop-Back-Based BiST.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017542";0
journals/tvlsi/MuS99;article;2017-05-18;"A layout-based schematic method for very high-speed CMOS cell design.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748214";0
journals/tvlsi/HsiehHC11;article;2017-05-18;"A 1-V, 16.9 ppm/ $^{\circ}$ C, 250 nA Switched-Capacitor CMOS Voltage Reference.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2038061";0
journals/tvlsi/WangXZW16;article;2017-08-09;"A Mixed-Decimation MDF Architecture for Radix-2";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2402207";0
journals/tvlsi/SridharaBS08;article;2017-05-18;"Joint Equalization and Coding for On-Chip Bus Communication.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.915484";0
journals/tvlsi/EbrahimiN13;article;2017-05-18;"A Colpitts CMOS Quadrature VCO Using Direct Connection of Substrates for Coupling.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2188310";0
journals/tvlsi/AlippiFPSS98;article;2017-06-09;"Testability analysis and behavioral testing of the Hopfield neural paradigm.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.711323";0
journals/tvlsi/FengZL11;article;2017-05-18;"Parallel On-Chip Power Distribution Network Analysis on Multi-Core-Multi-GPU Platforms.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2059718";0
journals/tvlsi/BellasHPS00;article;2017-06-14;"Architectural and compiler techniques for energy reduction in high-performance microprocessors.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845897";0
journals/tvlsi/MrugalskiRSTW17;article;2017-07-26;"Trimodal Scan-Based Test Paradigm.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2608984";0
journals/tvlsi/SkliarovaF04;article;2005-02-08;"A software/reconfigurable hardware SAT solver.";"";"2004";"IEEE Trans. VLSI Syst.";"";0
journals/tvlsi/WangLHCHCH05;article;2017-05-18;"A multiparameter implantable microstimulator SOC.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.862719";0
journals/tvlsi/CiprutF17;article;2017-07-27;"Modeling Size Limitations of Resistive Crossbar Array With Cell Selectors.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2570120";0
journals/tvlsi/ChakrabartiW94;article;2017-05-18;"Novel sorting network-based architectures for rank order filters.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.335027";0
journals/tvlsi/SunBLWZ14;article;2017-05-18;"STT-RAM Cache Hierarchy With Multiretention MTJ Designs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2267754";0
journals/tvlsi/WongBR14;article;2017-05-18;"Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2284281";0
journals/tvlsi/GargJKC09;article;2017-05-18;"Circuit-Level Design Approaches for Radiation-Hard Digital Electronics.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2006795";0
journals/tvlsi/CausaprunoUVGZ15;article;2017-06-09;"Protein Alignment Systolic Array Throughput Optimization.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2302015";0
journals/tvlsi/ShrivastavaEDN06;article;2017-05-18;"Retargetable pipeline hazard detection for partially bypassed processors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878468";0
journals/tvlsi/LinCCH11;article;2017-06-14;"A Synchronous 50% Duty-Cycle Clock Generator in 0.35- μ m CMOS.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2037910";0
journals/tvlsi/KimM16;article;2017-05-18;"Partitioning Methods for Interface Circuit of Heterogeneous 3-D-ICs Under Process Variation.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2477779";0
journals/tvlsi/ZhangC13;article;2017-05-18;"RegularRoute: An Efficient Detailed Router Applying Regular Routing Patterns.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2214491";0
journals/tvlsi/BenkridB09;article;2017-05-18;"Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2016715";0
journals/tvlsi/MahalingamR10;article;2017-05-18;"Timing-Based Placement Considering Uncertainty Due to Process Variations.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017540";0
journals/tvlsi/MostafaAE12;article;2017-06-09;"On-Chip Process Variations Compensation Using an Analog Adaptive Body Bias (A-ABB).";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2107583";0
journals/tvlsi/LeeC09;article;2017-05-18;"Fast Flip-Chip Pin-Out Designation Respin for Package-Board Codesign.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017795";0
journals/tvlsi/MaheshwariB04;article;2017-05-18;"Differential current-sensing for on-chip interconnects.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.837987";0
journals/tvlsi/XieWL06;article;2017-05-18;"Code Compression for Embedded VLIW Processors Using Variable-to-Fixed Coding.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.876105";0
journals/tvlsi/ChoiCV08;article;2017-05-18;"New Non-Volatile Memory Structures for FPGA Architectures.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000461";0
journals/tvlsi/ChakrabortyAB00;article;2017-05-18;"Path delay fault simulation of sequential circuits.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.831443";0
journals/tvlsi/ShenYH16;article;2017-05-18;"Algorithm and Architecture of Configurable Joint Detection and Decoding for MIMO Wireless Communications With Convolutional Codes.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2419234";0
journals/tvlsi/RakhmatovVW03;article;2017-05-18;"A model for battery lifetime analysis for organizing applications on a pocket computer.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.819320";0
journals/tvlsi/LeeKJK16;article;2017-05-18;"Hybrid L2 NUCA Design and Management Considering Data Access Latency, Energy Efficiency, and Storage Lifetime.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2540069";0
journals/tvlsi/WiltonRV99;article;2017-05-18;"The memory/logic interface in FPGAs with large embedded memory arrays.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748203";0
journals/tvlsi/KuoL93;article;2017-05-18;"Design and analysis of defect tolerant hierarchical sorting networks.";"";"1993";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.238413";0
journals/tvlsi/AbdollahiFP07;article;2017-05-18;"A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.891093";0
journals/tvlsi/VermaM06;article;2017-05-18;"Overlay techniques for scratchpad memories in low power embedded processors.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878469";0
journals/tvlsi/KimKL17;article;2017-09-21;"Write-Amount-Aware Management Policies for STT-RAM Caches.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2620168";0
journals/tvlsi/DasO14;article;2017-05-18;"Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2296033";0
journals/tvlsi/ZhangF06;article;2017-05-18;"Crosstalk modeling for coupled RLC interconnects with application to shield insertion.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878223";0
journals/tvlsi/KnezevicNR16;article;2017-07-27;"Low-Latency ECDSA Signature Verification - A Road Toward Safer Traffic.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2557965";0
journals/tvlsi/KwonKPK16;article;2017-05-18;"A 0.4-mW, 4.7-ps Resolution Single-Loop ΔΣ TDC Using a Half-Delay Time Integrator.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2438851";0
journals/tvlsi/EjniouiR03a;article;2017-05-18;"Routing on field-programmable switch matrices.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810778";0
journals/tvlsi/EdwardsT06;article;2017-05-18;"SHIM: a deterministic model for heterogeneous embedded systems.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878473";0
journals/tvlsi/ManzakC02;article;2017-05-18;"A low power scheduling scheme with resources operating at multiple voltages.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.988725";0
journals/tvlsi/NicolaidisAB95;article;2017-05-18;"Testing complex couplings in multiport memories.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.365454";0
journals/tvlsi/GalaVRK17;article;2017-09-21;"Approximate Error Detection With Stochastic Checkers.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2684816";0
journals/tvlsi/BeniniMMP02a;article;2017-05-18;"Minimizing memory access energy in embedded systems by selective instruction compression.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801615";0
journals/tvlsi/Christie00;article;2017-05-18;"Rent exponent prediction methods.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902262";0
journals/tvlsi/VezyrtzisTN15;article;2017-05-18;"Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2359371";0
journals/tvlsi/DigeleLK97;article;2017-05-18;"Fully coupled dynamic electro-thermal simulation.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.609867";0
journals/tvlsi/SchmidtCKTN02;article;2017-05-18;"Memory power models for multilevel power estimation and optimization.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994987";0
journals/tvlsi/ShinPSS12;article;2017-05-18;"HLS-dv: A High-Level Synthesis Framework for Dual-Vdd Architectures.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2122310";0
journals/tvlsi/YeLL07;article;2017-07-28;"Fast Variational Interconnect Delay and Slew Computation Using Quadratic Models.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900738";0
journals/tvlsi/RossiMPPCG14;article;2017-09-16;"Multicore Signal Processing Platform With Heterogeneous Configurable Hardware Accelerators.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2280295";0
journals/tvlsi/CaoYHS05;article;2017-05-18;"Switch-factor based loop RLC modeling for efficient timing analysis.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.857175";0
journals/tvlsi/WangLW01;article;2017-05-18;"An on-chip march pattern generator for testing embedded memory cores.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.953506";0
journals/tvlsi/AliotoPP04;article;2017-05-18;"Evaluation of energy consumption in RC ladder circuits driven by a ramp input.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.832928";0
journals/tvlsi/ShimHS13;article;2017-05-18;"Dual-Level Adaptive Supply Voltage System for Variation Resilience.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2203326";0
journals/tvlsi/MezhibaF04a;article;2017-05-18;"Impedance characteristics of power distribution grids in nanoscale integrated circuits.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.836304";0
journals/tvlsi/Pomeranz12b;article;2017-05-18;"Generation of Mixed Test Sets for Transition Faults.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2161786";0
journals/tvlsi/SleimanARRI10;article;2017-05-18;"Optimal Sigma Delta Modulator Architectures for Fractional- N Frequency Synthesis.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009058";0
journals/tvlsi/ShiB06;article;2017-05-18;"An Efficient Digital VLSI Implementation of Gaussian Mixture Models-Based Classifier.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.884048";0
journals/tvlsi/Lee03;article;2017-05-18;"High-speed VLSI architecture for parallel Reed-Solomon decoder.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810782";0
journals/tvlsi/LiLSZXH14;article;2017-06-09;"Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2278295";0
journals/tvlsi/HasanNN12;article;2017-05-18;"Toeplitz Matrix Approach for Binary Field Multiplication Using Quadrinomials.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2106524";0
journals/tvlsi/Aguirre-HernandezA11;article;2017-05-18;"CMOS Full-Adders for Energy-Efficient Arithmetic Applications.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2038166";0
journals/tvlsi/TurkingtonCMC08;article;2017-05-18;"Outer Loop Pipelining for Application Specific Datapaths in FPGAs.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001744";0
journals/tvlsi/LitvinM05;article;2017-05-18;"Self-reset logic for fast arithmetic applications.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842921";0
journals/tvlsi/Yang10;article;2017-05-18;"Parallel Interleavers Through Optimized Memory Address Remapping.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2019076";0
journals/tvlsi/KimSSS12;article;2017-05-18;"Maximizing Frequency and Yield of Power-Constrained Designs Using Programmable Power-Gating.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2163533";0
journals/tvlsi/QiuMM15;article;2017-05-18;"Three-Dimensional Chips Can Be Cool: Thermal Study of VeSFET-Based 3-D Chips.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2325551";0
journals/tvlsi/SahuSMC14;article;2017-05-18;"Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2240708";0
journals/tvlsi/ElgamelKB05;article;2017-05-18;"Efficient shield insertion for inductive noise reduction in nanometer technologies.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.842882";0
journals/tvlsi/WangHC11;article;2017-05-18;"An Enhanced Canary-Based System With BIST for SRAM Standby Power Reduction.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2042184";0
journals/tvlsi/WuytackDCM98;article;2017-05-18;"Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings.";"";"1998";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.736124";0
journals/tvlsi/ShannonC07;article;2017-05-18;"SIMPPL: An Adaptable SoC Framework Using a Programmable Controller IP Interface to Facilitate Design Reuse.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893645";0
journals/tvlsi/LaoP15;article;2017-05-18;"Obfuscating DSP Circuits via High-Level Transformations.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2323976";0
journals/tvlsi/KimM17;article;2017-09-21;"An ECC-Assisted Postpackage Repair Methodology in Main Memory Systems.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2671790";0
journals/tvlsi/ErbP12;article;2017-05-18;"Design Specification for BER Analysis Methods Using Built-In Jitter Measurements.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2163325";0
journals/tvlsi/YehK00;article;2017-05-18;"Cell-based layout techniques supporting gate-level voltage scaling for low power.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.894169";0
journals/tvlsi/KermaniAA15;article;2017-05-18;"Reliable and Error Detection Architectures of Pomaranch for False-Alarm-Sensitive Cryptographic Applications.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2382715";0
journals/tvlsi/MohammadHE13;article;2017-06-14;"Robust Hybrid Memristor-CMOS Memory: Modeling and Design.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2227519";0
journals/tvlsi/MiyakeSKM16;article;2017-09-16;"Temperature and Voltage Measurement for Field Test Using an Aging-Tolerant Monitor.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2540654";0
journals/tvlsi/SavidisVF15;article;2017-05-18;"Experimental Analysis of Thermal Coupling in 3-D Integrated Circuits.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2357441";0
journals/tvlsi/AbdelfattahB16;article;2017-06-09;"Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2397005";0
journals/tvlsi/BakosE08;article;2017-05-18;"A Special-Purpose Architecture for Solving the Breakpoint Median Problem.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2001298";0
journals/tvlsi/FusellaC17;article;2017-07-27;"H";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2581486";0
journals/tvlsi/DavoodiS08;article;2017-05-18;"Variability Driven Gate Sizing for Binning Yield Optimization.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000252";0
journals/tvlsi/DoKYL11;article;2017-05-18;"Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2033110";0
journals/tvlsi/DanckaertMCMG99;article;2017-05-18;"Strategy for power-efficient design of parallel systems.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.766753";0
journals/tvlsi/GrossKG07;article;2017-06-09;"Architecture and Implementation of an Interpolation Processor for Soft-Decision Reed-Solomon Decoding.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893609";0
journals/tvlsi/Wang07a;article;2017-05-18;"A BIST TPG for Low Power Dissipation and High Fault Coverage.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.899234";0
journals/tvlsi/LuBM02;article;2017-05-18;"Power-aware operating systems for interactive systems.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.994989";0
journals/tvlsi/ShiDZXWS16;article;2017-07-27;"Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2393299";0
journals/tvlsi/KimV11;article;2017-05-18;"A System-On-Chip Bus Architecture for Thwarting Integrated Circuit Trojan Horses.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2060375";0
journals/tvlsi/ChenL08;article;2017-05-18;"Diagnosis Framework for Locating Failed Segments of Path Delay Faults.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000367";0
journals/tvlsi/ClementeRGM11;article;2017-06-09;"A Hardware Implementation of a Run-Time Scheduler for Reconfigurable Systems.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2050158";0
journals/tvlsi/HuXZTS13;article;2017-09-16;"Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2202700";0
journals/tvlsi/CaoHC07;article;2017-05-18;"Wire Sizing and Spacing for Lithographic Printability and Timing Optimization.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.909807";0
journals/tvlsi/KimKKPPK12;article;2017-05-18;"Homogeneous Stream Processors With Embedded Special Function Units for High-Utilization Programmable Shaders.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2161499";0
journals/tvlsi/MohantyRN05;article;2017-05-18;"A VLSI architecture for watermarking in a secure still digital camera (S/sup 2/DC) design.";"";"2005";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2005.850095";1
journals/tvlsi/WangC03;article;2017-05-18;"Thermal-ADI - a linear-time chip-level dynamic thermal-simulation algorithm based on alternating-direction-implicit (ADI) method.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812372";0
journals/tvlsi/PimentelBB17;article;2017-07-27;"Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2580142";0
journals/tvlsi/NaeimiD09;article;2017-05-18;"Fault Secure Encoder and Decoder for NanoMemory Applications.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009217";0
journals/tvlsi/XiaoASCSN16;article;2017-06-09;"A Saliency-Driven LCD Power Management System.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2520392";0
journals/tvlsi/SinghN07a;article;2017-05-18;"The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902205";0
journals/tvlsi/KaoL10;article;2017-05-18;"A Memory-Efficient and Highly Parallel Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2017122";0
journals/tvlsi/ChangASCYL17;article;2017-09-21;"Impact and Design Guideline of Monolithic 3-D IC at the 7-nm Technology Node.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2686426";0
journals/tvlsi/ChattopadhyayASP00;article;2017-05-18;"Highly regular, modular, and cascadable design of cellular automata-based pattern classifier.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.902267";0
journals/tvlsi/XuVJ11;article;2017-05-18;"Dynamic Characteristics of Power Gating During Mode Transition.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2033699";0
journals/tvlsi/Meher16;article;2017-05-18;"On Efficient Retiming of Fixed-Point Circuits.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2453324";0
journals/tvlsi/RichelliCMCK09;article;2017-06-09;"Charge Pump Architectures Based on Dynamic Gate Control of the Pass-Transistors.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2008832";0
journals/tvlsi/ZangenehJ14;article;2017-05-18;"Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2277715";0
journals/tvlsi/CheahMBK17;article;2017-07-26;"A 100-mA, 99.11% Current Efficiency, 2-mV";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2596708";0
journals/tvlsi/JiangLWW15;article;2017-05-18;"A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2318374";0
journals/tvlsi/MukherjeeM03;article;2017-05-18;"Wave steering to integrate logic and physical syntheses.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.811100";0
journals/tvlsi/KhanSH16;article;2017-05-18;"Power-Efficient Workload Balancing for Video Applications.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2504415";0
journals/tvlsi/WangHLWY08;article;2017-06-09;"Two-Phase Fine-Grain Sleep Transistor Insertion Technique in Leakage Critical Circuits.";"";"2008";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2000523";0
journals/tvlsi/GuoPZC07;article;2017-05-18;"Energy/Area/Delay Tradeoffs in the Physical Design of On-Chip Segmented Bus Architecture.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.900758";0
journals/tvlsi/SchaumontVBM97;article;2017-05-18;"Synthesis of pipelined DSP accelerators with dynamic scheduling.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.555987";0
journals/tvlsi/YouGKCGM07;article;2017-05-18;"A 12-Gb/s DEMUX Implemented With SiGe High-Speed FPGA Circuits.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.902208";0
journals/tvlsi/RahimiD06;article;2017-05-18;"Design and Application of Adaptive Delay Sequential Elements.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.887831";0
journals/tvlsi/SaeedSA13;article;2017-05-18;"Predictive Techniques for Projecting Test Data Volume Compression.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2217359";0
journals/tvlsi/Hasan10;article;2017-05-18;"Analysis and Design of a Multistage CMOS Band-Pass Low-Noise Preamplifier for Ultrawideband RF Receiver.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2014166";0
journals/tvlsi/0001CWUM16;article;2017-05-18;"Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2442258";0
journals/tvlsi/LuHYL17;article;2017-09-16;"Going Cooler With Timing-Constrained TeSHoP: A Temperature Sensing-Based Hotspot-Driven Placement Technique for FPGAs.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2707120";0
journals/tvlsi/GopalakrishnanKB99;article;2017-05-18;"Peephole optimization of asynchronous macromodule networks.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748198";0
journals/tvlsi/PengPML03;article;2017-05-18;"Address-free memory access based on program syntax correlation of loads and stores.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812315";0
journals/tvlsi/ChandramouliBS96;article;2017-05-18;"Self-Timed Design in GaAs - Case Study of a High-Speed, Parallel Multiplier.";"";"1996";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.1996.486090";0
journals/tvlsi/AlamH16;article;2017-05-18;"A VLSI Circuit Emulation of Chemical Synaptic Transmission Dynamics and Postsynaptic DNA Transcription.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2416350";0
journals/tvlsi/ZyubanK99;article;2017-05-18;"Application of STD to latch-power estimation.";"";"1999";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.748206";0
journals/tvlsi/BhardwajMC01;article;2017-05-18;"Quantifying and enhancing power awareness of VLSI systems.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.974890";0
journals/tvlsi/JerrayaG97;article;2017-05-18;"Guest Editorial Introduction to the Special Issue on the Eighth IEEE International Symposium on System Synthesis.";"";"1997";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.1997.555986";0
journals/tvlsi/MacDonaldT06;article;2017-05-18;"Delay testing of partially depleted silicon-on-insulator (PD-SOI) circuits.";"";"2006";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2006.878209";0
journals/tvlsi/LuHSSL07;article;2017-07-28;"Interconnect Lifetime Prediction for Reliability-Aware Systems.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893578";0
journals/tvlsi/SamantaVH09;article;2017-05-18;"Clock Buffer Polarity Assignment for Power Noise Reduction.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2009187";0
journals/tvlsi/SafiMV11;article;2017-05-18;"Two-Stage, Pipelined Register Renaming.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2062545";0
journals/tvlsi/HossainVC03;article;2017-05-18;"Designing fast on-chip interconnects for deep submicrometer technologies.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810781";0
journals/tvlsi/ChongC14;article;2017-05-18;"A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator With Push-Pull Composite Power Transistor.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2290702";0
journals/tvlsi/AroraRRJ07;article;2017-05-18;"Architectural Support for Run-Time Validation of Program Data Properties.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.896913";0
journals/tvlsi/OrailogluK94;article;2017-05-18;"Coactive scheduling and checkpoint determination during high level synthesis of self-recovering microarchitectures.";"";"1994";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.311639";0
journals/tvlsi/ChakrabartyABBC17;article;2017-09-20;"Editorial.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2638578";0
journals/tvlsi/HwangKLCC15;article;2017-05-18;"A New Efficiency-Improvement Low-Ripple Charge-Pump Boost Converter Using Adaptive Slope Generator With Hysteresis Voltage Comparison Techniques.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2331315";0
journals/tvlsi/AcarO10;article;2017-05-18;"Low Cost MIMO Testing for RF Integrated Circuits.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2024018";0
journals/tvlsi/GalaBZVJ02;article;2017-05-18;"Inductance model and analysis methodology for high-speed on-chip interconnect.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.801619";0
journals/tvlsi/YangGLZ16;article;2017-05-18;"An Information Theory Perspective for the Binary STT-MRAM Cell Operation Channel.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2015.2436370";0
journals/tvlsi/ZhangC13a;article;2017-05-18;"Fast and Effective Placement Refinement for Routability.";"";"2013";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2012.2214408";0
journals/tvlsi/YuanLCY16;article;2017-05-22;"Defect- and Variation-Tolerant Logic Mapping in Nanocrossbar Using Bipartite Matching and Memetic Algorithm.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2530898";0
journals/tvlsi/DenicVCCW11;article;2017-06-09;"Information Theoretic Modeling and Analysis for Global Interconnects With Process Variations.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2033933";0
journals/tvlsi/ChandranPSBCK17;article;2017-09-21;"Managing Trace Summaries to Minimize Stalls During Postsilicon Validation.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2657604";0
journals/tvlsi/TsaiWH11;article;2017-05-18;"Through-Silicon Via Planning in 3-D Floorplanning.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2050012";0
journals/tvlsi/SantambrogioS11;article;2017-06-09;"A New Compact SD2 Positive Integer Triangular Array Division Circuit.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2009.2030573";0
journals/tvlsi/PamunuwaZT03;article;2017-05-18;"Maximizing throughput over parallel wire structures in the deep submicrometer regime.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.810800";0
journals/tvlsi/ShimCS17;article;2017-07-27;"Lithography Defect Probability and Its Application to Physical Design Optimization.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2572224";0
journals/tvlsi/LinYW15;article;2017-05-18;"A 2.5-Gb/s DLL-Based Burst-Mode Clock and Data Recovery Circuit With 4× Oversampling.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2316553";0
journals/tvlsi/ChantemHD11;article;2017-05-18;"Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2058873";0
journals/tvlsi/ChandraIJJNRMYAGW95;article;2017-05-18;"AVPGEN-A test generator for architecture verification.";"";"1995";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.386220";0
journals/tvlsi/LiangJ03;article;2017-05-18;"Mapping of generalized template matching onto reconfigurable computers.";"";"2003";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2003.812306";0
journals/tvlsi/OrtizK02;article;2017-05-18;"Compatible cell connections for multifamily dynamic logic gates.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043336";0
journals/tvlsi/ChiangWW12;article;2017-05-18;"A CMOS MEMS Audio Transducer Implemented by Silicon Condenser Microphone With Analog Front-End Circuits of Audio Codec.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2160746";0
journals/tvlsi/KagarisH07;article;2017-05-18;"A Methodology for Transistor-Efficient Supergate Design.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.895248";0
journals/tvlsi/YuanLTHCAX17;article;2017-10-11;"A Flexible Divide-and-Conquer MPSoC Architecture for MIMO Interference Cancellation.";"";"2017";"IEEE Trans. VLSI Syst.";"http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2728609";0
journals/tvlsi/ZhuG02;article;2017-05-18;"An ultra-fast instruction set simulator.";"";"2002";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2002.1043339";0
journals/tvlsi/Hashemian12;article;2017-05-18;"Application of Fixator-Norator Pairs in Designing Active Loads and Current Mirrors in Analog Integrated Circuits.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2172229";0
journals/tvlsi/Garcia-RedondoR17;article;2017-09-06;"Reconfigurable Writing Architecture for Reliable RRAM Operation in Wide Temperature Ranges.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2634083";0
journals/tvlsi/JiaoK12;article;2017-06-14;"Threshold Voltage Tuning for Faster Activation With Lower Noise in Tri-Mode MTCMOS Circuits.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2110663";0
journals/tvlsi/IslamG17;article;2017-07-26;"CMCS: Current-Mode Clock Synthesis.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2605580";0
journals/tvlsi/PomeranzR10a;article;2017-05-18;"Path Selection for Transition Path Delay Faults.";"";"2010";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2011913";0
journals/tvlsi/Olivieri01;article;2017-06-09;"Design of synchronous and asynchronous variable-latency pipelined multipliers.";"";"2001";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.924058";0
journals/tvlsi/ShoushunB07;article;2017-05-18;"Arbitrated Time-to-First Spike CMOS Image Sensor With On-Chip Histogram Equalization.";"";"2007";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2007.893624";0
journals/tvlsi/ChangL14;article;2017-05-18;"On Deadlock Problem of On-Chip Buses Supporting Out-of-Order Transactions.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2248765";0
journals/tvlsi/YeH0CHT14;article;2017-05-18;"Diagnose Failures Caused by Multiple Locations at a Time.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2256437";0
journals/tvlsi/LeeYP14;article;2017-05-18;"Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2263232";0
journals/tvlsi/MohammadatAHZ15;article;2017-09-16;"Resistive Open Faults Detectability Analysis and Implications for Testing Low Power Nanometric ICs.";"";"2015";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2014.2312357";0
journals/tvlsi/ParkK14;article;2017-05-18;"Built-In Binary Code Inversion Technique for On-Chip Flash Memory Sense Amplifier With Reduced Read Current Consumption.";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2265894";0
journals/tvlsi/TongNR00;article;2017-05-18;"Reducing power by optimizing the necessary precision/range of floating-point arithmetic.";"";"2000";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/92.845894";0
journals/tvlsi/KermaniALS14;article;2017-06-09;"Reliable Concurrent Error Detection Architectures for Extended Euclidean-Based Division Over GF(2";"";"2014";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2013.2260570";0
journals/tvlsi/HouZ17;article;2017-09-16;"Stopping-Time Management of Smart Sensing Nodes Based on Tradeoffs Between Accuracy and Power Consumption.";"";"2017";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2017.2712748";0
journals/tvlsi/FeiYZY12;article;2017-06-14;"Design Exploration of Hybrid CMOS and Memristor Circuit by New Modified Nodal Analysis.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2136443";0
journals/tvlsi/ChenZLC09;article;2017-05-18;"Finite-Point-Based Transistor Model: A New Approach to Fast Circuit Simulation.";"";"2009";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2008.2005061";0
journals/tvlsi/AyinalaBP12;article;2017-05-18;"Pipelined Parallel FFT Architectures via Folding Transformation.";"";"2012";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2011.2147338";0
journals/tvlsi/TapariaBV11;article;2017-05-18;"Power-Supply Noise Reduction Using Active Inductors in Mixed-Signal Systems.";"";"2011";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2010.2063043";0
journals/tvlsi/BlunnoL04;article;2017-05-18;"Designing an asynchronous microcontroller using Pipefitter.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.830924";1
journals/tvlsi/WangWXLMWYDW16;article;2017-05-18;"An Adaptive Process-Variation-Aware Technique for Power-Gating-Induced Power/Ground Noise Mitigation in MPSoC.";"";"2016";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2016.2552238";0
journals/tvlsi/ChelceaN04;article;2017-05-18;"Robust interfaces for mixed-timing systems.";"";"2004";"IEEE Trans. VLSI Syst.";"https://doi.org/10.1109/TVLSI.2004.831476";0
