Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Tue Jan 22 21:56:15 2019
| Host         : Dell-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mips_top_control_sets_placed.rpt
| Design       : mips_top
| Device       : xc7k325t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    19 |
| Minimum Number of register sites lost to control set restrictions |    68 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           28 |
| Yes          | No                    | No                     |              76 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------+----------------------------------+------------------+----------------+
|    Clock Signal   |                 Enable Signal                 |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------------------------+----------------------------------+------------------+----------------+
|  CLK_GEN/CLK_OUT4 | MIPS/MIPS_CORE/DATAPATH/n_0_inst_addr[31]_i_1 | rst_all                          |                3 |              4 |
|  CLK_GEN/CLK_OUT3 |                                               | VGA/O20                          |                3 |              4 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/n_0_data_count[3]_i_1         | rst_all                          |                2 |              4 |
|  CLK_GEN/CLK_OUT3 |                                               | VGA/O2                           |                2 |              5 |
|  CLK_GEN/CLK_OUT3 | BTN_SCAN/p_0_in                               |                                  |                2 |              5 |
|  CLK_GEN/CLK_OUT3 | VGA/O6                                        | VGA/O4                           |                4 |              6 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/n_0_data_count[5]_i_1         | rst_all                          |                3 |              6 |
|  CLK_GEN/CLK_OUT3 |                                               | VGA/O3                           |                5 |              9 |
|  CLK_GEN/CLK_OUT3 |                                               | VGA/n_0_h_count[9]_i_1           |                8 |             10 |
|  CLK_GEN/CLK_OUT3 | VGA/n_0_v_count[9]_i_1                        |                                  |                3 |             10 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/n_0_buff[64]_i_1              | DISPLAY/P2S_SEG/n_0_buff[63]_i_1 |                5 |             15 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/n_0_buff[16]_i_1              |                                  |                6 |             17 |
|  CLK_GEN/CLK_OUT4 | MIPS/MIPS_CORE/CONTROLLER/cpu_en              | rst_all                          |               16 |             28 |
|  CLK_GEN/CLK_OUT3 |                                               | rst_all                          |               10 |             28 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/n_0_buff[64]_i_1              |                                  |               14 |             44 |
|  CLK_GEN/CLK_OUT3 | VGA/O67                                       |                                  |                6 |             48 |
|  CLK_GEN/CLK_OUT4 |                                               |                                  |               26 |             50 |
|  CLK_GEN/CLK_OUT3 |                                               |                                  |               29 |             55 |
|  CLK_GEN/CLK_OUT4 | MIPS/MIPS_CORE/DATAPATH/REGFILE/p_0_in__0     |                                  |               18 |            144 |
+-------------------+-----------------------------------------------+----------------------------------+------------------+----------------+


