`timescale 1ns/1ps
module tb;

  reg clk, reset;
  reg [3:0] a, b;
  wire [7:0] result;

  pipeline_cpu uut (.clk(clk), .reset(reset), .a(a), .b(b), .result(result));

  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, tb);
    
    clk = 0; reset = 1; a = 0; b = 0;
    #5 reset = 0;

    #10 a = 4; b = 3;
    #10 a = 5; b = 2;
    #10 a = 1; b = 7;

    #50 $finish;
  end

  always #5 clk = ~clk;

endmodule
