//
// File created by:  ncxlmode
// Do not modify this file
//
/home/grads/a/amiya_1/ECEN714/lab_01/cadence/8bit_pipelined_adder_run1/testfixture.template
/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/Dlatch/behavioral/verilog.v
/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/inv/functional/verilog.v
/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/xor2/functional/verilog.v
/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/nand2/functional/verilog.v
/home/grads/a/amiya_1/ECEN714/lab_01/cadence/8bit_pipelined_adder_run1/ihnl/cds0/netlist
/home/grads/a/amiya_1/ECEN714/lab_01/cadence/8bit_pipelined_adder_run1/ihnl/cds1/netlist
/home/grads/a/amiya_1/ECEN714/lab_01/cadence/8bit_pipelined_adder_run1/ihnl/cds2/netlist
/home/grads/a/amiya_1/ECEN714/lab_01/cadence/8bit_pipelined_adder_run1/ihnl/cds3/netlist
/home/grads/a/amiya_1/ECEN714/lab_01/cadence/8bit_pipelined_adder_run1/ihnl/cds4/netlist
