#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x289d7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x289d980 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x2887ff0 .functor NOT 1, L_0x28cfde0, C4<0>, C4<0>, C4<0>;
L_0x28cfb40 .functor XOR 4, L_0x28cfa00, L_0x28cfaa0, C4<0000>, C4<0000>;
L_0x28cfcd0 .functor XOR 4, L_0x28cfb40, L_0x28cfc00, C4<0000>, C4<0000>;
v0x28ccc30_0 .net *"_ivl_10", 3 0, L_0x28cfc00;  1 drivers
v0x28ccd30_0 .net *"_ivl_12", 3 0, L_0x28cfcd0;  1 drivers
v0x28cce10_0 .net *"_ivl_2", 3 0, L_0x28cf960;  1 drivers
v0x28cced0_0 .net *"_ivl_4", 3 0, L_0x28cfa00;  1 drivers
v0x28ccfb0_0 .net *"_ivl_6", 3 0, L_0x28cfaa0;  1 drivers
v0x28cd0e0_0 .net *"_ivl_8", 3 0, L_0x28cfb40;  1 drivers
v0x28cd1c0_0 .net "c", 0 0, v0x28ca7c0_0;  1 drivers
v0x28cd260_0 .var "clk", 0 0;
v0x28cd300_0 .net "d", 0 0, v0x28ca900_0;  1 drivers
v0x28cd3a0_0 .net "mux_in_dut", 3 0, L_0x28cf3c0;  1 drivers
v0x28cd440_0 .net "mux_in_ref", 3 0, L_0x28cdc30;  1 drivers
v0x28cd4e0_0 .var/2u "stats1", 159 0;
v0x28cd5a0_0 .var/2u "strobe", 0 0;
v0x28cd660_0 .net "tb_match", 0 0, L_0x28cfde0;  1 drivers
v0x28cd720_0 .net "tb_mismatch", 0 0, L_0x2887ff0;  1 drivers
v0x28cd7e0_0 .net "wavedrom_enable", 0 0, v0x28ca9a0_0;  1 drivers
v0x28cd8b0_0 .net "wavedrom_title", 511 0, v0x28caa40_0;  1 drivers
L_0x28cf960 .concat [ 4 0 0 0], L_0x28cdc30;
L_0x28cfa00 .concat [ 4 0 0 0], L_0x28cdc30;
L_0x28cfaa0 .concat [ 4 0 0 0], L_0x28cf3c0;
L_0x28cfc00 .concat [ 4 0 0 0], L_0x28cdc30;
L_0x28cfde0 .cmp/eeq 4, L_0x28cf960, L_0x28cfcd0;
S_0x289db10 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x289d980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x28882f0 .functor OR 1, v0x28ca7c0_0, v0x28ca900_0, C4<0>, C4<0>;
L_0x2888630 .functor NOT 1, v0x28ca900_0, C4<0>, C4<0>, C4<0>;
L_0x289e280 .functor AND 1, v0x28ca7c0_0, v0x28ca900_0, C4<1>, C4<1>;
v0x28a71a0_0 .net *"_ivl_10", 0 0, L_0x2888630;  1 drivers
v0x28a7240_0 .net *"_ivl_15", 0 0, L_0x289e280;  1 drivers
v0x2887db0_0 .net *"_ivl_2", 0 0, L_0x28882f0;  1 drivers
L_0x7f374907a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28880c0_0 .net/2s *"_ivl_6", 0 0, L_0x7f374907a018;  1 drivers
v0x2888400_0 .net "c", 0 0, v0x28ca7c0_0;  alias, 1 drivers
v0x2888740_0 .net "d", 0 0, v0x28ca900_0;  alias, 1 drivers
v0x28c9e70_0 .net "mux_in", 3 0, L_0x28cdc30;  alias, 1 drivers
L_0x28cdc30 .concat8 [ 1 1 1 1], L_0x28882f0, L_0x7f374907a018, L_0x2888630, L_0x289e280;
S_0x28c9fd0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x289d980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x28ca7c0_0 .var "c", 0 0;
v0x28ca860_0 .net "clk", 0 0, v0x28cd260_0;  1 drivers
v0x28ca900_0 .var "d", 0 0;
v0x28ca9a0_0 .var "wavedrom_enable", 0 0;
v0x28caa40_0 .var "wavedrom_title", 511 0;
E_0x2897cc0/0 .event negedge, v0x28ca860_0;
E_0x2897cc0/1 .event posedge, v0x28ca860_0;
E_0x2897cc0 .event/or E_0x2897cc0/0, E_0x2897cc0/1;
E_0x2897f30 .event negedge, v0x28ca860_0;
E_0x2898340 .event posedge, v0x28ca860_0;
S_0x28ca2c0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x28c9fd0;
 .timescale -12 -12;
v0x28ca4c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28ca5c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x28c9fd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28cabf0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x289d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x28a6fa0 .functor NOT 1, L_0x28cde60, C4<0>, C4<0>, C4<0>;
L_0x28ce040 .functor NOT 1, L_0x28cdfa0, C4<0>, C4<0>, C4<0>;
L_0x28ce100 .functor AND 1, L_0x28a6fa0, L_0x28ce040, C4<1>, C4<1>;
L_0x28ce410 .functor AND 1, L_0x28ce210, L_0x28ce370, C4<1>, C4<1>;
L_0x28ce500 .functor OR 1, L_0x28ce100, L_0x28ce410, C4<0>, C4<0>;
L_0x28ce6f0 .functor NOT 1, L_0x28ce610, C4<0>, C4<0>, C4<0>;
L_0x28ce890 .functor AND 1, L_0x28ce6f0, L_0x28ce7f0, C4<1>, C4<1>;
L_0x28cec40 .functor NOT 1, L_0x28ceba0, C4<0>, C4<0>, C4<0>;
L_0x28ced50 .functor AND 1, L_0x28ce9a0, L_0x28cec40, C4<1>, C4<1>;
L_0x28cee60 .functor OR 1, L_0x28ce890, L_0x28ced50, C4<0>, C4<0>;
L_0x28cefd0 .functor AND 1, L_0x28ce500, L_0x28cee60, C4<1>, C4<1>;
L_0x28cf090 .functor NOT 1, L_0x28ce500, C4<0>, C4<0>, C4<0>;
L_0x28cf170 .functor AND 1, L_0x28cf090, L_0x28cee60, C4<1>, C4<1>;
L_0x28cf230 .functor OR 1, L_0x28cefd0, L_0x28cf170, C4<0>, C4<0>;
L_0x28cf100 .functor NOT 1, L_0x28cee60, C4<0>, C4<0>, C4<0>;
L_0x28cf600 .functor AND 1, L_0x28ce500, L_0x28cf100, C4<1>, C4<1>;
L_0x28cf790 .functor AND 1, L_0x28ce500, L_0x28cee60, C4<1>, C4<1>;
L_0x28cf800 .functor OR 1, L_0x28cf600, L_0x28cf790, C4<0>, C4<0>;
v0x28cadd0_0 .net *"_ivl_10", 0 0, L_0x28ce100;  1 drivers
v0x28caed0_0 .net *"_ivl_13", 0 0, L_0x28ce210;  1 drivers
v0x28cafb0_0 .net *"_ivl_15", 0 0, L_0x28ce370;  1 drivers
v0x28cb070_0 .net *"_ivl_16", 0 0, L_0x28ce410;  1 drivers
v0x28cb150_0 .net *"_ivl_21", 0 0, L_0x28ce610;  1 drivers
v0x28cb280_0 .net *"_ivl_22", 0 0, L_0x28ce6f0;  1 drivers
v0x28cb360_0 .net *"_ivl_25", 0 0, L_0x28ce7f0;  1 drivers
v0x28cb440_0 .net *"_ivl_26", 0 0, L_0x28ce890;  1 drivers
v0x28cb520_0 .net *"_ivl_29", 0 0, L_0x28ce9a0;  1 drivers
v0x28cb600_0 .net *"_ivl_3", 0 0, L_0x28cde60;  1 drivers
v0x28cb6e0_0 .net *"_ivl_31", 0 0, L_0x28ceba0;  1 drivers
v0x28cb7c0_0 .net *"_ivl_32", 0 0, L_0x28cec40;  1 drivers
v0x28cb8a0_0 .net *"_ivl_34", 0 0, L_0x28ced50;  1 drivers
v0x28cb980_0 .net *"_ivl_4", 0 0, L_0x28a6fa0;  1 drivers
L_0x7f374907a060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28cba60_0 .net/2s *"_ivl_40", 0 0, L_0x7f374907a060;  1 drivers
L_0x7f374907a0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28cbb40_0 .net/2s *"_ivl_44", 0 0, L_0x7f374907a0a8;  1 drivers
v0x28cbc20_0 .net *"_ivl_48", 0 0, L_0x28cefd0;  1 drivers
v0x28cbd00_0 .net *"_ivl_50", 0 0, L_0x28cf090;  1 drivers
v0x28cbde0_0 .net *"_ivl_52", 0 0, L_0x28cf170;  1 drivers
v0x28cbec0_0 .net *"_ivl_54", 0 0, L_0x28cf230;  1 drivers
v0x28cbfa0_0 .net *"_ivl_59", 0 0, L_0x28cf100;  1 drivers
v0x28cc080_0 .net *"_ivl_61", 0 0, L_0x28cf600;  1 drivers
v0x28cc160_0 .net *"_ivl_63", 0 0, L_0x28cf790;  1 drivers
v0x28cc240_0 .net *"_ivl_65", 0 0, L_0x28cf800;  1 drivers
v0x28cc320_0 .net *"_ivl_7", 0 0, L_0x28cdfa0;  1 drivers
v0x28cc400_0 .net *"_ivl_8", 0 0, L_0x28ce040;  1 drivers
v0x28cc4e0_0 .net "a", 0 0, L_0x28ce500;  1 drivers
v0x28cc5a0_0 .net "b", 0 0, L_0x28cee60;  1 drivers
v0x28cc660_0 .net "c", 0 0, v0x28ca7c0_0;  alias, 1 drivers
v0x28cc700_0 .net "cd", 1 0, L_0x28cdda0;  1 drivers
v0x28cc7e0_0 .net "d", 0 0, v0x28ca900_0;  alias, 1 drivers
v0x28cc8d0_0 .net "mux_in", 3 0, L_0x28cf3c0;  alias, 1 drivers
L_0x28cdda0 .concat [ 1 1 0 0], v0x28ca900_0, v0x28ca7c0_0;
L_0x28cde60 .part L_0x28cdda0, 1, 1;
L_0x28cdfa0 .part L_0x28cdda0, 0, 1;
L_0x28ce210 .part L_0x28cdda0, 1, 1;
L_0x28ce370 .part L_0x28cdda0, 0, 1;
L_0x28ce610 .part L_0x28cdda0, 1, 1;
L_0x28ce7f0 .part L_0x28cdda0, 0, 1;
L_0x28ce9a0 .part L_0x28cdda0, 1, 1;
L_0x28ceba0 .part L_0x28cdda0, 0, 1;
L_0x28cf3c0 .concat8 [ 1 1 1 1], L_0x7f374907a060, L_0x7f374907a0a8, L_0x28cf230, L_0x28cf800;
S_0x28cca30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x289d980;
 .timescale -12 -12;
E_0x28819f0 .event anyedge, v0x28cd5a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28cd5a0_0;
    %nor/r;
    %assign/vec4 v0x28cd5a0_0, 0;
    %wait E_0x28819f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28c9fd0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28ca900_0, 0;
    %assign/vec4 v0x28ca7c0_0, 0;
    %wait E_0x2897f30;
    %wait E_0x2898340;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28ca900_0, 0;
    %assign/vec4 v0x28ca7c0_0, 0;
    %wait E_0x2898340;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28ca900_0, 0;
    %assign/vec4 v0x28ca7c0_0, 0;
    %wait E_0x2898340;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28ca900_0, 0;
    %assign/vec4 v0x28ca7c0_0, 0;
    %wait E_0x2898340;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28ca900_0, 0;
    %assign/vec4 v0x28ca7c0_0, 0;
    %wait E_0x2897f30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28ca5c0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2897cc0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x28ca900_0, 0;
    %assign/vec4 v0x28ca7c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x289d980;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cd260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28cd5a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x289d980;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28cd260_0;
    %inv;
    %store/vec4 v0x28cd260_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x289d980;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28ca860_0, v0x28cd720_0, v0x28cd1c0_0, v0x28cd300_0, v0x28cd440_0, v0x28cd3a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x289d980;
T_7 ;
    %load/vec4 v0x28cd4e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28cd4e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28cd4e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28cd4e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28cd4e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28cd4e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28cd4e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x289d980;
T_8 ;
    %wait E_0x2897cc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28cd4e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cd4e0_0, 4, 32;
    %load/vec4 v0x28cd660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28cd4e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cd4e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28cd4e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cd4e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28cd440_0;
    %load/vec4 v0x28cd440_0;
    %load/vec4 v0x28cd3a0_0;
    %xor;
    %load/vec4 v0x28cd440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28cd4e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cd4e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28cd4e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28cd4e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2014_q3/iter0/response22/top_module.sv";
