$date
	Sat Sep 05 04:31:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! led2 $end
$var wire 4 " q [3:0] $end
$var wire 1 # led22 $end
$var wire 1 $ led21 $end
$var wire 1 % led20 $end
$var wire 1 & led1 $end
$var reg 1 ' A $end
$var reg 1 ( B $end
$var reg 1 ) clk $end
$var reg 4 * d [3:0] $end
$var reg 1 + push $end
$var reg 1 , reset $end
$var reg 1 - set $end
$scope module E1 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 & Y $end
$var wire 1 ) clk $end
$var wire 1 . d0 $end
$var wire 1 / d1 $end
$var wire 1 , reset $end
$var wire 1 0 q1 $end
$var wire 1 1 q0 $end
$scope module F0 $end
$var wire 1 ) clk $end
$var wire 1 . d $end
$var wire 1 , reset $end
$var reg 1 1 q $end
$upscope $end
$scope module F1 $end
$var wire 1 ) clk $end
$var wire 1 / d $end
$var wire 1 , reset $end
$var reg 1 0 q $end
$upscope $end
$upscope $end
$scope module E2 $end
$var wire 1 + A $end
$var wire 1 % Y0 $end
$var wire 1 $ Y1 $end
$var wire 1 # Y2 $end
$var wire 1 ) clk $end
$var wire 1 2 d0 $end
$var wire 1 3 d1 $end
$var wire 1 4 d2 $end
$var wire 1 , reset $end
$var wire 1 5 q2 $end
$var wire 1 6 q1 $end
$var wire 1 7 q0 $end
$scope module F0 $end
$var wire 1 ) clk $end
$var wire 1 2 d $end
$var wire 1 , reset $end
$var reg 1 7 q $end
$upscope $end
$scope module F1 $end
$var wire 1 ) clk $end
$var wire 1 3 d $end
$var wire 1 , reset $end
$var reg 1 6 q $end
$upscope $end
$scope module F2 $end
$var wire 1 ) clk $end
$var wire 1 4 d $end
$var wire 1 , reset $end
$var reg 1 5 q $end
$upscope $end
$upscope $end
$scope module F1 $end
$var wire 1 ) clk $end
$var wire 4 8 d [3:0] $end
$var wire 1 , reset $end
$var wire 1 - set $end
$var reg 4 9 q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 9
bx 8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
0-
x,
x+
bx *
0)
x(
x'
x&
x%
x$
x#
bx "
0!
$end
#1
b1111 "
b1111 9
1-
1)
#2
0)
#3
1)
#4
0)
0-
#5
1)
1-
#6
0)
0,
b1000 *
b1000 8
#7
1)
b110 *
b110 8
#8
0)
0-
b1 *
b1 8
#9
1)
1-
b1100 *
b1100 8
#10
0/
0&
12
0%
0$
07
06
0#
05
01
00
b0 "
b0 9
0)
1,
b11 *
b11 8
#11
x/
x$
x%
02
x1
x#
x5
x6
17
b1111 "
b1111 9
1)
0,
b111 *
b111 8
#12
0)
0-
b100 *
b100 8
#13
x&
12
07
x0
1)
1-
b1010 *
b1010 8
#14
0)
b1001 *
b1001 8
#15
0/
0&
0$
0%
00
01
0#
05
06
b0 "
b0 9
1)
1,
b1011 *
b1011 8
#16
0)
0-
0,
b111 *
b111 8
#17
1)
1-
1,
b1110 *
b1110 8
#18
0)
0,
b1011 *
b1011 8
#19
x/
x$
x%
02
x1
x#
x5
x6
17
b1111 "
b1111 9
1)
b11 *
b11 8
#20
0)
0-
b1011 *
b1011 8
#21
x&
12
07
x0
1)
1-
b1 *
b1 8
#22
0)
0/
0&
0.
0(
0'
#23
02
00
01
17
1)
#24
0)
0-
1(
#25
12
07
1)
1-
#26
0)
1.
0(
1'
#27
0.
02
11
17
1)
#28
0)
0-
1/
1(
#29
1&
12
07
01
10
1)
1-
#30
0)
0/
0&
0'
#31
02
00
17
1)
#32
0)
0-
0(
#33
12
07
1)
1-
#34
0)
1(
#35
02
17
1)
#36
0)
0-
1.
0(
1'
#37
0.
12
07
11
1)
1-
#38
0)
1/
1(
#39
1&
1/
02
10
01
17
1)
#40
0)
0-
0/
0&
0'
#41
14
13
12
0%
0$
07
06
0#
05
00
b0 "
b0 9
1)
1-
1,
0+
#42
0)
#43
02
17
16
1#
15
b1111 "
b1111 9
1)
0,
#44
0)
0-
#45
03
1%
12
07
1)
1-
#46
0)
#47
14
02
1$
17
06
1)
#48
0)
0-
#49
04
13
0%
12
07
1)
1-
#50
0)
#51
02
17
16
0#
05
1)
#52
0)
0-
#53
03
1%
12
07
1)
1-
#54
0)
#55
02
0$
17
06
1)
#56
0)
0-
#57
1$
12
16
07
1)
1-
13
1+
#58
0)
#59
14
03
0%
02
17
1)
#60
0)
0-
#61
12
1#
15
06
07
1)
1-
#62
0)
#63
13
1%
02
17
1)
#64
0)
0-
#65
14
0$
12
16
07
1)
1-
#66
0)
#67
03
04
0%
02
17
1)
#68
0)
0-
#69
12
0#
05
06
07
1)
1-
#70
0)
#71
13
1%
02
17
1)
#72
0)
0-
#73
1$
12
16
07
1)
1-
