Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: tri_mode_eth_mac_v5_5_example_design.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tri_mode_eth_mac_v5_5_example_design.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tri_mode_eth_mac_v5_5_example_design"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : tri_mode_eth_mac_v5_5_example_design
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : Rebuilt
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"src/ipcore_dir2" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_pselect_f.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_pselect_f>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_counter_f.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_counter_f>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_address_decoder.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_address_decoder>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_slave_attachment>.
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 214. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 215. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 216. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 217. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 218. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 219. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 220. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 221. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 222. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 223. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 224. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 225. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 226. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" Line 227. parameter declaration becomes local in tri_mode_eth_mac_v5_5_slave_attachment with formal parameter declaration list
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\sevensegtwo.v" into library work
Parsing module <sevensegtwo>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\error_digit_display.v" into library work
Parsing module <error_digit_display>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\common\tri_mode_eth_mac_v5_5_sync_block.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_sync_block>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_axi_lite_ipif.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_axi_lite_ipif>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\top_seven_segment_display.v" into library work
Parsing verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_pma_settings.v" included at line 1.
Parsing module <top_seven_segment_display>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\prbs7_40bit_Verify.v" into library work
Parsing verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_40bits.v" included at line 8.
WARNING:HDLCompiler:572 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_40bits.v" Line 12: Macro <zero> is redefined.
Parsing module <prbs7_40bit_Verify>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\prbs7_40bit_msb.v" into library work
Parsing module <prbs7_40bit_msb>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\prbs23_40bit_Verify.v" into library work
Parsing verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_40bits.v" included at line 7.
Parsing module <prbs23_40bit_Verify>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\prbs23_40bit_msb.v" into library work
Parsing module <prbs23_40bit_msb>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\inject_err_sync.v" into library work
Parsing module <inject_err_sync>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\HF_generator_40bits.v" into library work
Parsing verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_40bits.v" included at line 2.
Parsing module <HF_generator_40bits>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\gtx_117_625_15625_40_gt.v" into library work
Parsing module <GTX_117_625_15625_40_GT>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_sync_pulse.v" into library work
Parsing module <GTX_117_625_15625_40_sync_pulse>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_sync_block.v" into library work
Parsing module <GTX_117_625_15625_40_sync_block>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_clk_en_gen.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_clk_en_gen>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\statistics\tri_mode_eth_mac_v5_5_vector_decode.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_vector_decode>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\physical\tri_mode_eth_mac_v5_5_rgmii_v2_0_if.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_rgmii_v2_0_if>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_tx_client_fifo>.
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 145. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 146. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 147. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 148. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 149. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 150. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 151. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 152. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 153. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 154. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 155. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 156. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 157. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 158. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 159. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 165. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 166. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 167. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 168. parameter declaration becomes local in tri_mode_eth_mac_v5_5_tx_client_fifo with formal parameter declaration list
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_rx_client_fifo.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_rx_client_fifo>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\common\tri_mode_eth_mac_v5_5_reset_sync.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_reset_sync>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper>.
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.v" Line 111. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.v" Line 112. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper with formal parameter declaration list
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5.v" into library work
Parsing module <tri_mode_eth_mac_v5_5>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\usb_interface.v" into library work
Parsing module <usb_interface>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\user_interface_synchronizer.v" into library work
Parsing verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_40bits.v" included at line 8.
Parsing verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_pma_settings.v" included at line 9.
WARNING:HDLCompiler:572 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_pma_settings.v" Line 97: Macro <zero> is redefined.
Parsing module <user_interface_synchronizer>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\top_level_user_interface.v" into library work
Parsing verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_pma_settings.v" included at line 23.
Parsing module <top_level_user_interface>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\data_gen_checker_top_40bits.v" into library work
Parsing verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_40bits.v" included at line 21.
WARNING:HDLCompiler:572 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_40bits.v" Line 12: Macro <zero> is redefined.
Parsing module <data_gen_checker_top_40bits>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" into library work
Parsing module <GTX_117_625_15625_40_TX_STARTUP_FSM>.
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 131. parameter declaration becomes local in GTX_117_625_15625_40_TX_STARTUP_FSM with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 132. parameter declaration becomes local in GTX_117_625_15625_40_TX_STARTUP_FSM with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 133. parameter declaration becomes local in GTX_117_625_15625_40_TX_STARTUP_FSM with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 134. parameter declaration becomes local in GTX_117_625_15625_40_TX_STARTUP_FSM with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 136. parameter declaration becomes local in GTX_117_625_15625_40_TX_STARTUP_FSM with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 137. parameter declaration becomes local in GTX_117_625_15625_40_TX_STARTUP_FSM with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 138. parameter declaration becomes local in GTX_117_625_15625_40_TX_STARTUP_FSM with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 148. parameter declaration becomes local in GTX_117_625_15625_40_TX_STARTUP_FSM with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 165. parameter declaration becomes local in GTX_117_625_15625_40_TX_STARTUP_FSM with formal parameter declaration list
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_manual_phase_align.v" into library work
Parsing module <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN>.
WARNING:HDLCompiler:248 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_manual_phase_align.v" Line 131: Block identifier is required on this block
WARNING:HDLCompiler:248 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_manual_phase_align.v" Line 163: Block identifier is required on this block
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" into library work
Parsing module <GTX_117_625_15625_40_RX_STARTUP_FSM>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_auto_phase_align.v" into library work
Parsing module <GTX_117_625_15625_40_AUTO_PHASE_ALIGN>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\gtx_117_625_15625_40.v" into library work
Parsing module <GTX_117_625_15625_40>.
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\gtx_117_625_15625_40.v" Line 388. parameter declaration becomes local in GTX_117_625_15625_40 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\gtx_117_625_15625_40.v" Line 390. parameter declaration becomes local in GTX_117_625_15625_40 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\gtx_117_625_15625_40.v" Line 399. parameter declaration becomes local in GTX_117_625_15625_40 with formal parameter declaration list
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_block.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_block>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pipe.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_axi_pipe>.
WARNING:HDLCompiler:248 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pipe.v" Line 144: Block identifier is required on this block
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_axi_pat_gen>.
WARNING:HDLCompiler:248 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v" Line 199: Block identifier is required on this block
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v" Line 92. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_pat_gen with formal parameter declaration list
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_axi_pat_check>.
WARNING:HDLCompiler:248 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" Line 241: Block identifier is required on this block
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" Line 87. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_pat_check with formal parameter declaration list
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_mux.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_axi_mux>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_address_swap.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_address_swap>.
WARNING:HDLCompiler:248 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_address_swap.v" Line 273: Block identifier is required on this block
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" into library work
Parsing verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_pma_settings.v" included at line 31.
WARNING:HDLCompiler:572 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\/header_pma_settings.v" Line 97: Macro <zero> is redefined.
Parsing module <design_s2gx_top_level>.
WARNING:HDLCompiler:370 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 68: Empty port in module declaration
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" into library work
Parsing module <GTX_117_625_15625_40_init>.
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 324. parameter declaration becomes local in GTX_117_625_15625_40_init with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 327. parameter declaration becomes local in GTX_117_625_15625_40_init with formal parameter declaration list
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_gt_usrclk_source.v" into library work
Parsing module <GTX_117_625_15625_40_GT_USRCLK_SOURCE>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_fifo_block.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_fifo_block>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_basic_pat_gen.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_basic_pat_gen>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" into library work
Parsing module <clock_generator_new>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_axi_lite_sm>.
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 97. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 101. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 129. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 135. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 142. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 145. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 148. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 151. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 154. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 157. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 160. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 163. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 166. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 167. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 168. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 169. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 170. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 174. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 175. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 176. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 177. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 178. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 180. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 181. parameter declaration becomes local in tri_mode_eth_mac_v5_5_axi_lite_sm with formal parameter declaration list
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\vbertwithfifo.v" into library work
Parsing module <vbertwithfifo>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" into library work
Parsing module <GTX_117_625_15625_40_exdes>.
Parsing module <data_vio>.
Parsing module <icon>.
Parsing module <ila>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.
Analyzing Verilog file "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" into library work
Parsing module <tri_mode_eth_mac_v5_5_example_design>.
Parsing VHDL file "D:\xilinxtrain\TEMAC20140615\src\ipcore_dir2\cdreventfifo\example_design\cdreventfifo_exdes.vhd" into library work
Parsing entity <cdreventfifo_exdes>.
Parsing architecture <xilinx> of entity <cdreventfifo_exdes>.
Parsing VHDL file "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\errorlogger.vhd" into library work
Parsing entity <errorlogger>.
INFO:HDLCompiler:1676 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\errorlogger.vhd" Line 16. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\errorlogger.vhd" Line 17. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\errorlogger.vhd" Line 18. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\errorlogger.vhd" Line 19. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behave> of entity <errorlogger>.
Parsing VHDL file "D:\xilinxtrain\TEMAC20140615\ipcore_dir\fifo_vbertofmac\example_design\fifo_vbertofmac_exdes.vhd" into library work
Parsing entity <fifo_vbertofmac_exdes>.
Parsing architecture <xilinx> of entity <fifo_vbertofmac_exdes>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <tri_mode_eth_mac_v5_5_example_design>.

Elaborating module <clk_wiz_v3_6>.

Elaborating module <IBUFGDS>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=5,CLKFBOUT_MULT_F=32.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=20.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKIN1_PERIOD=6.4,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 129: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 131: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 132: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 133: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 134: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 135: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 136: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 137: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 138: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 139: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 140: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 152: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 153: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 159: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 162: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v" Line 163: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <clock_generator_new>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=5.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=8.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=10,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=5,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=8,CLKOUT3_PHASE=90.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_USE_FINE_PS="FALSE",CLKOUT4_DIVIDE=5,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_USE_FINE_PS="FALSE",CLKOUT5_DIVIDE=20,CLKOUT5_PHASE=0.0,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_USE_FINE_PS="FALSE",CLKIN1_PERIOD=5.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 155: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 157: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 159: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 161: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 163: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 165: Assignment to clkout5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 166: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 178: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 179: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 185: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 188: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v" Line 189: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <tri_mode_eth_mac_v5_5_reset_sync>.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" Line 509: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <tri_mode_eth_mac_v5_5_sync_block>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <tri_mode_eth_mac_v5_5_axi_lite_sm(MAC_BASE_ADDR=32'b0)>.
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 264. $display ** Note: Setting MDC Frequency to 2.5MHZ....
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 275. $display ** Note: Programming MAC speed
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 287. $display ** Note: Checking for PHY
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 305. $display ** Note: Setting PHY 1G advertisement
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 319. $display ** Note: Setting PHY 10/100M advertisement
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 332. $display ** Note: Checking current config
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 346. $display ** Note: Setting PHY for RGMII - assumes Xilinx Standard Connectivity Board PHY
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 354. $display ** Note: Checking current config
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 368. $display ** Note: Setting PHY RGMII delay - assumes Xilinx Standard Connectivity Board PHY
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 378. $display ** Note: Applying PHY software reset
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 395. $display ** Note: Settling PHY Loopback
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 405. $display ** Note: Wait for Autonegotiation to complete
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 423. $display ** Note: Reseting MAC RX
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 434. $display ** Note: Reseting MAC TX
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 446. $display ** Note: Setting MDC Frequency to 2.5MHZ....
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 454. $display ** Note: Disabling Flow control....
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 462. $display ** Note: Configuring unicast address(low word)....
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 470. $display ** Note: Configuring unicast address(high word)....
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v" Line 478. $display ** Note: Setting core to promiscuous mode....

Elaborating module <tri_mode_eth_mac_v5_5_fifo_block(C_BASE_ADDRESS=32'b0)>.

Elaborating module <tri_mode_eth_mac_v5_5_block(C_BASE_ADDRESS=32'b0)>.

Elaborating module <IDELAYCTRL>.

Elaborating module <tri_mode_eth_mac_v5_5_clk_en_gen>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_clk_en_gen.v" Line 129: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_block.v" Line 379: Assignment to txspeedis10100 ignored, since the identifier is never used

Elaborating module <tri_mode_eth_mac_v5_5_rgmii_v2_0_if>.

Elaborating module <IOBUF>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE")>.

Elaborating module <BUFIO>.

Elaborating module <BUFR>.

Elaborating module <IODELAYE1(DELAY_SRC="I",IDELAY_TYPE="FIXED")>.

Elaborating module <IDDR(DDR_CLK_EDGE="SAME_EDGE_PIPELINED")>.

Elaborating module <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper(C_BASE_ADDRESS=32'b0)>.

Elaborating module <tri_mode_eth_mac_v5_5_axi_lite_ipif(C_S_AXI_MIN_SIZE=32'b011111111111,C_DPHASE_TIMEOUT=16,C_NUM_ADDRESS_RANGES=1,C_TOTAL_NUM_CE=1,C_ARD_ADDR_RANGE_ARRAY=64'b011111111111,C_ARD_NUM_CE_ARRAY=8'b01,C_FAMILY="virtex6")>.

Elaborating module <tri_mode_eth_mac_v5_5_slave_attachment(C_NUM_ADDRESS_RANGES=1,C_TOTAL_NUM_CE=1,C_ARD_ADDR_RANGE_ARRAY=64'b011111111111,C_ARD_NUM_CE_ARRAY=8'b01,C_IPIF_ABUS_WIDTH=32,C_IPIF_DBUS_WIDTH=32,C_S_AXI_MIN_SIZE=32'b011111111111,C_USE_WSTRB=0,C_DPHASE_TIMEOUT=16,C_FAMILY="virtex6")>.

Elaborating module <tri_mode_eth_mac_v5_5_address_decoder(C_NUM_ADDRESS_RANGES=1,C_TOTAL_NUM_CE=1,C_BUS_AWIDTH=32'sb01011,C_ARD_ADDR_RANGE_ARRAY=64'b011111111111,C_ARD_NUM_CE_ARRAY=8'b01,C_FAMILY="nofamily")>.

Elaborating module <tri_mode_eth_mac_v5_5_counter_f(C_NUM_BITS=32'sb0101,C_FAMILY="nofamily")>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_counter_f.v" Line 145: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_counter_f.v" Line 149: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\statistics\tri_mode_eth_mac_v5_5_vector_decode.v" Line 193: Assignment to tx_byte_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\statistics\tri_mode_eth_mac_v5_5_vector_decode.v" Line 225: Assignment to rx_byte_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\statistics\tri_mode_eth_mac_v5_5_vector_decode.v" Line 228: Assignment to rx_out_of_bounds_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\statistics\tri_mode_eth_mac_v5_5_vector_decode.v" Line 279: Assignment to rx_bad_frame_reg ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\statistics\tri_mode_eth_mac_v5_5_vector_decode.v" Line 173: Net <inc_vector[41]> does not have a driver.

Elaborating module <tri_mode_eth_mac_v5_5>.

Elaborating module <tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo(FULL_DUPLEX_ONLY=0)>.

Elaborating module <tri_mode_eth_mac_v5_5_tx_client_fifo(FULL_DUPLEX_ONLY=0)>.

Elaborating module <BRAM_TDP_MACRO(DEVICE="7SERIES",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,READ_WIDTH_A=9,READ_WIDTH_B=9)>.

Elaborating module
<RAMB18E1(DOA_REG=0,DOB_REG=0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,INIT_00=256'b0,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256
'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INIT_A=36'b0,INIT_B=36'b0,INIT_FILE="NONE",RAM_MODE="TDP",READ_WIDTH_A=9,READ_WIDTH_B=9,SIM_COLLISION_CHECK="ALL",SIM_DEVICE="7SERIES",SRVAL_A=36'b0,SRVAL_B=36'b0,WRITE_MODE_A="WRITE_FIRST",WRITE_MODE_B="WRITE_FIRST",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9)>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 1653: Assignment to rd_bram_l_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" Line 1683: Assignment to rd_bram_u_unused ignored, since the identifier is never used

Elaborating module <tri_mode_eth_mac_v5_5_rx_client_fifo>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" Line 728: Assignment to inband_link_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" Line 729: Assignment to inband_clock_speed ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" Line 730: Assignment to inband_duplex_status ignored, since the identifier is never used

Elaborating module <tri_mode_eth_mac_v5_5_basic_pat_gen>.

Elaborating module <tri_mode_eth_mac_v5_5_axi_pat_gen(DEST_ADDR=48'b110110100000000100000010000000110000010000000101,SRC_ADDR=48'b010110100000000100000010000000110000010000000101,MAX_SIZE=16'b0111110100,MIN_SIZE=16'b01000000,ENABLE_VLAN=1'b0,VLAN_ID=12'b010,VLAN_PRIORITY=3'b010)>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v" Line 138: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v" Line 152: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v" Line 166: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <LUT6(INIT=64'b01101010101010)>.

Elaborating module <LUT6(INIT=64'b01000001101001101)>.

Elaborating module <LUT6(INIT=64'b0110000110000)>.

Elaborating module <LUT6(INIT=64'b01000001)>.

Elaborating module <LUT6(INIT=64'b0)>.

Elaborating module <LUT6(INIT=64'b0100000001000001)>.

Elaborating module <LUT6(INIT=64'b01000000000001)>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v" Line 239: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v" Line 272: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v" Line 276: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:91 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v" Line 298: Signal <hold_bus_write> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <tri_mode_eth_mac_v5_5_axi_pat_check(DEST_ADDR=48'b110110100000000100000010000000110000010000000101,SRC_ADDR=48'b010110100000000100000010000000110000010000000101,MAX_SIZE=16'b0111110100,MIN_SIZE=16'b01000000,ENABLE_VLAN=1'b0,VLAN_ID=12'b010,VLAN_PRIORITY=3'b010)>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" Line 119: Result of 32-bit expression is truncated to fit in 1-bit target.
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" Line 190. $display Frame PASSED.  DA/SA swapped, Frame size = 0
"D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" Line 192. $display Frame PASSED.  Frame size = 0
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" Line 205: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" Line 223: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" Line 231: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" Line 233: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <LUT6(INIT=64'b01000001000000)>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v" Line 376: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <tri_mode_eth_mac_v5_5_axi_mux>.

Elaborating module <tri_mode_eth_mac_v5_5_axi_pipe>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pipe.v" Line 98: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pipe.v" Line 110: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pipe.v" Line 115: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <RAM64X1D>.

Elaborating module <tri_mode_eth_mac_v5_5_address_swap>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_address_swap.v" Line 217: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_address_swap.v" Line 245: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_address_swap.v" Line 247: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_address_swap.v" Line 367: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_address_swap.v" Line 415: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_address_swap.v" Line 417: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <GTX_117_625_15625_40_exdes(EXAMPLE_CONFIG_INDEPENDENT_LANES=1,EXAMPLE_LANE_WITH_START_CHAR=0,EXAMPLE_WORDS_IN_BRAM=512,EXAMPLE_SIM_GTRESET_SPEEDUP="TRUE",EXAMPLE_SIMULATION=0)>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 637: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 638: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <GTX_117_625_15625_40_GT_USRCLK_SOURCE>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_gt_usrclk_source.v" Line 139: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_gt_usrclk_source.v" Line 142: Assignment to gt1_txoutclk_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_gt_usrclk_source.v" Line 144: Assignment to gt2_txoutclk_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_gt_usrclk_source.v" Line 146: Assignment to gt3_txoutclk_i ignored, since the identifier is never used

Elaborating module <IBUFDS_GTE2>.

Elaborating module <GTX_117_625_15625_40_init(EXAMPLE_SIM_GTRESET_SPEEDUP="TRUE",EXAMPLE_SIMULATION=0,EXAMPLE_USE_CHIPSCOPE=0)>.
WARNING:HDLCompiler:872 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 330: Using initial value of WAIT_TIME_CDRLOCK since it is never assigned

Elaborating module <GTX_117_625_15625_40(WRAPPER_SIM_GTRESET_SPEEDUP="TRUE")>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\gtx_117_625_15625_40.v" Line 437: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <GTX_117_625_15625_40_GT(GT_SIM_GTRESET_SPEEDUP="TRUE",RX_DFE_KL_CFG2_IN=32'b0110000000100001101100100001100,PCS_RSVD_ATTR_IN=48'b010,PMA_RSV_IN=32'b011000010010000000)>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\gtx_117_625_15625_40_gt.v" Line 194: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTXE2_CHANNEL(SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_EIDLE_DRIVE_LEVEL="X",SIM_RESET_SPEEDUP="TRUE",SIM_CPLLREFCLK_SEL=3'b01,SIM_VERSION="4.0",ALIGN_COMMA_DOUBLE="FALSE",ALIGN_COMMA_ENABLE=10'b1111111111,ALIGN_COMMA_WORD=1,ALIGN_MCOMMA_DET="TRUE",ALIGN_MCOMMA_VALUE=10'b1010000011,ALIGN_PCOMMA_DET="TRUE",ALIGN_PCOMMA_VALUE=10'b0101111100,SHOW_REALIGN_COMMA="TRUE",RXSLIDE_AUTO_WAIT=7,RXSLIDE_MODE="PCS",RX_SIG_VALID_DLY=10,RX_DISPERR_SEQ_MATCH="TRUE",DEC_MCOMMA_DETECT="FALSE",DEC_PCOMMA_DETECT="FALSE",DEC_VALID_COMMA_ONLY="FALSE",CBCC_DATA_SOURCE_SEL="DECODED",CLK_COR_SEQ_2_USE="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=19,CLK_COR_MIN_LAT=15,CLK_COR_PRECEDENCE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_LEN=1,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_1_1=10'b0100000000,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_CORRECT_USE="FALSE",CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0100000000,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CHAN_BOND_KEEP_ALIGN="FALSE
",CHAN_BOND_MAX_SKEW=1,CHAN_BOND_SEQ_LEN=1,CHAN_BOND_SEQ_1_1=10'b0,CHAN_BOND_SEQ_1_2=10'b0,CHAN_BOND_SEQ_1_3=10'b0,CHAN_BOND_SEQ_1_4=10'b0,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0,CHAN_BOND_SEQ_2_2=10'b0,CHAN_BOND_SEQ_2_3=10'b0,CHAN_BOND_SEQ_2_4=10'b0,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="FALSE",FTS_DESKEW_SEQ_ENABLE=4'b1111,FTS_LANE_DESKEW_CFG=4'b1111,FTS_LANE_DESKEW_EN="FALSE",ES_CONTROL=6'b0,ES_ERRDET_EN="FALSE",ES_EYE_SCAN_EN="TRUE",ES_HORZ_OFFSET=12'b0,ES_PMA_CFG=10'b0,ES_PRESCALE=5'b0,ES_QUALIFIER=80'b0,ES_QUAL_MASK=80'b0,ES_SDATA_MASK=80'b0,ES_VERT_OFFSET=9'b0,RX_DATA_WIDTH=40,OUTREFCLK_SEL_INV=2'b11,PMA_RSV=32'b011000010010000000,PMA_RSV2=16'b010000001010000,PMA_RSV3=2'b0,PMA_RSV4=32'b0,RX_BIAS_CFG=12'b0100,DMONITOR_CFG=24'b0101000000000,RX_CM_SEL=2'b11,RX_CM_TRIM=3'b010,RX_DEBUG_CFG=12'b0,RX_OS_CFG=13'b010000000,TERM_RCAL_CFG=5'b10000,TERM_RCAL_OVRD=1'b0,TST_RSV=32'b0,RX_CLK25_DIV=7,TX_CLK25_DIV=7,UCODEER_CLR=1'b0,PCS_PCIE_EN="FALSE",PCS_RSVD_ATTR=48'b010,RXBUF_ADDR_MODE="
FAST",RXBUF_EIDLE_HI_CNT=4'b1000,RXBUF_EIDLE_LO_CNT=4'b0,RXBUF_EN="FALSE",RX_BUFFER_CFG=6'b0,RXBUF_RESET_ON_CB_CHANGE="TRUE",RXBUF_RESET_ON_COMMAALIGN="FALSE",RXBUF_RESET_ON_EIDLE="FALSE",RXBUF_RESET_ON_RATE_CHANGE="TRUE",RXBUFRESET_TIME=5'b01,RXBUF_THRESH_OVFLW=61,RXBUF_THRESH_OVRD="FALSE",RXBUF_THRESH_UNDFLW=4,RXDLY_CFG=16'b011111,RXDLY_LCFG=9'b0110000,RXDLY_TAP_CFG=16'b0,RXPH_CFG=24'b0,RXPHDLY_CFG=24'b010000100000000100000,RXPH_MONITOR_SEL=5'b0,RX_XCLK_SEL="RXUSR",RX_DDI_SEL=6'b0,RX_DEFER_RESET_BUF_EN="TRUE",RXCDR_CFG=72'b0110000000000000000001000111111111100100000010000000000000000100000,RXCDR_FR_RESET_ON_EIDLE=1'b0,RXCDR_HOLD_DURING_EIDLE=1'b0,RXCDR_PH_RESET_ON_EIDLE=1'b0,RXCDR_LOCK_CFG=6'b010101,RXCDRFREQRESET_TIME=5'b01,RXCDRPHRESET_TIME=5'b01,RXISCANRESET_TIME=5'b01,RXPCSRESET_TIME=5'b01,RXPMARESET_TIME=5'b011,RXOOB_CFG=7'b0110,RXGEARBOX_EN="FALSE",GEARBOX_MODE=3'b0,RXPRBS_ERR_LOOPBACK=1'b0,PD_TRANS_TIME_FROM_P2=12'b0111100,PD_TRANS_TIME_NONE_P2=8'b0111100,PD_TRANS_TIME_TO_P2=8'b01100100,SAS_MAX_COM=6
4,SAS_MIN_COM=36,SATA_BURST_SEQ_LEN=4'b1111,SATA_BURST_VAL=3'b100,SATA_EIDLE_VAL=3'b100,SATA_MAX_BURST=8,SATA_MAX_INIT=21,SATA_MAX_WAKE=7,SATA_MIN_BURST=4,SATA_MIN_INIT=12,SATA_MIN_WAKE=4,TRANS_TIME_RATE=8'b01110,TXBUF_EN="FALSE",TXBUF_RESET_ON_RATE_CHANGE="TRUE",TXDLY_CFG=16'b011111,TXDLY_LCFG=9'b0110000,TXDLY_TAP_CFG=16'b0,TXPH_CFG=16'b011110000000,TXPHDLY_CFG=24'b010000100000000100000,TXPH_MONITOR_SEL=5'b0,TX_XCLK_SEL="TXUSR",TX_DATA_WIDTH=40,TX_DEEMPH0=5'b0,TX_DEEMPH1=5'b0,TX_EIDLE_ASSERT_DELAY=3'b110,TX_EIDLE_DEASSERT_DELAY=3'b100,TX_LOOPBACK_DRIVE_HIZ="FALSE",TX_MAINCURSOR_SEL=1'b0,TX_DRIVE_MODE="DIRECT",TX_MARGIN_FULL_0=7'b1001110,TX_MARGIN_FULL_1=7'b1001001,TX_MARGIN_FULL_2=7'b1000101,TX_MARGIN_FULL_3=7'b1000010,TX_MARGIN_FULL_4=7'b1000000,TX_MARGIN_LOW_0=7'b1000110,TX_MARGIN_LOW_1=7'b1000100,TX_MARGIN_LOW_2=7'b1000010,TX_MARGIN_LOW_3=7'b1000000,TX_MARGIN_LOW_4=7'b1000000,TXGEARBOX_EN="FALSE",TXPCSRESET_TIME=5'b01,TXPMARESET_TIME=5'b01,TX_RXDETECT_CFG=14'b01100000110010,TX_RXDETECT_REF=3'b100,CPLL_CFG
=24'b101111000000011111011100,CPLL_FBDIV=4,CPLL_FBDIV_45=5,CPLL_INIT_CFG=24'b011110,CPLL_LOCK_CFG=16'b0111101000,CPLL_REFCLK_DIV=1,RXOUT_DIV=1,TXOUT_DIV=1,SATA_CPLL_CFG="VCO_3000MHZ",RXDFELPMRESET_TIME=7'b01111,RXLPM_HF_CFG=14'b011110000,RXLPM_LF_CFG=14'b011110000,RX_DFE_GAIN_CFG=23'b0100000111111101010,RX_DFE_H2_CFG=12'b0,RX_DFE_H3_CFG=12'b01000000,RX_DFE_H4_CFG=11'b011110000,RX_DFE_H5_CFG=11'b011100000,RX_DFE_KL_CFG=13'b011111110,RX_DFE_LPM_CFG=16'b0100101010100,RX_DFE_LPM_HOLD_DURING_EIDLE=1'b0,RX_DFE_UT_CFG=17'b10001111000000000,RX_DFE_VP_CFG=17'b011111100000011,RX_CLKMUX_PD=1'b1,TX_CLKMUX_PD=1'b1,RX_INT_DATAWIDTH=1,TX_INT_DATAWIDTH=1,TX_QPI_STATUS_EN=1'b0,RX_DFE_KL_CFG2=32'b0110000000100001101100100001100,RX_DFE_XYD_CFG=13'b0,TX_PREDRIVER_MODE=1'b0>.

Elaborating module <GTXE2_COMMON(SIM_RESET_SPEEDUP="TRUE",SIM_QPLLREFCLK_SEL=3'b01,SIM_VERSION="4.0",BIAS_CFG=64'b01000000000000000000000000000001000000000000,COMMON_CFG=32'b0,QPLL_CFG=27'b011010000000000111000001,QPLL_CLKOUT_CFG=4'b0,QPLL_COARSE_FREQ_OVRD=6'b010000,QPLL_COARSE_FREQ_OVRD_EN=1'b0,QPLL_CP=10'b011111,QPLL_CP_MONITOR_EN=1'b0,QPLL_DMONITOR_SEL=1'b0,QPLL_FBDIV=10'b010000000,QPLL_FBDIV_MONITOR_EN=1'b0,QPLL_FBDIV_RATIO=1'b1,QPLL_INIT_CFG=24'b0110,QPLL_LOCK_CFG=16'b010000111101000,QPLL_LPF=4'b1111,QPLL_REFCLK_DIV=1)>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 883: Assignment to gt0_rxdfelpmreset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 884: Assignment to gt1_rxdfelpmreset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 885: Assignment to gt2_rxdfelpmreset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 886: Assignment to gt3_rxdfelpmreset_i ignored, since the identifier is never used

Elaborating module <GTX_117_625_15625_40_TX_STARTUP_FSM(GT_TYPE="GTX",STABLE_CLOCK_PERIOD=20,RETRY_COUNTER_BITWIDTH=8,TX_QPLL_USED="TRUE",RX_QPLL_USED="TRUE",PHASE_ALIGNMENT_MANUAL="TRUE")>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 194: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 215: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 235: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <GTX_117_625_15625_40_sync_block>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 317: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 433: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 457: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 479: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" Line 502: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <GTX_117_625_15625_40_RX_STARTUP_FSM(EXAMPLE_SIMULATION=0,GT_TYPE="GTX",EQ_MODE="DFE",STABLE_CLOCK_PERIOD=20,RETRY_COUNTER_BITWIDTH=8,TX_QPLL_USED="TRUE",RX_QPLL_USED="TRUE",PHASE_ALIGNMENT_MANUAL="FALSE")>.
WARNING:HDLCompiler:872 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 169: Using initial value of WAIT_TIME_ADAPT since it is never assigned
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 237: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 254: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 307: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 288: Assignment to time_out_500us ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 347: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 443: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 576: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 605: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 632: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 661: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" Line 689: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1127: Assignment to gt0_rst_rx_phalignment_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1130: Assignment to gt0_rxdfelfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1131: Assignment to gt0_rxlpmlfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1132: Assignment to gt0_rxlpmhfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1172: Assignment to gt1_rst_rx_phalignment_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1175: Assignment to gt1_rxdfelfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1176: Assignment to gt1_rxlpmlfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1177: Assignment to gt1_rxlpmhfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1217: Assignment to gt2_rst_rx_phalignment_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1220: Assignment to gt2_rxdfelfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1221: Assignment to gt2_rxlpmlfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1222: Assignment to gt2_rxlpmhfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1262: Assignment to gt3_rst_rx_phalignment_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1265: Assignment to gt3_rxdfelfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1266: Assignment to gt3_rxlpmlfhold_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" Line 1267: Assignment to gt3_rxlpmhfhold_i ignored, since the identifier is never used

Elaborating module <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN(NUMBER_OF_LANES=4,MASTER_LANE_ID=0)>.

Elaborating module <GTX_117_625_15625_40_sync_pulse>.

Elaborating module <GTX_117_625_15625_40_AUTO_PHASE_ALIGN(GT_TYPE="GTX")>.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 705: Assignment to gt0_rxfsmresetdone_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 708: Assignment to gt1_rxfsmresetdone_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 711: Assignment to gt2_rxfsmresetdone_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 714: Assignment to gt3_rxfsmresetdone_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 727: Assignment to gt0_drpdo_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 729: Assignment to gt0_drprdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 734: Assignment to gt0_eyescandataerror_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 736: Assignment to gt0_rxcdrlock_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 747: Assignment to gt0_rxphmonitor_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 748: Assignment to gt0_rxphslipmonitor_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 769: Assignment to gt0_txoutclkfabric_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 770: Assignment to gt0_txoutclkpcs_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 786: Assignment to gt1_drpdo_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 788: Assignment to gt1_drprdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 793: Assignment to gt1_eyescandataerror_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 795: Assignment to gt1_rxcdrlock_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 806: Assignment to gt1_rxphmonitor_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 807: Assignment to gt1_rxphslipmonitor_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 828: Assignment to gt1_txoutclkfabric_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 829: Assignment to gt1_txoutclkpcs_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 845: Assignment to gt2_drpdo_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 847: Assignment to gt2_drprdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 852: Assignment to gt2_eyescandataerror_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 854: Assignment to gt2_rxcdrlock_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 865: Assignment to gt2_rxphmonitor_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 866: Assignment to gt2_rxphslipmonitor_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 887: Assignment to gt2_txoutclkfabric_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 888: Assignment to gt2_txoutclkpcs_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 904: Assignment to gt3_drpdo_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 906: Assignment to gt3_drprdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 911: Assignment to gt3_eyescandataerror_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 913: Assignment to gt3_rxcdrlock_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 924: Assignment to gt3_rxphmonitor_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 925: Assignment to gt3_rxphslipmonitor_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 946: Assignment to gt3_txoutclkfabric_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 947: Assignment to gt3_txoutclkpcs_i ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 158: Net <gt0_drpaddr_i[8]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 159: Net <gt0_drpdi_i[15]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 161: Net <gt0_drpen_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 163: Net <gt0_drpwe_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 165: Net <gt0_rxuserrdy_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 186: Net <gt0_gtrxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 191: Net <gt0_gttxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 192: Net <gt0_txuserrdy_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 219: Net <gt1_drpaddr_i[8]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 220: Net <gt1_drpdi_i[15]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 222: Net <gt1_drpen_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 224: Net <gt1_drpwe_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 226: Net <gt1_rxuserrdy_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 247: Net <gt1_gtrxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 252: Net <gt1_gttxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 253: Net <gt1_txuserrdy_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 280: Net <gt2_drpaddr_i[8]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 281: Net <gt2_drpdi_i[15]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 283: Net <gt2_drpen_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 285: Net <gt2_drpwe_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 287: Net <gt2_rxuserrdy_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 308: Net <gt2_gtrxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 313: Net <gt2_gttxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 314: Net <gt2_txuserrdy_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 341: Net <gt3_drpaddr_i[8]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 342: Net <gt3_drpdi_i[15]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 344: Net <gt3_drpen_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 346: Net <gt3_drpwe_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 348: Net <gt3_rxuserrdy_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 369: Net <gt3_gtrxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 374: Net <gt3_gttxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 375: Net <gt3_txuserrdy_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 402: Net <gt0_qpllreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 457: Net <gt0_track_data_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 473: Net <gt1_track_data_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 489: Net <gt2_track_data_i> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" Line 505: Net <gt3_track_data_i> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" Line 886: Assignment to track_data_out ignored, since the identifier is never used

Elaborating module <vbertwithfifo>.
WARNING:HDLCompiler:1016 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 383: Port state is not connected to this instance

Elaborating module <design_s2gx_top_level>.

Elaborating module <user_interface_synchronizer>.

Elaborating module <top_level_user_interface>.

Elaborating module <top_seven_segment_display>.

Elaborating module <error_digit_display>.

Elaborating module <sevensegtwo>.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\top_seven_segment_display.v" Line 154: Net <resetn> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 400: Assignment to write_all ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 401: Assignment to read ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 402: Assignment to rx_eqctrl ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 403: Assignment to rx_eqdcgain ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 404: Assignment to tx_preemp_0t ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 405: Assignment to tx_preemp_1t ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 406: Assignment to tx_preemp_2t ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 407: Assignment to tx_vodctrl ignored, since the identifier is never used

Elaborating module <data_gen_checker_top_40bits>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\data_gen_checker_top_40bits.v" Line 479: Result of 39-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\data_gen_checker_top_40bits.v" Line 479: Assignment to tx_out ignored, since the identifier is never used

Elaborating module <prbs23_40bit_msb>.

Elaborating module <prbs23_40bit_Verify>.

Elaborating module <prbs7_40bit_msb>.

Elaborating module <prbs7_40bit_Verify>.

Elaborating module <HF_generator_40bits>.

Elaborating module <inject_err_sync>.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\data_gen_checker_top_40bits.v" Line 105: Net <tx_out_sync_sm[39]> does not have a driver.
WARNING:HDLCompiler:552 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\data_gen_checker_top_40bits.v" Line 548: Input port reset is not connected on this instance
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 441: Assignment to rx_enapatternalign ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 465: Assignment to rx_enapatternalign ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 489: Assignment to rx_enapatternalign ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 513: Assignment to rx_enapatternalign ignored, since the identifier is never used
Going to vhdl side to elaborate module errorlogger

Elaborating entity <errorlogger> (architecture <behave>) from library <work>.

Elaborating entity <cdreventfifo_exdes> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:89 - "D:\xilinxtrain\TEMAC20140615\src\ipcore_dir2\cdreventfifo\example_design\cdreventfifo_exdes.vhd" Line 98: <cdreventfifo> remains a black-box since it has no binding entity.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module errorlogger

Elaborating entity <errorlogger> (architecture <behave>) from library <work>.
WARNING:HDLCompiler:758 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\errorlogger.vhd" Line 6: Replacing existing netlist errorlogger(behave)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module errorlogger

Elaborating entity <errorlogger> (architecture <behave>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module errorlogger

Elaborating entity <errorlogger> (architecture <behave>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <usb_interface>.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\usb_interface.v" Line 107: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\usb_interface.v" Line 307: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\usb_interface.v" Line 329: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\usb_interface.v" Line 419: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\usb_interface.v" Line 146: Assignment to block_size ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\usb_interface.v" Line 433: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:189 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 633: Size mismatch in connection of port <pb_from_pc>. Formal port size is 8-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 91: Net <dip_sw[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 119: Net <rx_syncstatus[15]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 120: Net <rx_patterndetect[15]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 121: Net <rx_freqlocked[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 197: Net <rx_eqctrl_out[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 198: Net <rx_eqdcgain_out[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 199: Net <tx_preemp_0t_out[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 200: Net <tx_preemp_1t_out[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 201: Net <tx_preemp_2t_out[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 202: Net <tx_vodctrl_out[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 398: Net <busy> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" Line 399: Net <data_valid> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\vbertwithfifo.v" Line 127: Assignment to usb_wr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\vbertwithfifo.v" Line 128: Assignment to usb_rd ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\vbertwithfifo.v" Line 90: Net <usb_txe> does not have a driver.
WARNING:HDLCompiler:634 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\vbertwithfifo.v" Line 91: Net <usb_rxf> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" Line 939: Assignment to seven_segment_display1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" Line 940: Assignment to seven_segment_display2 ignored, since the identifier is never used
Going to vhdl side to elaborate module fifo_vbertofmac_exdes

Elaborating entity <fifo_vbertofmac_exdes> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:89 - "D:\xilinxtrain\TEMAC20140615\ipcore_dir\fifo_vbertofmac\example_design\fifo_vbertofmac_exdes.vhd" Line 98: <fifo_vbertofmac> remains a black-box since it has no binding entity.
Back to verilog to continue elaboration
WARNING:Xst:38 - Value "1" of property "syn_noclockbuf" not applicable.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <tri_mode_eth_mac_v5_5_example_design>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v".
        MAC_BASE_ADDR = 32'b00000000000000000000000000000000
    Set property "KEEP = TRUE" for signal <rx_statistics_vector>.
    Set property "KEEP = TRUE" for signal <tx_statistics_vector>.
    Set property "KEEP = TRUE" for signal <s_axi_awaddr>.
    Set property "KEEP = TRUE" for signal <s_axi_wdata>.
    Set property "KEEP = TRUE" for signal <s_axi_bresp>.
    Set property "KEEP = TRUE" for signal <s_axi_araddr>.
    Set property "KEEP = TRUE" for signal <s_axi_rdata>.
    Set property "KEEP = TRUE" for signal <s_axi_rresp>.
    Set property "KEEP = TRUE" for signal <tdataout0>.
    Set property "KEEP = TRUE" for signal <tdataout1>.
    Set property "KEEP = TRUE" for signal <tdataout2>.
    Set property "KEEP = TRUE" for signal <tdataout3>.
    Set property "KEEP = TRUE" for signal <rdataout0>.
    Set property "KEEP = TRUE" for signal <rdataout1>.
    Set property "KEEP = TRUE" for signal <rdataout2>.
    Set property "KEEP = TRUE" for signal <rdataout3>.
    Set property "KEEP = TRUE" for signal <gtx_clk_bufg>.
    Set property "KEEP = TRUE" for signal <gtx_clk90_bufg>.
    Set property "KEEP = TRUE" for signal <refclk_bufg>.
    Set property "KEEP = TRUE" for signal <s_axi_aclk>.
    Set property "KEEP = TRUE" for signal <rx_statistics_valid>.
    Set property "KEEP = TRUE" for signal <tx_statistics_valid>.
    Set property "KEEP = TRUE" for signal <s_axi_awvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_awready>.
    Set property "KEEP = TRUE" for signal <s_axi_wvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_wready>.
    Set property "KEEP = TRUE" for signal <s_axi_bvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_bready>.
    Set property "KEEP = TRUE" for signal <s_axi_arvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_arready>.
    Set property "KEEP = TRUE" for signal <s_axi_rvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_rready>.
    Set property "KEEP = TRUE" for signal <gt0_txusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt1_txusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt2_txusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt3_txusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt0_rxusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt1_rxusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt2_rxusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt3_rxusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gclkrx0>.
    Set property "KEEP = TRUE" for signal <gclkrx1>.
    Set property "KEEP = TRUE" for signal <gclkrx2>.
    Set property "KEEP = TRUE" for signal <gclkrx3>.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 214: Output port <LOCKED> of the instance <CLK_NIOS50> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 388: Output port <CLK_OUT6> of the instance <clock_generator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 669: Output port <inband_clock_speed> of the instance <trimac_fifo_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 669: Output port <inband_link_status> of the instance <trimac_fifo_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 669: Output port <inband_duplex_status> of the instance <trimac_fifo_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 880: Output port <TRACK_DATA_OUT> of the instance <GTX156M625GBank118_exde> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 932: Output port <leds> of the instance <VBERT8G> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 932: Output port <seven_segment_display1> of the instance <VBERT8G> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 932: Output port <seven_segment_display2> of the instance <VBERT8G> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 989: Output port <FULL> of the instance <fifo_vberttomac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_example_design.v" line 989: Output port <EMPTY> of the instance <fifo_vberttomac> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <enable_phy_loopback>.
    Found 1-bit register for signal <s_axi_pre_resetn>.
    Found 1-bit register for signal <s_axi_resetn>.
    Found 1-bit register for signal <gtx_pre_resetn>.
    Found 1-bit register for signal <gtx_resetn>.
    Found 1-bit register for signal <chk_pre_resetn>.
    Found 1-bit register for signal <chk_resetn>.
    Found 1-bit register for signal <phy_resetn>.
    Found 6-bit register for signal <phy_reset_count>.
    Found 1-bit register for signal <rx_statistics_valid_reg>.
    Found 28-bit register for signal <rx_stats>.
    Found 1-bit register for signal <rx_stats_toggle>.
    Found 1-bit register for signal <rx_stats_toggle_sync_reg>.
    Found 30-bit register for signal <rx_stats_shift>.
    Found 1-bit register for signal <tx_statistics_valid_reg>.
    Found 32-bit register for signal <tx_stats>.
    Found 1-bit register for signal <tx_stats_toggle>.
    Found 1-bit register for signal <tx_stats_toggle_sync_reg>.
    Found 34-bit register for signal <tx_stats_shift>.
    Found 19-bit register for signal <pause_shift>.
    Found 1-bit register for signal <pause_req>.
    Found 16-bit register for signal <pause_val>.
    Found 1-bit register for signal <hold_bus_writedelay>.
    Found 1-bit register for signal <enable_address_swap>.
    Found 6-bit adder for signal <phy_reset_count[5]_GND_1_o_add_8_OUT> created at line 509.
    Found 1-bit comparator not equal for signal <n0044> created at line 556
    Found 1-bit comparator not equal for signal <n0058> created at line 593
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rx_statistics_valid may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal tx_statistics_valid may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal tx_statistics_vector may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 182 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <tri_mode_eth_mac_v5_5_example_design> synthesized.

Synthesizing Unit <clk_wiz_v3_6>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcord_dir3\clk_wiz_v3_6.v".
    Summary:
	no macro.
Unit <clk_wiz_v3_6> synthesized.

Synthesizing Unit <clock_generator_new>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\clock_generator_new.v".
WARNING:Xst:653 - Signal <CLK_OUT6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <clock_generator_new> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_reset_sync>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\common\tri_mode_eth_mac_v5_5_reset_sync.v".
        INITIALISE = 2'b11
    Set property "ASYNC_REG = TRUE" for instance <reset_sync1>.
    Set property "RLOC = X0Y0" for instance <reset_sync1>.
WARNING:Xst:3136 - Property "SHREG_EXTRACT" (value "NO") has not been applied on proper HDL object.
    Set property "INIT = 1" for instance <reset_sync1>.
    Set property "ASYNC_REG = TRUE" for instance <reset_sync2>.
    Set property "RLOC = X0Y0" for instance <reset_sync2>.
WARNING:Xst:3136 - Property "SHREG_EXTRACT" (value "NO") has not been applied on proper HDL object.
    Set property "INIT = 1" for instance <reset_sync2>.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_reset_sync> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_sync_block>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\common\tri_mode_eth_mac_v5_5_sync_block.v".
        INITIALISE = 2'b00
    Set property "ASYNC_REG = TRUE" for instance <data_sync>.
    Set property "RLOC = X0Y0" for instance <data_sync>.
WARNING:Xst:3136 - Property "SHREG_EXTRACT" (value "NO") has not been applied on proper HDL object.
    Set property "ASYNC_REG = TRUE" for instance <data_sync_reg>.
    Set property "RLOC = X0Y0" for instance <data_sync_reg>.
WARNING:Xst:3136 - Property "SHREG_EXTRACT" (value "NO") has not been applied on proper HDL object.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_sync_block> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_axi_lite_sm>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.v".
        MAC_BASE_ADDR = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <s_axi_bresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_rresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <axi_state>.
    Found 1-bit register for signal <start_access>.
    Found 1-bit register for signal <start_mdio>.
    Found 1-bit register for signal <drive_mdio>.
    Found 2-bit register for signal <mdio_op>.
    Found 8-bit register for signal <mdio_reg_addr>.
    Found 1-bit register for signal <writenread>.
    Found 18-bit register for signal <addr>.
    Found 32-bit register for signal <axi_wr_data>.
    Found 2-bit register for signal <speed>.
    Found 2-bit register for signal <mdio_access_sm>.
    Found 32-bit register for signal <mdio_wr_data>.
    Found 2-bit register for signal <axi_access_sm>.
    Found 32-bit register for signal <s_axi_araddr>.
    Found 1-bit register for signal <s_axi_arvalid>.
    Found 1-bit register for signal <axi_status<0>>.
    Found 1-bit register for signal <s_axi_rready>.
    Found 1-bit register for signal <axi_status<1>>.
    Found 32-bit register for signal <axi_rd_data>.
    Found 1-bit register for signal <mdio_ready>.
    Found 32-bit register for signal <s_axi_awaddr>.
    Found 1-bit register for signal <s_axi_awvalid>.
    Found 1-bit register for signal <axi_status<2>>.
    Found 32-bit register for signal <s_axi_wdata>.
    Found 1-bit register for signal <s_axi_wvalid>.
    Found 1-bit register for signal <axi_status<3>>.
    Found 1-bit register for signal <s_axi_bready>.
    Found 1-bit register for signal <axi_status<4>>.
    Found 37-bit register for signal <serial_command_shift>.
    Found 1-bit register for signal <load_data>.
    Found 1-bit register for signal <capture_data>.
    Found 1-bit register for signal <write_access>.
    Found 1-bit register for signal <read_access>.
    Found 21-bit register for signal <count_shift>.
    Found 1-bit register for signal <update_speed_reg>.
    Found finite state machine <FSM_2> for signal <axi_access_sm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State 11000 is never reached in FSM <axi_state>.
    Found finite state machine <FSM_0> for signal <axi_state>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 126                                            |
    | Inputs             | 10                                             |
    | Outputs            | 38                                             |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <mdio_access_sm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 300 D-type flip-flop(s).
	inferred  63 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_axi_lite_sm> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_fifo_block>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_fifo_block.v".
        C_BASE_ADDRESS = 32'b00000000000000000000000000000000
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tdata>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tdata>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tvalid>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tlast>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tuser>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tvalid>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tready>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tlast>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tuser>.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_fifo_block.v" line 354: Output port <tx_fifo_status> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_fifo_block.v" line 354: Output port <rx_fifo_status> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_fifo_block.v" line 354: Output port <tx_fifo_overflow> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_fifo_block.v" line 354: Output port <rx_axis_mac_tready> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_fifo_block.v" line 354: Output port <rx_fifo_overflow> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_fifo_block> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_block>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_block.v".
        C_BASE_ADDRESS = 32'b00000000000000000000000000000000
    Set property "KEEP = TRUE" for signal <rx_mac_aclk_int>.
    Set property "KEEP = TRUE" for signal <tx_mac_aclk_int>.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_block.v" line 376: Output port <data_out> of the instance <txspeedis10100gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_block.v" line 528: Output port <rx_axis_filter_tuser> of the instance <trimac_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_block.v" line 528: Output port <mac_irq> of the instance <trimac_core> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <idelayctrl_reset>.
    Found 1-bit register for signal <rx_enable>.
    Found 4-bit register for signal <idelay_reset_cnt>.
    Found finite state machine <FSM_3> for signal <idelay_reset_cnt>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 13                                             |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Clock              | refclk (rising_edge)                           |
    | Reset              | idelayctrl_reset_sync (positive)               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_block> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_clk_en_gen>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\tri_mode_eth_mac_v5_5_clk_en_gen.v".
    Found 1-bit register for signal <div_2>.
    Found 1-bit register for signal <clk_div5_int>.
    Found 1-bit register for signal <clk_div5_shift_int>.
    Found 1-bit register for signal <clk_div5_int1>.
    Found 1-bit register for signal <clk_div5_shift_int1>.
    Found 1-bit register for signal <clk_div5>.
    Found 1-bit register for signal <clk_div5_shift>.
    Found 1-bit register for signal <client_tx_enable_int>.
    Found 1-bit register for signal <phy_tx_enable_int>.
    Found 1-bit register for signal <phy_tx_enable_fall>.
    Found 1-bit register for signal <client_tx_enable>.
    Found 1-bit register for signal <phy_tx_enable>.
    Found 1-bit register for signal <phy_tx_enable_falling>.
    Found 6-bit register for signal <counter>.
    Found 6-bit adder for signal <counter[5]_GND_16_o_add_2_OUT> created at line 129.
    Found 6-bit comparator greater for signal <n0011> created at line 164
    Found 6-bit comparator equal for signal <counter[5]_first_edge[5]_equal_17_o> created at line 187
    Found 6-bit comparator not equal for signal <counter[5]_second_edge[5]_equal_18_o> created at line 191
    Found 6-bit comparator lessequal for signal <n0040> created at line 234
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <tri_mode_eth_mac_v5_5_clk_en_gen> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_rgmii_v2_0_if>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\physical\tri_mode_eth_mac_v5_5_rgmii_v2_0_if.v".
    Found 1-bit register for signal <phy_tx_enable_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <control_enable>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <tri_mode_eth_mac_v5_5_rgmii_v2_0_if> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.v".
        C_BASE_ADDRESS = 32'b00000000000000000000000000000000
        C_ADDR_RANGE_SIZE = 32'b00000000000000000000011111111111
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.v" line 143: Output port <Bus2IP_BE> of the instance <axi_lite_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.v" line 143: Output port <Bus2IP_RNW> of the instance <axi_lite_top> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <local_rdack>.
    Found 1-bit register for signal <cs_edge_reg>.
    Found 1-bit register for signal <local_wrack>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_axi_lite_ipif>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_axi_lite_ipif.v".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = 32'b00000000000000000000011111111111
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 16
        C_NUM_ADDRESS_RANGES = 1
        C_TOTAL_NUM_CE = 1
        C_ARD_ADDR_RANGE_ARRAY = 64'b0000000000000000000000000000000000000000000000000000011111111111
        C_ARD_NUM_CE_ARRAY = 8'b00000001
        C_FAMILY = "virtex6"
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_axi_lite_ipif> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_slave_attachment>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v".
        C_NUM_ADDRESS_RANGES = 1
        C_TOTAL_NUM_CE = 1
        C_ARD_ADDR_RANGE_ARRAY = 64'b0000000000000000000000000000000000000000000000000000011111111111
        C_ARD_NUM_CE_ARRAY = 8'b00000001
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = 32'b00000000000000000000011111111111
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 16
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.v" line 570: Output port <Count_Out> of the instance <DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s_axi_awready_reg>.
    Found 1-bit register for signal <s_axi_wready_reg>.
    Found 1-bit register for signal <s_axi_bvalid_reg>.
    Found 2-bit register for signal <s_axi_bresp_reg>.
    Found 1-bit register for signal <s_axi_arready_reg>.
    Found 32-bit register for signal <s_axi_rdata_reg>.
    Found 2-bit register for signal <s_axi_rresp_reg>.
    Found 1-bit register for signal <s_axi_rvalid_reg>.
    Found 32-bit register for signal <bus2ip_addr_reg>.
    Found 1-bit register for signal <bus2ip_rnw_reg>.
    Found 1-bit register for signal <axi_avalid_reg>.
    Found 1-bit register for signal <counter_en_reg>.
    Found 1-bit register for signal <data_timeout>.
    Found 3-bit register for signal <access_cs>.
    Found finite state machine <FSM_4> for signal <access_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESETN_GND_26_o_equal_61_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <counter_en_i> created at line 353.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred  47 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_slave_attachment> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_address_decoder>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_address_decoder.v".
        C_NUM_ADDRESS_RANGES = 1
        C_TOTAL_NUM_CE = 1
        C_BUS_AWIDTH = 11
        C_ARD_ADDR_RANGE_ARRAY = 64'b0000000000000000000000000000000000000000000000000000011111111111
        C_ARD_NUM_CE_ARRAY = 8'b00000001
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <wrce_out_i>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <tri_mode_eth_mac_v5_5_address_decoder> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_counter_f>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\axi_ipif\tri_mode_eth_mac_v5_5_counter_f.v".
        C_NUM_BITS = 5
        C_FAMILY = "nofamily"
    Found 6-bit register for signal <icount_out>.
    Found 6-bit adder for signal <icount_out_x[5]_GND_28_o_add_9_OUT> created at line 149.
    Found 6-bit subtractor for signal <GND_28_o_GND_28_o_sub_8_OUT<5:0>> created at line 145.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tri_mode_eth_mac_v5_5_counter_f> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_vector_decode>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\statistics\tri_mode_eth_mac_v5_5_vector_decode.v".
WARNING:Xst:2935 - Signal 'inc_vector<41:43>', unconnected in block 'tri_mode_eth_mac_v5_5_vector_decode', is tied to its initial value (000).
    Found 28-bit register for signal <rx_statistics_vector_reg>.
    Found 1-bit register for signal <tx_statistics_valid_reg>.
    Found 32-bit register for signal <tx_statistics_vector_reg>.
    Found 1-bit register for signal <rx_stats_valid_pipe>.
    Found 1-bit register for signal <rx_stats_valid_reg>.
    Found 1-bit register for signal <rx_good_frame_reg>.
    Found 1-bit register for signal <rx_fcs_error_reg>.
    Found 1-bit register for signal <rx_control_frame_reg>.
    Found 1-bit register for signal <rx_length_type_error_reg>.
    Found 1-bit register for signal <rx_flow_control_frame_reg>.
    Found 1-bit register for signal <rx_bad_pause_opcode_reg>.
    Found 1-bit register for signal <rx_alignment_error_reg>.
    Found 1-bit register for signal <tx_stats_valid_pipe>.
    Found 1-bit register for signal <tx_stats_valid_reg>.
    Found 1-bit register for signal <tx_good_frame_reg>.
    Found 1-bit register for signal <tx_control_frame_reg>.
    Found 1-bit register for signal <rx_oversize_frame>.
    Found 5-bit register for signal <rx_frame_length_reg<10:6>>.
    Found 1-bit register for signal <rx_mult_64>.
    Found 1-bit register for signal <tx_oversize_frame>.
    Found 5-bit register for signal <tx_frame_length_reg<10:6>>.
    Found 1-bit register for signal <tx_mult_64>.
    Found 1-bit register for signal <rx_0_63>.
    Found 1-bit register for signal <rx_64>.
    Found 1-bit register for signal <rx_65_127>.
    Found 1-bit register for signal <rx_128_255>.
    Found 1-bit register for signal <rx_256_511>.
    Found 1-bit register for signal <rx_512_1023>.
    Found 1-bit register for signal <rx_1024_max>.
    Found 1-bit register for signal <rx_oversize>.
    Found 1-bit register for signal <tx_0_64>.
    Found 1-bit register for signal <tx_65_127>.
    Found 1-bit register for signal <tx_128_255>.
    Found 1-bit register for signal <tx_256_511>.
    Found 1-bit register for signal <tx_512_1023>.
    Found 1-bit register for signal <tx_1024_max>.
    Found 1-bit register for signal <tx_oversize>.
    Found 1-bit register for signal <inc_vector<4>>.
    Found 1-bit register for signal <inc_vector<5>>.
    Found 1-bit register for signal <inc_vector<6>>.
    Found 1-bit register for signal <inc_vector<7>>.
    Found 1-bit register for signal <inc_vector<8>>.
    Found 1-bit register for signal <inc_vector<9>>.
    Found 1-bit register for signal <inc_vector<10>>.
    Found 1-bit register for signal <inc_vector<11>>.
    Found 1-bit register for signal <inc_vector<12>>.
    Found 1-bit register for signal <inc_vector<13>>.
    Found 1-bit register for signal <inc_vector<14>>.
    Found 1-bit register for signal <inc_vector<15>>.
    Found 1-bit register for signal <inc_vector<16>>.
    Found 1-bit register for signal <inc_vector<17>>.
    Found 1-bit register for signal <inc_vector<18>>.
    Found 1-bit register for signal <inc_vector<19>>.
    Found 1-bit register for signal <inc_vector<20>>.
    Found 1-bit register for signal <inc_vector<21>>.
    Found 1-bit register for signal <inc_vector<22>>.
    Found 1-bit register for signal <inc_vector<23>>.
    Found 1-bit register for signal <inc_vector<24>>.
    Found 1-bit register for signal <inc_vector<25>>.
    Found 1-bit register for signal <inc_vector<26>>.
    Found 1-bit register for signal <inc_vector<27>>.
    Found 1-bit register for signal <inc_vector<28>>.
    Found 1-bit register for signal <inc_vector<29>>.
    Found 1-bit register for signal <inc_vector<30>>.
    Found 1-bit register for signal <inc_vector<31>>.
    Found 1-bit register for signal <inc_vector<32>>.
    Found 1-bit register for signal <inc_vector<33>>.
    Found 1-bit register for signal <inc_vector<34>>.
    Found 1-bit register for signal <inc_vector<35>>.
    Found 1-bit register for signal <inc_vector<36>>.
    Found 1-bit register for signal <inc_vector<37>>.
    Found 1-bit register for signal <inc_vector<38>>.
    Found 1-bit register for signal <inc_vector<39>>.
    Found 1-bit register for signal <inc_vector<40>>.
    Found 1-bit register for signal <rx_statistics_valid_reg>.
    Found 14-bit comparator greater for signal <GND_29_o_rx_frame_length[13]_LessThan_15_o> created at line 337
    Found 14-bit comparator greater for signal <GND_29_o_rx_frame_length[13]_LessThan_16_o> created at line 338
    Found 14-bit comparator greater for signal <GND_29_o_tx_frame_length[13]_LessThan_21_o> created at line 359
    Found 14-bit comparator greater for signal <GND_29_o_tx_frame_length[13]_LessThan_22_o> created at line 360
    Summary:
	inferred 141 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <tri_mode_eth_mac_v5_5_vector_decode> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.v".
        FULL_DUPLEX_ONLY = 0
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_tx_client_fifo>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v".
        FULL_DUPLEX_ONLY = 0
    Set property "ASYNC_REG = TRUE" for signal <wr_rd_addr>.
    Set property "ASYNC_REG = TRUE" for signal <wr_col_window_pipe<0>>.
    Set property "ASYNC_REG = TRUE" for signal <wr_col_window_pipe<1>>.
    Set property "INIT = 0" for signal <rd_tran_frame_tog>.
    Set property "INIT = 0" for signal <wr_tran_frame_delay>.
    Set property "INIT = 0" for signal <rd_retran_frame_tog>.
    Set property "INIT = 0" for signal <wr_retran_frame_delay>.
    Set property "INIT = 0" for signal <rd_txfer_tog>.
    Set property "INIT = 0" for signal <wr_txfer_tog_delay>.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" line 1652: Output port <DOA> of the instance <ramgen_l> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.v" line 1682: Output port <DOA> of the instance <ramgen_u> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 4-bit register for signal <rd_state>.
    Found 8-bit register for signal <tx_axis_mac_tdata_int>.
    Found 1-bit register for signal <tx_axis_mac_tvalid>.
    Found 1-bit register for signal <tx_axis_mac_tlast>.
    Found 1-bit register for signal <tx_axis_mac_tuser>.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 1-bit register for signal <rd_retran_frame_tog>.
    Found 1-bit register for signal <wr_retran_frame_delay>.
    Found 1-bit register for signal <wr_retransmit_frame>.
    Found 9-bit register for signal <wr_frames>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 12-bit register for signal <wr_addr>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 1-bit register for signal <rd_col_window_expire>.
    Found 1-bit register for signal <rd_col_window_pipe<0>>.
    Found 1-bit register for signal <rd_col_window_pipe<1>>.
    Found 10-bit register for signal <rd_slot_timer>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <wr_data_pipe<0><7>>.
    Found 1-bit register for signal <wr_data_pipe<0><6>>.
    Found 1-bit register for signal <wr_data_pipe<0><5>>.
    Found 1-bit register for signal <wr_data_pipe<0><4>>.
    Found 1-bit register for signal <wr_data_pipe<0><3>>.
    Found 1-bit register for signal <wr_data_pipe<0><2>>.
    Found 1-bit register for signal <wr_data_pipe<0><1>>.
    Found 1-bit register for signal <wr_data_pipe<0><0>>.
    Found 1-bit register for signal <wr_data_pipe<1><7>>.
    Found 1-bit register for signal <wr_data_pipe<1><6>>.
    Found 1-bit register for signal <wr_data_pipe<1><5>>.
    Found 1-bit register for signal <wr_data_pipe<1><4>>.
    Found 1-bit register for signal <wr_data_pipe<1><3>>.
    Found 1-bit register for signal <wr_data_pipe<1><2>>.
    Found 1-bit register for signal <wr_data_pipe<1><1>>.
    Found 1-bit register for signal <wr_data_pipe<1><0>>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 1-bit register for signal <wr_eof_reg>.
    Found 1-bit register for signal <wr_sof_pipe<0>>.
    Found 1-bit register for signal <wr_sof_pipe<1>>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 1-bit register for signal <wr_eof_pipe<0>>.
    Found 1-bit register for signal <wr_eof_pipe<1>>.
    Found 1-bit register for signal <wr_eof_bram>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 1-bit register for signal <rd_drop_frame>.
    Found 1-bit register for signal <rd_retransmit>.
    Found 4-bit register for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <wr_col_window_pipe<0>>.
    Found 1-bit register for signal <wr_col_window_pipe<1>>.
    Found 1-bit register for signal <wr_col_window_expire>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_state>.
    Found finite state machine <FSM_5> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 41                                             |
    | Inputs             | 5                                              |
    | Outputs            | 27                                             |
    | Clock              | tx_mac_aclk (rising_edge)                      |
    | Reset              | tx_mac_reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | tx_fifo_aclk (rising_edge)                     |
    | Reset              | tx_fifo_reset (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <wr_frames[8]_GND_32_o_sub_210_OUT> created at line 1117.
    Found 12-bit subtractor for signal <rd_addr[11]_GND_32_o_sub_249_OUT> created at line 1242.
    Found 12-bit subtractor for signal <rd_addr[11]_GND_32_o_sub_272_OUT> created at line 1308.
    Found 12-bit subtractor for signal <wr_rd_addr[11]_wr_addr[11]_sub_335_OUT> created at line 1530.
    Found 9-bit adder for signal <wr_frames[8]_GND_32_o_add_205_OUT> created at line 1110.
    Found 9-bit adder for signal <wr_frames[8]_GND_32_o_add_207_OUT> created at line 1114.
    Found 12-bit adder for signal <wr_addr[11]_GND_32_o_add_222_OUT> created at line 1164.
    Found 12-bit adder for signal <rd_addr[11]_GND_32_o_add_239_OUT> created at line 1230.
    Found 10-bit adder for signal <rd_slot_timer[9]_GND_32_o_add_263_OUT> created at line 1292.
    Found 4-bit adder for signal <rd_16_count[3]_GND_32_o_add_313_OUT> created at line 1467.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal wr_rd_addr[11]_GND_32_o_mux_330_OUT may hinder XST clustering optimizations.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 216 D-type flip-flop(s).
	inferred  41 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_tx_client_fifo> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO>.
    Related source file is "N:/P.58f/rtf/devlib/verilog/src/unimacro/BRAM_TDP_MACRO.v".
        BRAM_SIZE = "18Kb"
        DEVICE = "7SERIES"
        DOA_REG = 0
        DOB_REG = 0
        INIT_A = 36'b000000000000000000000000000000000000
        INIT_B = 36'b000000000000000000000000000000000000
        INIT_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_40 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_41 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_42 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_43 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_44 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_45 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_46 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_47 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_48 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_49 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_50 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_51 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_52 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_53 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_54 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_55 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_56 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_57 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_58 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_59 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_60 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_64 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_65 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_66 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_67 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_68 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_69 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_70 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_71 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_72 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_73 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_74 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_75 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_76 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_77 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_78 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_79 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_FILE = "NONE"
        READ_WIDTH_A = 9
        READ_WIDTH_B = 9
        SIM_COLLISION_CHECK = "ALL"
        SIM_MODE = "FAST"
        SRVAL_A = 36'b000000000000000000000000000000000000
        SRVAL_B = 36'b000000000000000000000000000000000000
        WRITE_MODE_A = "WRITE_FIRST"
        WRITE_MODE_B = "WRITE_FIRST"
        WRITE_WIDTH_A = 9
        WRITE_WIDTH_B = 9
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_rx_client_fifo>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_rx_client_fifo.v".
        WAIT_s = 3'b000
        QUEUE1_s = 3'b001
        QUEUE2_s = 3'b010
        QUEUE3_s = 3'b011
        QUEUE_SOF_s = 3'b100
        SOF_s = 3'b101
        DATA_s = 3'b110
        EOF_s = 3'b111
        IDLE_s = 3'b000
        FRAME_s = 3'b001
        GF_s = 3'b010
        BF_s = 3'b011
        OVFLOW_s = 3'b100
    Set property "INIT = 0" for signal <wr_store_frame_tog>.
    Set property "INIT = 0" for signal <rd_store_frame_delay>.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_rx_client_fifo.v" line 917: Output port <DOA> of the instance <ramgen_l> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\fifo\tri_mode_eth_mac_v5_5_rx_client_fifo.v" line 947: Output port <DOA> of the instance <ramgen_u> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <rd_valid_pipe>.
    Found 1-bit register for signal <rx_axis_fifo_tlast_int>.
    Found 1-bit register for signal <rx_axis_fifo_tvalid>.
    Found 1-bit register for signal <rd_addr_reload>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit register for signal <rd_pull_frame>.
    Found 9-bit register for signal <rd_frames>.
    Found 3-bit register for signal <wr_state>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Found 12-bit register for signal <wr_addr>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit register for signal <rd_addr>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 16-bit register for signal <n0209>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 3-bit register for signal <wr_dv_pipe>.
    Found 2-bit register for signal <wr_eof_bram_pipe>.
    Found 1-bit register for signal <wr_eof_bram>.
    Found 2-bit register for signal <wr_gfbf_pipe>.
    Found 1-bit register for signal <wr_gf>.
    Found 1-bit register for signal <wr_bf>.
    Found 1-bit register for signal <rx_axis_mac_tready>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rx_axis_fifo_tdata>.
    Found 1-bit register for signal <rd_eof>.
    Found 2-bit register for signal <old_rd_addr>.
    Found 1-bit register for signal <update_addr_tog>.
    Found 1-bit register for signal <update_addr_tog_sync_reg>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 3-bit register for signal <rd_state>.
    Found finite state machine <FSM_7> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | rx_mac_aclk (rising_edge)                      |
    | Reset              | rx_mac_reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | rx_fifo_aclk (rising_edge)                     |
    | Reset              | rx_fifo_reset (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <rd_frames[8]_GND_35_o_sub_61_OUT> created at line 525.
    Found 12-bit subtractor for signal <rd_addr[11]_GND_35_o_sub_107_OUT> created at line 682.
    Found 9-bit adder for signal <rd_frames[8]_GND_35_o_add_57_OUT> created at line 520.
    Found 12-bit adder for signal <wr_addr[11]_GND_35_o_add_92_OUT> created at line 656.
    Found 12-bit adder for signal <rd_addr[11]_GND_35_o_add_108_OUT> created at line 685.
    Found 12-bit subtractor for signal <wr_addr_diff_in<11:0>> created at line 224.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 158 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_rx_client_fifo> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_basic_pat_gen>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_basic_pat_gen.v".
        DEST_ADDR = 48'b110110100000000100000010000000110000010000000101
        SRC_ADDR = 48'b010110100000000100000010000000110000010000000101
        MAX_SIZE = 16'b0000000111110100
        MIN_SIZE = 16'b0000000001000000
        ENABLE_VLAN = 1'b0
        VLAN_ID = 12'b000000000010
        VLAN_PRIORITY = 3'b010
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_5_basic_pat_gen> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_axi_pat_gen>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.v".
        DEST_ADDR = 48'b110110100000000100000010000000110000010000000101
        SRC_ADDR = 48'b010110100000000100000010000000110000010000000101
        MAX_SIZE = 16'b0000000111110100
        MIN_SIZE = 16'b0000000001000000
        ENABLE_VLAN = 1'b0
        VLAN_ID = 12'b000000000010
        VLAN_PRIORITY = 3'b010
    Found 4-bit register for signal <header_count>.
    Found 5-bit register for signal <overhead_count>.
    Found 8-bit register for signal <basic_rc_counter>.
    Found 1-bit register for signal <add_credit>.
    Found 13-bit register for signal <credit_count>.
    Found 3-bit register for signal <gen_state>.
    Found 1-bit register for signal <tvalid_int>.
    Found 8-bit register for signal <tdata>.
    Found 1-bit register for signal <tlast>.
    Found 1-bit register for signal <fiforden_tmp>.
    Found 12-bit register for signal <byte_count>.
    Found finite state machine <FSM_9> for signal <gen_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_treset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <header_count[3]_GND_37_o_add_12_OUT> created at line 152.
    Found 8-bit adder for signal <basic_rc_counter[7]_GND_37_o_add_29_OUT> created at line 239.
    Found 13-bit adder for signal <credit_count[12]_GND_37_o_add_42_OUT> created at line 276.
    Found 12-bit subtractor for signal <GND_37_o_GND_37_o_sub_4_OUT<11:0>> created at line 138.
    Found 5-bit subtractor for signal <GND_37_o_GND_37_o_sub_22_OUT<4:0>> created at line 166.
    Found 13-bit subtractor for signal <GND_37_o_GND_37_o_sub_40_OUT<12:0>> created at line 272.
    Found 8-bit comparator greater for signal <basic_rc_counter[7]_PWR_41_o_LessThan_34_o> created at line 247
    Found 8-bit comparator greater for signal <basic_rc_counter[7]_GND_37_o_LessThan_35_o> created at line 252
    Found 8-bit comparator greater for signal <basic_rc_counter[7]_GND_37_o_LessThan_36_o> created at line 257
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_axi_pat_gen> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_axi_pat_check>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.v".
        DEST_ADDR = 48'b110110100000000100000010000000110000010000000101
        SRC_ADDR = 48'b010110100000000100000010000000110000010000000101
        MAX_SIZE = 16'b0000000111110100
        MIN_SIZE = 16'b0000000001000000
        ENABLE_VLAN = 1'b0
        VLAN_ID = 12'b000000000010
        VLAN_PRIORITY = 3'b010
    Found 2-bit register for signal <rx_state>.
    Found 5-bit register for signal <packet_count>.
    Found 16-bit register for signal <packet_size>.
    Found 8-bit register for signal <expected_data>.
    Found 1-bit register for signal <errored_addr_data>.
    Found 1-bit register for signal <errored_swap_data>.
    Found 1-bit register for signal <errored_data>.
    Found 1-bit register for signal <maybe_frame_error>.
    Found 1-bit register for signal <frame_error_int>.
    Found 16-bit register for signal <frame_activity_count>.
    Found 1-bit register for signal <sm_active>.
    Found finite state machine <FSM_10> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_tresetn_INV_242_o (positive)               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <packet_count[4]_GND_45_o_add_25_OUT> created at line 205.
    Found 16-bit adder for signal <packet_size[15]_GND_45_o_add_38_OUT> created at line 223.
    Found 16-bit adder for signal <frame_activity_count[15]_GND_45_o_add_73_OUT> created at line 376.
    Found 8-bit subtractor for signal <GND_45_o_GND_45_o_sub_50_OUT<7:0>> created at line 233.
    Found 5-bit comparator lessequal for signal <n0063> created at line 232
    Found 5-bit comparator lessequal for signal <n0072> created at line 311
    Found 8-bit comparator not equal for signal <n0077> created at line 312
    Found 8-bit comparator not equal for signal <n0084> created at line 325
    Found 8-bit comparator not equal for signal <n0094> created at line 334
    Found 8-bit comparator not equal for signal <n0099> created at line 338
    Found 8-bit comparator not equal for signal <n0105> created at line 342
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_axi_pat_check> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_axi_mux>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_mux.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <tri_mode_eth_mac_v5_5_axi_mux> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_axi_pipe>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pipe.v".
    Found 6-bit register for signal <rd_addr>.
    Found 1-bit register for signal <rx_axis_fifo_tready_int>.
    Found 6-bit register for signal <wr_addr>.
    Found 6-bit adder for signal <wr_addr[5]_GND_48_o_add_1_OUT> created at line 98.
    Found 6-bit adder for signal <rd_addr[5]_GND_48_o_add_6_OUT> created at line 110.
    Found 2-bit subtractor for signal <rd_block> created at line 79.
    Found 2-bit comparator not equal for signal <wr_block[1]_rd_block[1]_equal_14_o> created at line 125
    Found 6-bit comparator not equal for signal <rd_addr[5]_wr_addr[5]_equal_15_o> created at line 136
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <tri_mode_eth_mac_v5_5_axi_pipe> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_5_address_swap>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\tri_mode_eth_mac_v5_5\example_design\pat_gen\tri_mode_eth_mac_v5_5_address_swap.v".
        IDLE = 3'b000
        WAIT = 3'b001
        READ_DEST = 3'b010
        READ_SRC = 3'b011
        READ_DEST2 = 3'b100
        READ_SRC2 = 3'b101
        READ = 3'b110
        WRITE_SLOT1 = 2'b01
        WRITE_SLOT2 = 2'b10
        WRITE = 2'b11
    Set property "KEEP = TRUE" for signal <rx_axis_fifo_tdata>.
    Found 1-bit register for signal <rx_axis_fifo_tlast_reg>.
    Found 1-bit register for signal <new_packet_start>.
    Found 2-bit register for signal <wr_state>.
    Found 1-bit register for signal <packet_waiting>.
    Found 4-bit register for signal <wr_count>.
    Found 3-bit register for signal <wr_slot>.
    Found 3-bit register for signal <wr_addr>.
    Found 1-bit register for signal <fifo_full>.
    Found 3-bit register for signal <rd_state>.
    Found 4-bit register for signal <rd_count>.
    Found 1-bit register for signal <rd_count_6>.
    Found 1-bit register for signal <rd_count_12>.
    Found 3-bit register for signal <rd_slot>.
    Found 3-bit register for signal <rd_addr>.
    Found 8-bit register for signal <tx_axis_fifo_tdata>.
    Found 1-bit register for signal <tx_axis_fifo_tvalid>.
    Found 1-bit register for signal <tx_axis_fifo_tlast_int>.
    Found 1-bit register for signal <rx_axis_fifo_tvalid_reg>.
    Found finite state machine <FSM_11> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_treset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 26                                             |
    | Inputs             | 8                                              |
    | Outputs            | 11                                             |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_treset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <slot_diff> created at line 251.
    Found 4-bit adder for signal <wr_count[3]_GND_50_o_add_27_OUT> created at line 217.
    Found 3-bit adder for signal <wr_addr[2]_GND_50_o_add_39_OUT> created at line 245.
    Found 3-bit adder for signal <wr_slot[2]_GND_50_o_add_41_OUT> created at line 247.
    Found 4-bit adder for signal <rd_count[3]_GND_50_o_add_82_OUT> created at line 367.
    Found 3-bit adder for signal <rd_addr[2]_GND_50_o_add_102_OUT> created at line 415.
    Found 3-bit adder for signal <rd_slot[2]_GND_50_o_add_104_OUT> created at line 417.
    Found 2-bit 4-to-1 multiplexer for signal <next_wr_state> created at line 158.
    Found 6-bit comparator equal for signal <fifo_empty> created at line 425
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  27 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <tri_mode_eth_mac_v5_5_address_swap> synthesized.

Synthesizing Unit <GTX_117_625_15625_40_exdes>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v".
        EXAMPLE_CONFIG_INDEPENDENT_LANES = 1
        EXAMPLE_LANE_WITH_START_CHAR = 0
        EXAMPLE_WORDS_IN_BRAM = 512
        EXAMPLE_SIM_GTRESET_SPEEDUP = "TRUE"
        EXAMPLE_USE_CHIPSCOPE = 0
        EXAMPLE_SIMULATION = 0
    Set property "KEEP = TRUE" for signal <gt0_txusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt1_txusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt2_txusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt3_txusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt0_rxusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt1_rxusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt2_rxusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt3_rxusrclk2_i>.
    Set property "KEEP = TRUE" for signal <gt0_txusrclk_i>.
    Set property "KEEP = TRUE" for signal <gt0_rxusrclk_i>.
    Set property "KEEP = TRUE" for signal <gt1_txusrclk_i>.
    Set property "KEEP = TRUE" for signal <gt1_rxusrclk_i>.
    Set property "KEEP = TRUE" for signal <gt2_txusrclk_i>.
    Set property "KEEP = TRUE" for signal <gt2_rxusrclk_i>.
    Set property "KEEP = TRUE" for signal <gt3_txusrclk_i>.
    Set property "KEEP = TRUE" for signal <gt3_rxusrclk_i>.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 641: Output port <GT1_TXUSRCLK_OUT> of the instance <gt_usrclk_source> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 641: Output port <GT2_TXUSRCLK_OUT> of the instance <gt_usrclk_source> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 641: Output port <GT3_TXUSRCLK_OUT> of the instance <gt_usrclk_source> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_DRPDO_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_RXPHMONITOR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_RXPHSLIPMONITOR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_DRPDO_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_RXPHMONITOR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_RXPHSLIPMONITOR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_DRPDO_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_RXPHMONITOR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_RXPHSLIPMONITOR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_DRPDO_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_RXPHMONITOR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_RXPHSLIPMONITOR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_TX_FSM_RESET_DONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_RX_FSM_RESET_DONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_TX_FSM_RESET_DONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_RX_FSM_RESET_DONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_TX_FSM_RESET_DONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_RX_FSM_RESET_DONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_TX_FSM_RESET_DONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_RX_FSM_RESET_DONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_DRPRDY_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_EYESCANDATAERROR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_RXCDRLOCK_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_RXRESETDONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_TXOUTCLKFABRIC_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_TXOUTCLKPCS_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_TXRESETDONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_DRPRDY_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_EYESCANDATAERROR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_RXCDRLOCK_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_RXRESETDONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_TXOUTCLKFABRIC_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_TXOUTCLKPCS_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT1_TXRESETDONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_DRPRDY_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_EYESCANDATAERROR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_RXCDRLOCK_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_RXRESETDONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_TXOUTCLKFABRIC_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_TXOUTCLKPCS_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT2_TXRESETDONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_DRPRDY_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_EYESCANDATAERROR_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_RXCDRLOCK_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_RXRESETDONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_TXOUTCLKFABRIC_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_TXOUTCLKPCS_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT3_TXRESETDONE_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_exdes.v" line 699: Output port <GT0_QPLLLOCK_OUT> of the instance <GTX_117_625_15625_40_init_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gt0_drpaddr_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt0_drpdi_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt1_drpaddr_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt1_drpdi_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt2_drpaddr_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt2_drpdi_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt3_drpaddr_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt3_drpdi_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt0_drpen_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt0_drpwe_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt0_rxuserrdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt0_gtrxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt0_gttxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt0_txuserrdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt1_drpen_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt1_drpwe_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt1_rxuserrdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt1_gtrxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt1_gttxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt1_txuserrdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt2_drpen_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt2_drpwe_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt2_rxuserrdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt2_gtrxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt2_gttxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt2_txuserrdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt3_drpen_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt3_drpwe_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt3_rxuserrdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt3_gtrxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt3_gttxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt3_txuserrdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt0_qpllreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt0_track_data_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt1_track_data_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt2_track_data_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt3_track_data_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <GTX_117_625_15625_40_exdes> synthesized.

Synthesizing Unit <GTX_117_625_15625_40_GT_USRCLK_SOURCE>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_gt_usrclk_source.v".
WARNING:Xst:647 - Input <GT1_TXOUTCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT2_TXOUTCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT3_TXOUTCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <GTX_117_625_15625_40_GT_USRCLK_SOURCE> synthesized.

Synthesizing Unit <GTX_117_625_15625_40_init>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v".
        EXAMPLE_SIM_GTRESET_SPEEDUP = "TRUE"
        EXAMPLE_SIMULATION = 0
        EXAMPLE_USE_CHIPSCOPE = 0
WARNING:Xst:647 - Input <GT0_RXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_GTRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_GTTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_TXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT1_RXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT1_GTRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT1_GTTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT1_TXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT2_RXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT2_GTRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT2_GTTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT2_TXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT3_RXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT3_GTRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT3_GTTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT3_TXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_QPLLRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 961: Output port <RETRY_COUNTER> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 961: Output port <MMCM_RESET> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 961: Output port <CPLL_RESET> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 996: Output port <RETRY_COUNTER> of the instance <gt1_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 996: Output port <MMCM_RESET> of the instance <gt1_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 996: Output port <QPLL_RESET> of the instance <gt1_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 996: Output port <CPLL_RESET> of the instance <gt1_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1031: Output port <RETRY_COUNTER> of the instance <gt2_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1031: Output port <MMCM_RESET> of the instance <gt2_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1031: Output port <QPLL_RESET> of the instance <gt2_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1031: Output port <CPLL_RESET> of the instance <gt2_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1066: Output port <RETRY_COUNTER> of the instance <gt3_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1066: Output port <MMCM_RESET> of the instance <gt3_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1066: Output port <QPLL_RESET> of the instance <gt3_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1066: Output port <CPLL_RESET> of the instance <gt3_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1104: Output port <RETRY_COUNTER> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1104: Output port <MMCM_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1104: Output port <QPLL_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1104: Output port <CPLL_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1104: Output port <RESET_PHALIGNMENT> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1104: Output port <RXDFELFHOLD> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1104: Output port <RXLPMLFHOLD> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1104: Output port <RXLPMHFHOLD> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1149: Output port <RETRY_COUNTER> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1149: Output port <MMCM_RESET> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1149: Output port <QPLL_RESET> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1149: Output port <CPLL_RESET> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1149: Output port <RESET_PHALIGNMENT> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1149: Output port <RXDFELFHOLD> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1149: Output port <RXLPMLFHOLD> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1149: Output port <RXLPMHFHOLD> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1194: Output port <RETRY_COUNTER> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1194: Output port <MMCM_RESET> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1194: Output port <QPLL_RESET> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1194: Output port <CPLL_RESET> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1194: Output port <RESET_PHALIGNMENT> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1194: Output port <RXDFELFHOLD> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1194: Output port <RXLPMLFHOLD> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1194: Output port <RXLPMHFHOLD> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1239: Output port <RETRY_COUNTER> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1239: Output port <MMCM_RESET> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1239: Output port <QPLL_RESET> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1239: Output port <CPLL_RESET> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1239: Output port <RESET_PHALIGNMENT> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1239: Output port <RXDFELFHOLD> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1239: Output port <RXLPMLFHOLD> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_init.v" line 1239: Output port <RXLPMHFHOLD> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <rx_cdrlock_counter>.
    Found 1-bit register for signal <rx_cdrlocked>.
    Found 32-bit adder for signal <rx_cdrlock_counter[31]_GND_54_o_add_2_OUT> created at line 1284.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <GTX_117_625_15625_40_init> synthesized.

Synthesizing Unit <GTX_117_625_15625_40>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\gtx_117_625_15625_40.v".
        WRAPPER_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = 32'b00110000000100001101100100001100
        PMA_RSV_IN = 32'b00000000000000011000010010000000
    Summary:
	no macro.
Unit <GTX_117_625_15625_40> synthesized.

Synthesizing Unit <GTX_117_625_15625_40_GT>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\gtx_117_625_15625_40_gt.v".
        GT_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = 32'b00110000000100001101100100001100
        PMA_RSV_IN = 32'b00000000000000011000010010000000
        PCS_RSVD_ATTR_IN = 48'b000000000000000000000000000000000000000000000010
    Summary:
	no macro.
Unit <GTX_117_625_15625_40_GT> synthesized.

Synthesizing Unit <GTX_117_625_15625_40_TX_STARTUP_FSM>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v".
        GT_TYPE = "GTX"
        STABLE_CLOCK_PERIOD = 20
        RETRY_COUNTER_BITWIDTH = 8
        TX_QPLL_USED = "TRUE"
        RX_QPLL_USED = "TRUE"
        PHASE_ALIGNMENT_MANUAL = "TRUE"
WARNING:Xst:647 - Input <CPLLREFCLKLOST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_startup_fsm.v" line 284: Output port <data_out> of the instance <sync_cplllock> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <init_wait_count>.
    Found 19-bit register for signal <time_out_counter>.
    Found 1-bit register for signal <time_out_2ms>.
    Found 1-bit register for signal <time_tlock_max>.
    Found 1-bit register for signal <time_out_500us>.
    Found 10-bit register for signal <mmcm_lock_count>.
    Found 1-bit register for signal <mmcm_lock_int>.
    Found 1-bit register for signal <run_phase_alignment_int_s3>.
    Found 1-bit register for signal <tx_fsm_reset_done_int_s3>.
    Found 1-bit register for signal <time_out_wait_bypass_s3>.
    Found 1-bit register for signal <txresetdone_s3>.
    Found 17-bit register for signal <wait_bypass_count>.
    Found 1-bit register for signal <time_out_wait_bypass>.
    Found 3-bit register for signal <tx_state>.
    Found 1-bit register for signal <TXUSERRDY>.
    Found 1-bit register for signal <GTTXRESET>.
    Found 1-bit register for signal <MMCM_RESET>.
    Found 1-bit register for signal <tx_fsm_reset_done_int>.
    Found 1-bit register for signal <QPLL_RESET>.
    Found 1-bit register for signal <CPLL_RESET>.
    Found 1-bit register for signal <pll_reset_asserted>.
    Found 1-bit register for signal <reset_time_out>.
    Found 8-bit register for signal <retry_counter_int>.
    Found 1-bit register for signal <run_phase_alignment_int>.
    Found 1-bit register for signal <RESET_PHALIGNMENT>.
    Found 1-bit register for signal <init_wait_done>.
    Found finite state machine <FSM_13> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 11                                             |
    | Clock              | STABLE_CLOCK (rising_edge)                     |
    | Reset              | SOFT_RESET_tx_state[2]_OR_228_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <init_wait_count[7]_GND_59_o_add_3_OUT> created at line 194.
    Found 19-bit adder for signal <time_out_counter[18]_GND_59_o_add_9_OUT> created at line 215.
    Found 10-bit adder for signal <mmcm_lock_count[9]_GND_59_o_add_18_OUT> created at line 235.
    Found 17-bit adder for signal <wait_bypass_count[16]_GND_59_o_add_29_OUT> created at line 317.
    Found 8-bit adder for signal <retry_counter_int[7]_GND_59_o_add_77_OUT> created at line 502.
    Found 10-bit comparator greater for signal <mmcm_lock_count[9]_PWR_66_o_LessThan_18_o> created at line 234
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_117_625_15625_40_TX_STARTUP_FSM> synthesized.

Synthesizing Unit <GTX_117_625_15625_40_sync_block>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_sync_block.v".
        INITIALISE = 2'b00
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Set property "ASYNC_REG = TRUE" for instance <data_sync>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Set property "ASYNC_REG = TRUE" for instance <data_sync_reg>.
    Summary:
	no macro.
Unit <GTX_117_625_15625_40_sync_block> synthesized.

Synthesizing Unit <GTX_117_625_15625_40_RX_STARTUP_FSM>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v".
        EXAMPLE_SIMULATION = 0
        GT_TYPE = "GTX"
        EQ_MODE = "DFE"
        STABLE_CLOCK_PERIOD = 20
        RETRY_COUNTER_BITWIDTH = 8
        TX_QPLL_USED = "TRUE"
        RX_QPLL_USED = "TRUE"
        PHASE_ALIGNMENT_MANUAL = "FALSE"
WARNING:Xst:647 - Input <CPLLREFCLKLOST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_rx_startup_fsm.v" line 407: Output port <data_out> of the instance <sync_cplllock> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <init_wait_count>.
    Found 2-bit register for signal <recclk_mon_restart_count>.
    Found 32-bit register for signal <adapt_count>.
    Found 1-bit register for signal <time_out_adapt>.
    Found 19-bit register for signal <time_out_counter>.
    Found 1-bit register for signal <time_out_2ms>.
    Found 1-bit register for signal <time_tlock_max>.
    Found 1-bit register for signal <time_out_1us>.
    Found 1-bit register for signal <time_out_100us>.
    Found 10-bit register for signal <mmcm_lock_count>.
    Found 1-bit register for signal <mmcm_lock_int>.
    Found 1-bit register for signal <run_phase_alignment_int_s3>.
    Found 1-bit register for signal <rx_fsm_reset_done_int_s3>.
    Found 1-bit register for signal <time_out_wait_bypass_s3>.
    Found 1-bit register for signal <rxresetdone_s3>.
    Found 13-bit register for signal <wait_bypass_count>.
    Found 1-bit register for signal <time_out_wait_bypass>.
    Found 4-bit register for signal <rx_state>.
    Found 1-bit register for signal <RXUSERRDY>.
    Found 1-bit register for signal <GTRXRESET>.
    Found 1-bit register for signal <MMCM_RESET>.
    Found 1-bit register for signal <rx_fsm_reset_done_int>.
    Found 1-bit register for signal <QPLL_RESET>.
    Found 1-bit register for signal <CPLL_RESET>.
    Found 1-bit register for signal <reset_time_out>.
    Found 8-bit register for signal <retry_counter_int>.
    Found 1-bit register for signal <run_phase_alignment_int>.
    Found 1-bit register for signal <check_tlock_max>.
    Found 1-bit register for signal <RESET_PHALIGNMENT>.
    Found 1-bit register for signal <recclk_mon_count_reset>.
    Found 1-bit register for signal <adapt_count_reset>.
    Found 1-bit register for signal <RXDFEAGCHOLD>.
    Found 1-bit register for signal <RXDFELFHOLD>.
    Found 1-bit register for signal <RXLPMLFHOLD>.
    Found 1-bit register for signal <RXLPMHFHOLD>.
    Found 1-bit register for signal <init_wait_done>.
    Found finite state machine <FSM_14> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 14                                             |
    | Outputs            | 14                                             |
    | Clock              | STABLE_CLOCK (rising_edge)                     |
    | Reset              | SOFT_RESET_rx_state[3]_OR_229_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <init_wait_count[7]_GND_61_o_add_3_OUT> created at line 237.
    Found 2-bit adder for signal <recclk_mon_restart_count[1]_GND_61_o_add_10_OUT> created at line 254.
    Found 32-bit adder for signal <adapt_count[31]_GND_61_o_add_18_OUT> created at line 281.
    Found 19-bit adder for signal <time_out_counter[18]_GND_61_o_add_25_OUT> created at line 307.
    Found 10-bit adder for signal <mmcm_lock_count[9]_GND_61_o_add_37_OUT> created at line 347.
    Found 13-bit adder for signal <wait_bypass_count[12]_GND_61_o_add_48_OUT> created at line 443.
    Found 8-bit adder for signal <retry_counter_int[7]_GND_61_o_add_104_OUT> created at line 689.
    Found 19-bit comparator greater for signal <GND_61_o_time_out_counter[18]_LessThan_28_o> created at line 309
    Found 10-bit comparator greater for signal <mmcm_lock_count[9]_PWR_68_o_LessThan_37_o> created at line 346
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 120 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_117_625_15625_40_RX_STARTUP_FSM> synthesized.

Synthesizing Unit <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_tx_manual_phase_align.v".
        NUMBER_OF_LANES = 4
        MASTER_LANE_ID = 0
    Found 4-bit register for signal <txphinitdone_prev>.
    Found 1-bit register for signal <txdlysresetdone_store<3>>.
    Found 1-bit register for signal <txdlysresetdone_store<2>>.
    Found 1-bit register for signal <txdlysresetdone_store<1>>.
    Found 1-bit register for signal <txdlysresetdone_store<0>>.
    Found 1-bit register for signal <txphaligndone_store<3>>.
    Found 1-bit register for signal <txphaligndone_store<2>>.
    Found 1-bit register for signal <txphaligndone_store<1>>.
    Found 1-bit register for signal <txphaligndone_store<0>>.
    Found 1-bit register for signal <txphinitdone_store_edge<3>>.
    Found 1-bit register for signal <txphinitdone_store_edge<2>>.
    Found 1-bit register for signal <txphinitdone_store_edge<1>>.
    Found 1-bit register for signal <txphinitdone_store_edge<0>>.
    Found 1-bit register for signal <PHASE_ALIGNMENT_DONE>.
    Found 1-bit register for signal <TXDLYSRESET<3>>.
    Found 1-bit register for signal <TXDLYSRESET<2>>.
    Found 1-bit register for signal <TXDLYSRESET<1>>.
    Found 1-bit register for signal <TXDLYSRESET<0>>.
    Found 1-bit register for signal <TXPHINIT<3>>.
    Found 1-bit register for signal <TXPHINIT<2>>.
    Found 1-bit register for signal <TXPHINIT<1>>.
    Found 1-bit register for signal <TXPHINIT<0>>.
    Found 1-bit register for signal <TXPHALIGN<3>>.
    Found 1-bit register for signal <TXPHALIGN<2>>.
    Found 1-bit register for signal <TXPHALIGN<1>>.
    Found 1-bit register for signal <TXPHALIGN<0>>.
    Found 1-bit register for signal <TXDLYEN<3>>.
    Found 1-bit register for signal <TXDLYEN<2>>.
    Found 1-bit register for signal <TXDLYEN<1>>.
    Found 1-bit register for signal <TXDLYEN<0>>.
    Found 4-bit register for signal <tx_phalign_manual_state>.
    Found 4-bit register for signal <txphinitdone_clear_slave>.
    Found 1-bit register for signal <txdone_clear>.
    Found 4-bit register for signal <txphaligndone_prev>.
    Found finite state machine <FSM_15> for signal <tx_phalign_manual_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 9                                              |
    | Clock              | STABLE_CLOCK (rising_edge)                     |
    | Reset              | RESET_PHALIGNMENT (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN> synthesized.

Synthesizing Unit <GTX_117_625_15625_40_sync_pulse>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_sync_pulse.v".
        C_NUM_SRETCH_REGS = 3
        C_NUM_SYNC_REGS = 3
    Set property "shreg_extract = no" for signal <sync1_r>.
    Set property "ASYNC_REG = TRUE" for signal <sync1_r>.
    Set property "shreg_extract = no" for signal <sync2_r>.
    Set property "ASYNC_REG = TRUE" for signal <sync2_r>.
    Found 3-bit register for signal <stretch_r>.
    Found 3-bit register for signal <sync1_r>.
    Found 3-bit register for signal <sync2_r>.
    Found 1-bit register for signal <USER_DONE>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <GTX_117_625_15625_40_sync_pulse> synthesized.

Synthesizing Unit <GTX_117_625_15625_40_AUTO_PHASE_ALIGN>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcoredir\GTX_117_625_15625_40\example_design\gtx_117_625_15625_40_auto_phase_align.v".
        GT_TYPE = "GTX"
    Found 1-bit register for signal <DLYSRESET>.
    Found 2-bit register for signal <count_phalign_edges>.
    Found 1-bit register for signal <PHASE_ALIGNMENT_DONE>.
    Found 2-bit register for signal <phalign_state>.
    Found 1-bit register for signal <phaligndone_prev>.
    Found finite state machine <FSM_16> for signal <phalign_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | STABLE_CLOCK (rising_edge)                     |
    | Reset              | RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <count_phalign_edges[1]_GND_64_o_add_8_OUT> created at line 155.
    Found 2-bit comparator lessequal for signal <count_phalign_edges[1]_PWR_71_o_LessThan_8_o> created at line 154
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_117_625_15625_40_AUTO_PHASE_ALIGN> synthesized.

Synthesizing Unit <vbertwithfifo>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\vbertwithfifo.v".
    Set property "KEEP = TRUE" for signal <dout>.
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'design_s2gx_top_level_inst', is tied to GND.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\vbertwithfifo.v" line 96: Output port <usb_wr> of the instance <design_s2gx_top_level_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\vbertwithfifo.v" line 96: Output port <usb_rd> of the instance <design_s2gx_top_level_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <usb_txe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <usb_rxf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <vbertwithfifo> synthesized.

Synthesizing Unit <design_s2gx_top_level>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v".
    Set property "KEEP = TRUE" for signal <errcnt_ch1>.
    Set property "KEEP = TRUE" for signal <fifodata_ch1>.
    Set property "KEEP = TRUE" for signal <fifodata_ch2>.
    Set property "KEEP = TRUE" for signal <fifodata_ch3>.
    Set property "KEEP = TRUE" for signal <fifodata_ch4>.
    Set property "KEEP = TRUE" for signal <resetn>.
    Set property "KEEP = TRUE" for signal <reset_x1>.
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 383: Output port <rx_eqctrl> of the instance <user_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 383: Output port <rx_eqdcgain> of the instance <user_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 383: Output port <tx_preemp_0t> of the instance <user_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 383: Output port <tx_preemp_1t> of the instance <user_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 383: Output port <tx_preemp_2t> of the instance <user_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 383: Output port <tx_vodctrl> of the instance <user_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 383: Output port <state> of the instance <user_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 383: Output port <write_all> of the instance <user_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 383: Output port <read> of the instance <user_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 427: Output port <rx_enapatternalign> of the instance <Generators_and_Checkers_ch1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 451: Output port <rx_enapatternalign> of the instance <Generators_and_Checkers_ch2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 475: Output port <rx_enapatternalign> of the instance <Generators_and_Checkers_ch3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 499: Output port <rx_enapatternalign> of the instance <Generators_and_Checkers_ch4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 523: Output port <fifofull> of the instance <errorlog_ch1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 547: Output port <fifofull> of the instance <errorlog_ch2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 547: Output port <errorflag> of the instance <errorlog_ch2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 572: Output port <fifofull> of the instance <errorlog_ch3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 572: Output port <errorflag> of the instance <errorlog_ch3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 596: Output port <fifofull> of the instance <errorlog_ch4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\design_s2gx_top_level.v" line 596: Output port <errorflag> of the instance <errorlog_ch4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dip_sw<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rx_syncstatus> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rx_patterndetect> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rx_freqlocked> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rx_eqctrl_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rx_eqdcgain_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_preemp_0t_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_preemp_1t_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_preemp_2t_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_vodctrl_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_valid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ack_error_sync>.
    Found 1-bit register for signal <error_sync_d1>.
    Found 1-bit register for signal <error_sys_clk_q>.
    Found 1-bit register for signal <error_sys_clk_q1>.
    Found 28-bit register for signal <cnt_display>.
    Found 1-bit register for signal <ack_error_sync_q>.
    Found 28-bit subtractor for signal <cnt_display[27]_GND_66_o_sub_6_OUT> created at line 717.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <design_s2gx_top_level> synthesized.

Synthesizing Unit <user_interface_synchronizer>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\user_interface_synchronizer.v".
WARNING:Xst:647 - Input <rx_clkout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <dip_sw_d2<0>>.
    Found 1-bit register for signal <dip_sw_d1<1>>.
    Found 1-bit register for signal <dip_sw_d2<1>>.
    Found 1-bit register for signal <dip_sw_d1<2>>.
    Found 1-bit register for signal <dip_sw_d2<2>>.
    Found 1-bit register for signal <dip_sw_d1<3>>.
    Found 1-bit register for signal <dip_sw_d2<3>>.
    Found 1-bit register for signal <dip_sw_d1<4>>.
    Found 1-bit register for signal <dip_sw_d2<4>>.
    Found 1-bit register for signal <dip_sw_d1<5>>.
    Found 1-bit register for signal <dip_sw_d2<5>>.
    Found 1-bit register for signal <dip_sw_d1<6>>.
    Found 1-bit register for signal <dip_sw_d2<6>>.
    Found 1-bit register for signal <dip_sw_d1<7>>.
    Found 1-bit register for signal <dip_sw_d2<7>>.
    Found 1-bit register for signal <push_button_d1<0>>.
    Found 1-bit register for signal <push_button_d2<0>>.
    Found 1-bit register for signal <push_button_d1<1>>.
    Found 1-bit register for signal <push_button_d2<1>>.
    Found 1-bit register for signal <push_button_d1<2>>.
    Found 1-bit register for signal <push_button_d2<2>>.
    Found 1-bit register for signal <push_button_d1<3>>.
    Found 1-bit register for signal <push_button_d2<3>>.
    Found 1-bit register for signal <push_button_d1<4>>.
    Found 1-bit register for signal <push_button_d2<4>>.
    Found 1-bit register for signal <datapattern_reset_q_1>.
    Found 1-bit register for signal <datapattern_reset_1>.
    Found 1-bit register for signal <datapattern_reset_q_2>.
    Found 1-bit register for signal <datapattern_reset_2>.
    Found 1-bit register for signal <datapattern_reset_q_3>.
    Found 1-bit register for signal <datapattern_reset_3>.
    Found 1-bit register for signal <datapattern_reset_q_4>.
    Found 1-bit register for signal <datapattern_reset_4>.
    Found 1-bit register for signal <dip_sw_d1<0>>.
    Found 2-bit register for signal <data_pattern_select_q_1>.
    Found 2-bit register for signal <data_pattern_select_q_2>.
    Found 2-bit register for signal <data_pattern_select_q_3>.
    Found 2-bit register for signal <data_pattern_select_q_4>.
    Found 1-bit register for signal <resetn_d2>.
    Found 1-bit register for signal <resetn_d1>.
    Found 2-bit register for signal <data_pattern_select_1>.
    Found 2-bit register for signal <data_pattern_select_2>.
    Found 2-bit register for signal <data_pattern_select_3>.
    Found 2-bit register for signal <data_pattern_select_4>.
    Summary:
	inferred  52 D-type flip-flop(s).
Unit <user_interface_synchronizer> synthesized.

Synthesizing Unit <top_level_user_interface>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\top_level_user_interface.v".
        IDLE = 8'b00000000
        PREEMP_state = 8'b00000001
        WAIT_for_write_ack = 8'b00000010
        WAIT_for_display_ack = 8'b00000100
        WAIT_for_read_ack = 8'b00001000
        VOD_state = 8'b00010110
        EQ_state = 8'b00110010
        DCGAIN_state = 8'b01100100
WARNING:Xst:647 - Input <error_from_seven_segment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <PMA_settings_state>.
    Found 4-bit register for signal <rx_eqctrl>.
    Found 2-bit register for signal <rx_eqdcgain>.
    Found 4-bit register for signal <tx_preemp_0t>.
    Found 4-bit register for signal <tx_preemp_1t>.
    Found 4-bit register for signal <tx_preemp_2t>.
    Found 3-bit register for signal <tx_vodctrl>.
    Found 1-bit register for signal <write_PMA_values_to_display>.
    Found 1-bit register for signal <write_control_to_reconfig>.
    Found 1-bit register for signal <read_PMA_values_to_display>.
    Found 1-bit register for signal <read_control_to_reconfig>.
INFO:Xst:1799 - State 00000100 is never reached in FSM <PMA_settings_state>.
    Found finite state machine <FSM_17> for signal <PMA_settings_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 20                                             |
    | Inputs             | 10                                             |
    | Outputs            | 14                                             |
    | Clock              | system_clock (rising_edge)                     |
    | Reset              | resetn_synced_INV_384_o (positive)             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <tx_preemp_1t[3]_GND_69_o_add_11_OUT> created at line 278.
    Found 3-bit adder for signal <tx_vodctrl[2]_GND_69_o_add_15_OUT> created at line 307.
    Found 4-bit adder for signal <rx_eqctrl[3]_GND_69_o_add_19_OUT> created at line 333.
    Found 2-bit adder for signal <rx_eqdcgain[1]_GND_69_o_add_23_OUT> created at line 365.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top_level_user_interface> synthesized.

Synthesizing Unit <top_seven_segment_display>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\top_seven_segment_display.v".
WARNING:Xst:647 - Input <tx_preemp_0t> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_preemp_2t> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_preemp_0t_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_preemp_2t_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dip_sw_synced<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <push_button_synced<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <push_button_synced<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <resetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <read_write_PMA_control_reg>.
    Found 1-bit register for signal <change_PMA_settings_reg>.
    Found 1-bit register for signal <ack_from_seven_segment>.
    Found 4-bit register for signal <digit1_display>.
    Found 4-bit register for signal <digit2_display>.
    Found 3-bit register for signal <PMA_settings_reg>.
    Found 3-bit comparator equal for signal <PMA_settings_reg[2]_PMA_settings[2]_equal_6_o> created at line 140
    Found 1-bit comparator equal for signal <read_write_PMA_control_reg_read_write_PMA_control_equal_7_o> created at line 140
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <top_seven_segment_display> synthesized.

Synthesizing Unit <error_digit_display>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\error_digit_display.v".
WARNING:Xst:647 - Input <error_counter<30:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <second_digit>.
    Found 1-bit register for signal <third_digit>.
    Found 1-bit register for signal <first_digit>.
    Summary:
	no macro.
Unit <error_digit_display> synthesized.

Synthesizing Unit <sevensegtwo>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\sevensegtwo.v".
    Found 16x7-bit Read Only RAM for signal <_n0034>
    Found 16x7-bit Read Only RAM for signal <_n0051>
    Summary:
	inferred   2 RAM(s).
Unit <sevensegtwo> synthesized.

Synthesizing Unit <data_gen_checker_top_40bits>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\data_gen_checker_top_40bits.v".
    Set property "KEEP = TRUE" for signal <tx_out_xcvr>.
    Set property "KEEP = TRUE" for signal <tx_out_prbs7_int>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<39>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<38>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<37>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<36>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<35>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<34>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<33>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<32>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<31>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<30>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<29>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<28>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<27>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<26>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<25>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<24>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<23>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<22>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<21>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<20>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<19>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<18>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<17>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<16>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<15>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<14>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<13>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<12>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<11>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<10>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<9>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<8>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<7>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<6>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<5>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<4>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<3>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<2>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<1>>.
    Set property "KEEP = TRUE" for signal <rxdata_synced_wire<0>>.
    Set property "KEEP = TRUE" for signal <reset_tx>.
    Set property "KEEP = TRUE" for signal <reset_rx>.
    Set property "KEEP = TRUE" for signal <pll_locked>.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'inject_err_sync_40bits_inst', is tied to GND.
WARNING:Xst:647 - Input <rx_patterndetect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rx_freqlocked> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tx_out_sync_sm> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <reset_chk>.
    Found 1-bit register for signal <rx_enapatternalign_txdomain>.
    Found 1-bit register for signal <reset_patgen>.
    Found 2-bit register for signal <datapattern_sel_tx_Q>.
    Found 2-bit register for signal <datapattern_sel_rx_Q>.
    Found 40-bit register for signal <tx_out_xcvr>.
    Found 1-bit register for signal <enable_mux>.
    Found 1-bit register for signal <rx_enapatternalign_Q>.
    Found 1-bit register for signal <rx_enapatternalign>.
    Found 1-bit register for signal <msb_first_rxclkQ>.
    Found 1-bit register for signal <msb_first_rxclk>.
    Found 40-bit register for signal <exp_rxdata_synced>.
    Found 1-bit register for signal <checker_synced>.
    Found 40-bit register for signal <rxdata_synced>.
    Found 40-bit 4-to-1 multiplexer for signal <_n0298> created at line 346.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rxdata_synced_wire<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exp_rxdata_synced_wire<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit comparator equal for signal <datapattern_sel_tx_Q[1]_datapattern_sel_tx[1]_equal_4_o> created at line 230
    Found 2-bit comparator equal for signal <datapattern_sel_rx_Q[1]_datapattern_sel_rx[1]_equal_6_o> created at line 260
    Summary:
	inferred 133 D-type flip-flop(s).
	inferred  80 Latch(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <data_gen_checker_top_40bits> synthesized.

Synthesizing Unit <prbs23_40bit_msb>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\prbs23_40bit_msb.v".
    WARNING:Xst:2404 -  FFs/Latches <s_e1<0:0>> (without init value) have a constant value of 0 in block <prbs23_40bit_msb>.
    WARNING:Xst:2404 -  FFs/Latches <s_e2<0:0>> (without init value) have a constant value of 0 in block <prbs23_40bit_msb>.
    WARNING:Xst:2404 -  FFs/Latches <err<0:0>> (without init value) have a constant value of 0 in block <prbs23_40bit_msb>.
    WARNING:Xst:2404 -  FFs/Latches <x<39:0>> (without init value) have a constant value of 1 in block <prbs23_40bit_msb>.
    Summary:
	no macro.
Unit <prbs23_40bit_msb> synthesized.

Synthesizing Unit <prbs23_40bit_Verify>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\prbs23_40bit_Verify.v".
        STATE_RESET = 2'b00
        STATE_LOCK_MODE = 2'b01
        STATE_ERROR_COUNT_MODE = 2'b10
        NUM_CYCLES_FOR_LOCK = 100
    Found 40-bit register for signal <prbsCurr>.
    Found 8-bit register for signal <matchCount>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <lock>.
    Found 40-bit register for signal <rxdata>.
    Found 40-bit register for signal <exp_rxdata>.
    Found finite state machine <FSM_18> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <matchCount[7]_GND_156_o_add_2_OUT> created at line 61.
    Found 40-bit comparator equal for signal <prbsNext[39]_dataIn[39]_equal_1_o> created at line 60
    Found 8-bit comparator greater for signal <n0006> created at line 65
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 129 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <prbs23_40bit_Verify> synthesized.

Synthesizing Unit <prbs7_40bit_msb>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\prbs7_40bit_msb.v".
    Found 40-bit register for signal <x>.
    Found 1-bit register for signal <s_e1>.
    Found 1-bit register for signal <s_e2>.
    Found 1-bit register for signal <err>.
    Summary:
	inferred  43 D-type flip-flop(s).
Unit <prbs7_40bit_msb> synthesized.

Synthesizing Unit <prbs7_40bit_Verify>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\prbs7_40bit_Verify.v".
        STATE_RESET = 2'b00
        STATE_LOCK_MODE = 2'b01
        STATE_ERROR_COUNT_MODE = 2'b10
        STATE_RELOCK_MODE = 2'b11
        NUM_CYCLES_FOR_LOCK = 10000
        MAX_ERROR_COUNT = 127
    Found 7-bit register for signal <prbsCurr<6:0>>.
    Found 16-bit register for signal <matchCount>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <lock>.
    Found 40-bit register for signal <exp_rxdata>.
    Found 40-bit register for signal <rxdata>.
    Found 16-bit register for signal <errcnts>.
    Found finite state machine <FSM_19> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <errcnts[15]_GND_160_o_add_7_OUT> created at line 84.
    Found 16-bit adder for signal <matchCount[15]_GND_160_o_add_17_OUT> created at line 105.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_PWR_163_o_Mux_21_o> created at line 44.
    Found 40-bit 4-to-1 multiplexer for signal <n0112> created at line 44.
    Found 16-bit comparator greater for signal <n0000> created at line 63
    Found 40-bit comparator equal for signal <n0002> created at line 82
    Found 40-bit comparator equal for signal <prbsNext[39]_dataIn[39]_equal_16_o> created at line 104
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 120 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <prbs7_40bit_Verify> synthesized.

Synthesizing Unit <HF_generator_40bits>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\HF_generator_40bits.v".
WARNING:Xst:647 - Input <enable_HF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy_dummy> equivalent to <tx_out_high_freq> has been removed
    Register <tx_out_high_freq_dummy> equivalent to <tx_out_high_freq> has been removed
    Found 1-bit register for signal <tx_out_high_freq>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    WARNING:Xst:2404 -  FFs/Latches <tx_out_high_freq<1:1>> (without init value) have a constant value of 0 in block <HF_generator_40bits>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <HF_generator_40bits> synthesized.

Synthesizing Unit <inject_err_sync>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\verilog\inject_err_sync.v".
    Found 1-bit register for signal <data>.
    Found 1-bit register for signal <inject_error_to_checker>.
    Found 1-bit register for signal <resetvalue>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <inject_err_sync> synthesized.

Synthesizing Unit <errorlogger>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\errorlogger.vhd".
    Set property "KEEP = TRUE" for signal <rxdata>.
    Set property "KEEP = TRUE" for signal <exp_rxdata>.
    Set property "KEEP = TRUE" for signal <errcnt>.
    Set property "KEEP = TRUE" for signal <fifodata>.
    Set property "KEEP = TRUE" for signal <wrdata>.
    Set property "KEEP = TRUE" for signal <lasting_error_cnt>.
    Set property "KEEP = TRUE" for signal <resetn>.
    Set property "KEEP = TRUE" for signal <locked>.
    Set property "KEEP = TRUE" for signal <buf_resetpattern>.
    Set property "KEEP = TRUE" for signal <reset>.
INFO:Xst:3210 - "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\errorlogger.vhd" line 265: Output port <FULL> of the instance <ufifo> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <fifofull> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rx_freqlocked1d>.
    Found 1-bit register for signal <fifo_almost_full>.
    Found 1-bit register for signal <fifo_almost_full1d>.
    Found 1-bit register for signal <fifo_almost_empty>.
    Found 1-bit register for signal <fifo_almost_empty1d>.
    Found 1-bit register for signal <fifoready>.
    Found 1-bit register for signal <fifoready1d>.
    Found 1-bit register for signal <buf_resetpattern>.
    Found 48-bit register for signal <cdrlostcnt>.
    Found 48-bit register for signal <timecnt>.
    Found 48-bit register for signal <errcnt>.
    Found 48-bit register for signal <wdcnt>.
    Found 16-bit register for signal <lasting_error_cnt>.
    Found 1-bit register for signal <errorflag>.
    Found 1-bit register for signal <wrreq>.
    Found 96-bit register for signal <wrdata>.
    Found 1-bit register for signal <locked1d>.
    Found 48-bit adder for signal <cdrlostcnt[47]_GND_175_o_add_2_OUT> created at line 202.
    Found 48-bit adder for signal <timecnt[47]_GND_175_o_add_6_OUT> created at line 214.
    Found 48-bit adder for signal <wdcnt[47]_GND_175_o_add_10_OUT> created at line 237.
    Found 48-bit adder for signal <errcnt[47]_GND_175_o_add_12_OUT> created at line 240.
    Found 16-bit adder for signal <lasting_error_cnt[15]_GND_175_o_add_13_OUT> created at line 241.
    Found 40-bit comparator equal for signal <n0048> created at line 238
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 315 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <errorlogger> synthesized.

Synthesizing Unit <cdreventfifo_exdes>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\ipcore_dir2\cdreventfifo\example_design\cdreventfifo_exdes.vhd".
    Summary:
	no macro.
Unit <cdreventfifo_exdes> synthesized.

Synthesizing Unit <usb_interface>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\src\VBERTUpdat3\VHDL\usb_interface.v".
        idle = 4'b0000
        regs_to_pc_lch = 4'b0001
        regs_to_pc_fetch = 4'b0010
        fifo_rd_req_start = 4'b0011
        fifo_rd_req_set = 4'b0100
        fifo_rd_req_clear = 4'b0101
        fifo_read_lch = 4'b0110
        fifo_read_exe = 4'b0111
        regs_to_pc_exe = 4'b1000
        ready_idle = 4'b1001
        wdone = 1'b1
        widle = 1'b0
    Set property "KEEP = TRUE" for signal <ch1_cnt1_to_pc>.
    Set property "KEEP = TRUE" for signal <d_out>.
    Set property "KEEP = TRUE" for signal <hold_bus_write>.
WARNING:Xst:647 - Input <led_to_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <led2_to_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <seg7_to_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <txe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rxf> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <usb_d> is never assigned. Tied to value Z.
    Found 4-bit register for signal <usb_state>.
    Found 1-bit register for signal <usb_write>.
    Found 8-bit register for signal <i>.
    Found 8-bit register for signal <d_out>.
    Found 1-bit register for signal <fifo_rd_req<4>>.
    Found 1-bit register for signal <fifo_rd_req<3>>.
    Found 1-bit register for signal <fifo_rd_req<2>>.
    Found 1-bit register for signal <fifo_rd_req<1>>.
    Found 3-bit register for signal <chi>.
    Found 432-bit register for signal <pc_rd_regs_lch>.
    Found 432-bit register for signal <pc_rd_regs_lch1>.
    Found 23-bit register for signal <cnt>.
    Found 1-bit register for signal <hold_bus_write>.
    Found 1-bit register for signal <usb_write_state>.
    Found finite state machine <FSM_20> for signal <usb_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <chi[2]_GND_176_o_add_125_OUT> created at line 329.
    Found 8-bit adder for signal <i[7]_GND_176_o_add_194_OUT> created at line 419.
    Found 23-bit adder for signal <cnt[22]_GND_176_o_add_222_OUT> created at line 433.
    Found 8-bit 13-to-1 multiplexer for signal <_n0358> created at line 348.
    Found 8-bit 13-to-1 multiplexer for signal <_n0384> created at line 362.
    Found 8-bit 13-to-1 multiplexer for signal <_n0410> created at line 376.
    Found 8-bit 13-to-1 multiplexer for signal <_n0436> created at line 390.
    Found 8-bit tristate buffer for signal <usb_d> created at line 30
    Found 23-bit comparator greater for signal <cnt[22]_GND_176_o_LessThan_226_o> created at line 436
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal ch1_cnt1_to_pc may hinder XST clustering optimizations.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 913 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 123 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <usb_interface> synthesized.

Synthesizing Unit <fifo_vbertofmac_exdes>.
    Related source file is "D:\xilinxtrain\TEMAC20140615\ipcore_dir\fifo_vbertofmac\example_design\fifo_vbertofmac_exdes.vhd".
    Summary:
	no macro.
Unit <fifo_vbertofmac_exdes> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 127
 10-bit adder                                          : 9
 12-bit adder                                          : 3
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 5
 13-bit adder                                          : 4
 13-bit addsub                                         : 1
 16-bit adder                                          : 14
 17-bit adder                                          : 4
 19-bit adder                                          : 8
 2-bit adder                                           : 9
 2-bit subtractor                                      : 1
 23-bit adder                                          : 1
 28-bit subtractor                                     : 1
 3-bit adder                                           : 6
 3-bit subtractor                                      : 1
 32-bit adder                                          : 5
 4-bit adder                                           : 6
 48-bit adder                                          : 16
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 4
 6-bit addsub                                          : 1
 8-bit adder                                           : 22
 8-bit subtractor                                      : 1
 9-bit addsub                                          : 2
# Registers                                            : 895
 1-bit register                                        : 632
 10-bit register                                       : 9
 12-bit register                                       : 14
 13-bit register                                       : 5
 16-bit register                                       : 16
 17-bit register                                       : 4
 18-bit register                                       : 1
 19-bit register                                       : 9
 2-bit register                                        : 36
 21-bit register                                       : 1
 23-bit register                                       : 1
 28-bit register                                       : 3
 3-bit register                                        : 20
 30-bit register                                       : 1
 32-bit register                                       : 15
 34-bit register                                       : 1
 37-bit register                                       : 1
 4-bit register                                        : 15
 40-bit register                                       : 36
 432-bit register                                      : 2
 48-bit register                                       : 16
 5-bit register                                        : 4
 6-bit register                                        : 5
 7-bit register                                        : 4
 8-bit register                                        : 37
 9-bit register                                        : 3
 96-bit register                                       : 4
# Latches                                              : 320
 1-bit latch                                           : 320
# Comparators                                          : 74
 1-bit comparator equal                                : 1
 1-bit comparator not equal                            : 2
 10-bit comparator greater                             : 8
 14-bit comparator greater                             : 4
 16-bit comparator greater                             : 4
 19-bit comparator greater                             : 4
 2-bit comparator equal                                : 8
 2-bit comparator lessequal                            : 4
 2-bit comparator not equal                            : 1
 23-bit comparator greater                             : 1
 3-bit comparator equal                                : 1
 40-bit comparator equal                               : 16
 5-bit comparator lessequal                            : 2
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 6-bit comparator not equal                            : 2
 8-bit comparator greater                              : 7
 8-bit comparator not equal                            : 5
# Multiplexers                                         : 623
 1-bit 2-to-1 multiplexer                              : 296
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 31
 18-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 10
 2-bit 4-to-1 multiplexer                              : 1
 28-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 19
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 26
 34-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 40-bit 2-to-1 multiplexer                             : 32
 40-bit 4-to-1 multiplexer                             : 8
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 5
 8-bit 13-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 136
 9-bit 2-to-1 multiplexer                              : 1
 96-bit 2-to-1 multiplexer                             : 20
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1
# FSMs                                                 : 36
# Xors                                                 : 579
 1-bit xor2                                            : 543
 1-bit xor3                                            : 32
 40-bit xor2                                           : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit GTX_117_625_15625_40_sync_pulse Conflict on KEEP property on signal sync2_r<1> and n0010<0> n0010<0> signal will be lost.
WARNING:Xst:638 - in unit GTX_117_625_15625_40_sync_pulse Conflict on KEEP property on signal sync1_r<2> and n0009<1> n0009<1> signal will be lost.
WARNING:Xst:638 - in unit GTX_117_625_15625_40_sync_pulse Conflict on KEEP property on signal sync1_r<1> and n0009<0> n0009<0> signal will be lost.
WARNING:Xst:638 - in unit GTX_117_625_15625_40_sync_pulse Conflict on KEEP property on signal sync2_r<2> and n0010<1> n0010<1> signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <tri_mode_eth_mac_v5_5.ngc>.
INFO:coreutil - Full license for component <tri_mode_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

Reading core <ipcore_dir/fifo_vbertofmac.ngc>.
Reading core <src/ipcore_dir2/cdreventfifo.ngc>.
Loading core <tri_mode_eth_mac_v5_5> for timing and area information for instance <trimac_core>.
Loading core <fifo_vbertofmac> for timing and area information for instance <exdes_inst>.
Loading core <cdreventfifo> for timing and area information for instance <exdes_inst>.
WARNING:Xst:1290 - Hierarchical block <user_interface> is unconnected in block <design_s2gx_top_level_inst>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <wr_rd_addr_0> in Unit <rx_fifo_i> is equivalent to the following 5 FFs/Latches, which will be removed : <wr_rd_addr_1> <wr_rd_addr_2> <wr_rd_addr_3> <wr_rd_addr_4> <wr_rd_addr_5> 
INFO:Xst:2261 - The FF/Latch <mdio_reg_addr_5> in Unit <axi_lite_controller> is equivalent to the following 2 FFs/Latches, which will be removed : <mdio_reg_addr_6> <mdio_reg_addr_7> 
INFO:Xst:2261 - The FF/Latch <txphinitdone_clear_slave_1> in Unit <gt0_tx_manual_phase_i> is equivalent to the following 2 FFs/Latches, which will be removed : <txphinitdone_clear_slave_2> <txphinitdone_clear_slave_3> 
INFO:Xst:2261 - The FF/Latch <pc_rd_regs_lch_206> in Unit <usb_fifo> is equivalent to the following 20 FFs/Latches, which will be removed : <pc_rd_regs_lch_413> <pc_rd_regs_lch_417> <pc_rd_regs_lch_419> <pc_rd_regs_lch_421> <pc_rd_regs_lch_423> <pc_rd_regs_lch_425> <pc_rd_regs_lch_427> <pc_rd_regs_lch_429> <pc_rd_regs_lch_431> <pc_rd_regs_lch1_0> <pc_rd_regs_lch1_2> <pc_rd_regs_lch1_4> <pc_rd_regs_lch1_6> <pc_rd_regs_lch1_8> <pc_rd_regs_lch1_10> <pc_rd_regs_lch1_12> <pc_rd_regs_lch1_14> <pc_rd_regs_lch1_223> <pc_rd_regs_lch1_429> <pc_rd_regs_lch1_430> 
INFO:Xst:2261 - The FF/Latch <pc_rd_regs_lch_205> in Unit <usb_fifo> is equivalent to the following 22 FFs/Latches, which will be removed : <pc_rd_regs_lch_207> <pc_rd_regs_lch_414> <pc_rd_regs_lch_415> <pc_rd_regs_lch_416> <pc_rd_regs_lch_418> <pc_rd_regs_lch_420> <pc_rd_regs_lch_422> <pc_rd_regs_lch_424> <pc_rd_regs_lch_426> <pc_rd_regs_lch_428> <pc_rd_regs_lch_430> <pc_rd_regs_lch1_1> <pc_rd_regs_lch1_3> <pc_rd_regs_lch1_5> <pc_rd_regs_lch1_7> <pc_rd_regs_lch1_9> <pc_rd_regs_lch1_11> <pc_rd_regs_lch1_13> <pc_rd_regs_lch1_15> <pc_rd_regs_lch1_221> <pc_rd_regs_lch1_222> <pc_rd_regs_lch1_431> 
WARNING:Xst:1426 - The value init of the FF/Latch txphinitdone_store_edge_0 hinder the constant cleaning in the block gt0_tx_manual_phase_i.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enable_mux> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <msb_first_rxclkQ> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enable_mux> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <msb_first_rxclkQ> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enable_mux> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pc_rd_regs_lch_205> (without init value) has a constant value of 0 in block <usb_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pc_rd_regs_lch_206> (without init value) has a constant value of 1 in block <usb_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <msb_first_rxclkQ> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rd_addr_0> (without init value) has a constant value of 0 in block <rx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mdio_reg_addr_5> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <txphinitdone_clear_slave_1> has a constant value of 0 in block <gt0_tx_manual_phase_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dip_sw_d1_5> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dip_sw_d1_4> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <push_button_d1_0> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_reset_q_1> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_reset_q_2> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_reset_q_3> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_reset_q_4> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enable_mux> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <msb_first_rxclkQ> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msb_first_rxclk> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msb_first_rxclk> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msb_first_rxclk> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msb_first_rxclk> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dip_sw_d2_4> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dip_sw_d2_5> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <push_button_d2_0> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapattern_reset_1> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapattern_reset_2> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapattern_reset_3> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapattern_reset_4> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_1_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_1_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_2_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_2_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_3_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_3_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_4_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_4_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_1_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_1_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_2_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_2_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_3_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_3_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_4_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_4_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_24> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_29> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_30> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_1> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_20> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_22> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_27> of sequential type is unconnected in block <vector_decode_inst>.
WARNING:Xst:2677 - Node <prbsCurr_23> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_24> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_25> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_26> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_27> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_28> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_29> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_30> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_31> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_32> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_33> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_34> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_35> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_36> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_37> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_38> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_39> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_23> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_24> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_25> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_26> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_27> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_28> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_29> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_30> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_31> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_32> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_33> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_34> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_35> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_36> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_37> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_38> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_39> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_23> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_24> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_25> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_26> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_27> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_28> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_29> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_30> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_31> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_32> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_33> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_34> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_35> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_36> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_37> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_38> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_39> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_23> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_24> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_25> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_26> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_27> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_28> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_29> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_30> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_31> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_32> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_33> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_34> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_35> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_36> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_37> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_38> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:2677 - Node <prbsCurr_39> of sequential type is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_39> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_38> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_37> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_36> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_35> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_34> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_33> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_32> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_31> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_30> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_29> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_28> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_27> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_26> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_25> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_24> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_23> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_22> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_21> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_20> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_19> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_18> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_17> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_16> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_15> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_14> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_13> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_12> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_11> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_10> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_9> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_8> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_7> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_6> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_5> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_4> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_3> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_2> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_1> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_0> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_39> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_38> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_37> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_36> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_35> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_34> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_33> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_32> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_31> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_30> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_29> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_28> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_27> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_26> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_25> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_24> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_23> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_22> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_21> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_20> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_19> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_18> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_17> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_16> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_15> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_14> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_13> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_12> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_11> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_10> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_9> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_8> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_7> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_6> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_5> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_4> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_3> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_2> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_1> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_0> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <lock> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_38> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_39> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_37> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_36> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_35> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_34> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_31> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_33> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_32> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_28> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_30> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_29> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_25> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_27> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_26> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_24> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_23> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_22> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_21> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_18> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_20> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_19> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_15> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_17> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_16> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_12> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_14> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_13> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_9> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_11> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_10> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_6> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_8> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_7> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_3> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_5> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_4> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_0> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_2> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_1> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_39> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_38> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_37> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_36> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_35> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_34> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_33> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_32> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_31> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_30> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_29> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_28> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_27> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_26> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_25> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_24> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_23> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_22> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_21> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_20> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_19> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_18> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_17> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_16> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_15> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_14> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_13> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_12> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_11> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_10> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_9> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_8> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_7> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_6> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_5> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_4> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_3> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_2> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_1> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_0> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_39> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_38> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_37> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_36> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_35> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_34> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_33> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_32> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_31> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_30> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_29> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_28> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_27> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_26> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_25> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_24> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_23> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_22> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_21> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_20> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_19> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_18> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_17> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_16> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_15> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_14> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_13> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_12> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_11> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_10> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_9> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_8> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_7> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_6> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_5> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_4> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_3> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_2> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_1> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_0> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <lock> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_38> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_39> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_37> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_36> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_35> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_34> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_31> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_33> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_32> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_28> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_30> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_29> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_25> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_27> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_26> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_24> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_23> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_22> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_21> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_18> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_20> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_19> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_15> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_17> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_16> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_12> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_14> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_13> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_9> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_11> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_10> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_6> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_8> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_7> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_3> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_5> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_4> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_0> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_2> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_1> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_39> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_38> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_37> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_36> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_35> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_34> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_33> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_32> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_31> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_30> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_29> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_28> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_27> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_26> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_25> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_24> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_23> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_22> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_21> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_20> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_19> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_18> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_17> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_16> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_15> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_14> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_13> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_12> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_11> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_10> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_9> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_8> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_7> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_6> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_5> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_4> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_3> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_2> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_1> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_0> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_39> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_38> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_37> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_36> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_35> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_34> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_33> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_32> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_31> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_30> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_29> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_28> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_27> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_26> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_25> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_24> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_23> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_22> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_21> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_20> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_19> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_18> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_17> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_16> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_15> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_14> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_13> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_12> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_11> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_10> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_9> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_8> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_7> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_6> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_5> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_4> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_3> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_2> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_1> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_0> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <lock> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_38> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_39> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_37> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_36> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_35> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_34> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_31> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_33> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_32> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_28> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_30> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_29> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_25> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_27> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_26> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_24> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_23> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_22> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_21> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_18> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_20> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_19> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_15> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_17> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_16> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_12> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_14> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_13> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_9> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_11> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_10> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_6> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_8> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_7> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_3> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_5> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_4> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_0> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_2> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_1> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_39> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_38> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_37> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_36> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_35> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_34> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_33> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_32> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_31> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_30> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_29> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_28> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_27> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_26> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_25> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_24> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_23> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_22> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_21> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_20> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_19> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_18> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_17> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_16> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_15> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_14> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_13> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_12> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_11> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_10> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_9> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_8> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_7> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_6> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_5> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_4> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_3> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_2> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_1> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rxdata_0> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_39> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_38> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_37> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_36> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_35> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_34> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_33> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_32> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_31> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_30> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_29> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_28> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_27> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_26> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_25> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_24> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_23> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_22> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_21> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_20> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_19> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_18> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_17> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_16> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_15> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_14> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_13> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_12> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_11> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_10> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_9> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_8> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_7> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_6> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_5> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_4> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_3> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_2> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_1> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <exp_rxdata_0> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <lock> is unconnected in block <prbs23_40bit_Verify_inst>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_38> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_39> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_37> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_36> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_35> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_34> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_31> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_33> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_32> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_28> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_30> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_29> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_25> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_27> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_26> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_24> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_23> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_22> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_21> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_18> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_20> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_19> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_15> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_17> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_16> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_12> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_14> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_13> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_9> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_11> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_10> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_6> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_8> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_7> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_3> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_5> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_4> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_0> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_2> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_1> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:2404 -  FFs/Latches <mdio_reg_addr<7:5>> (without init value) have a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>.
WARNING:Xst:2404 -  FFs/Latches <pc_rd_regs_lch1<431:431>> (without init value) have a constant value of 0 in block <usb_interface>.

Synthesizing (advanced) Unit <GTX_117_625_15625_40_AUTO_PHASE_ALIGN>.
The following registers are absorbed into counter <count_phalign_edges>: 1 register on signal <count_phalign_edges>.
Unit <GTX_117_625_15625_40_AUTO_PHASE_ALIGN> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_117_625_15625_40_RX_STARTUP_FSM>.
The following registers are absorbed into counter <init_wait_count>: 1 register on signal <init_wait_count>.
The following registers are absorbed into counter <recclk_mon_restart_count>: 1 register on signal <recclk_mon_restart_count>.
The following registers are absorbed into counter <adapt_count>: 1 register on signal <adapt_count>.
The following registers are absorbed into counter <time_out_counter>: 1 register on signal <time_out_counter>.
The following registers are absorbed into counter <retry_counter_int>: 1 register on signal <retry_counter_int>.
The following registers are absorbed into counter <mmcm_lock_count>: 1 register on signal <mmcm_lock_count>.
The following registers are absorbed into counter <wait_bypass_count>: 1 register on signal <wait_bypass_count>.
Unit <GTX_117_625_15625_40_RX_STARTUP_FSM> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_117_625_15625_40_TX_STARTUP_FSM>.
The following registers are absorbed into counter <init_wait_count>: 1 register on signal <init_wait_count>.
The following registers are absorbed into counter <time_out_counter>: 1 register on signal <time_out_counter>.
The following registers are absorbed into counter <mmcm_lock_count>: 1 register on signal <mmcm_lock_count>.
The following registers are absorbed into counter <retry_counter_int>: 1 register on signal <retry_counter_int>.
The following registers are absorbed into counter <wait_bypass_count>: 1 register on signal <wait_bypass_count>.
Unit <GTX_117_625_15625_40_TX_STARTUP_FSM> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_117_625_15625_40_init>.
The following registers are absorbed into counter <rx_cdrlock_counter>: 1 register on signal <rx_cdrlock_counter>.
Unit <GTX_117_625_15625_40_init> synthesized (advanced).

Synthesizing (advanced) Unit <design_s2gx_top_level>.
Unit <design_s2gx_top_level> synthesized (advanced).

Synthesizing (advanced) Unit <errorlogger>.
The following registers are absorbed into counter <timecnt>: 1 register on signal <timecnt>.
The following registers are absorbed into counter <cdrlostcnt>: 1 register on signal <cdrlostcnt>.
The following registers are absorbed into counter <wdcnt>: 1 register on signal <wdcnt>.
Unit <errorlogger> synthesized (advanced).

Synthesizing (advanced) Unit <prbs23_40bit_Verify>.
The following registers are absorbed into counter <matchCount>: 1 register on signal <matchCount>.
Unit <prbs23_40bit_Verify> synthesized (advanced).

Synthesizing (advanced) Unit <prbs7_40bit_Verify>.
The following registers are absorbed into counter <errcnts>: 1 register on signal <errcnts>.
Unit <prbs7_40bit_Verify> synthesized (advanced).

Synthesizing (advanced) Unit <sevensegtwo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0034> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit1>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0051> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit2>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sevensegtwo> synthesized (advanced).

Synthesizing (advanced) Unit <top_level_user_interface>.
The following registers are absorbed into counter <rx_eqctrl>: 1 register on signal <rx_eqctrl>.
The following registers are absorbed into counter <rx_eqdcgain>: 1 register on signal <rx_eqdcgain>.
The following registers are absorbed into counter <tx_preemp_1t>: 1 register on signal <tx_preemp_1t>.
The following registers are absorbed into counter <tx_vodctrl>: 1 register on signal <tx_vodctrl>.
Unit <top_level_user_interface> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_5_address_swap>.
The following registers are absorbed into counter <wr_count>: 1 register on signal <wr_count>.
The following registers are absorbed into counter <rd_count>: 1 register on signal <rd_count>.
Unit <tri_mode_eth_mac_v5_5_address_swap> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_5_axi_pat_check>.
The following registers are absorbed into counter <expected_data>: 1 register on signal <expected_data>.
The following registers are absorbed into counter <packet_count>: 1 register on signal <packet_count>.
The following registers are absorbed into counter <frame_activity_count>: 1 register on signal <frame_activity_count>.
Unit <tri_mode_eth_mac_v5_5_axi_pat_check> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_5_axi_pat_gen>.
The following registers are absorbed into counter <basic_rc_counter>: 1 register on signal <basic_rc_counter>.
The following registers are absorbed into counter <header_count>: 1 register on signal <header_count>.
The following registers are absorbed into counter <overhead_count>: 1 register on signal <overhead_count>.
The following registers are absorbed into counter <credit_count>: 1 register on signal <credit_count>.
The following registers are absorbed into counter <byte_count>: 1 register on signal <byte_count>.
Unit <tri_mode_eth_mac_v5_5_axi_pat_gen> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_5_axi_pipe>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <tri_mode_eth_mac_v5_5_axi_pipe> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_5_clk_en_gen>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <tri_mode_eth_mac_v5_5_clk_en_gen> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_5_example_design>.
The following registers are absorbed into counter <phy_reset_count>: 1 register on signal <phy_reset_count>.
Unit <tri_mode_eth_mac_v5_5_example_design> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_5_rx_client_fifo>.
The following registers are absorbed into accumulator <rd_addr>: 1 register on signal <rd_addr>, 1 register on signal <rd_addr_reload>.
The following registers are absorbed into counter <rd_frames>: 1 register on signal <rd_frames>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <tri_mode_eth_mac_v5_5_rx_client_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_5_tx_client_fifo>.
The following registers are absorbed into accumulator <wr_frames>: 1 register on signal <wr_frames>.
The following registers are absorbed into counter <rd_16_count>: 1 register on signal <rd_16_count>.
The following registers are absorbed into counter <rd_slot_timer>: 1 register on signal <rd_slot_timer>.
Unit <tri_mode_eth_mac_v5_5_tx_client_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <usb_interface>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <chi>: 1 register on signal <chi>.
Unit <usb_interface> synthesized (advanced).
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_5> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_6> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_7> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_8> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_9> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_10> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_11> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_12> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_13> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_14> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_15> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_16> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_17> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_18> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_24> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_29> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_30> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_1> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_5> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_6> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_7> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_8> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_9> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_10> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_11> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_12> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_13> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_14> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_15> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_16> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_17> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_18> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_20> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_22> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_27> of sequential type is unconnected in block <tri_mode_eth_mac_v5_5_vector_decode>.
WARNING:Xst:2677 - Node <prbsCurr_23> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_24> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_25> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_26> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_27> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_28> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_29> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_30> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_31> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_32> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_33> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_34> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_35> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_36> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_37> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_38> of sequential type is unconnected in block <prbs23_40bit_Verify>.
WARNING:Xst:2677 - Node <prbsCurr_39> of sequential type is unconnected in block <prbs23_40bit_Verify>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 28
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 16-bit adder                                          : 9
 2-bit subtractor                                      : 1
 28-bit subtractor                                     : 1
 3-bit adder                                           : 4
 3-bit subtractor                                      : 1
 48-bit adder                                          : 4
 6-bit addsub                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 97
 10-bit up counter                                     : 9
 12-bit down counter                                   : 1
 12-bit up counter                                     : 1
 13-bit up counter                                     : 4
 13-bit updown counter                                 : 1
 16-bit up counter                                     : 5
 17-bit up counter                                     : 4
 19-bit up counter                                     : 8
 2-bit up counter                                      : 9
 23-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 5
 4-bit up counter                                      : 6
 48-bit up counter                                     : 12
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 4
 8-bit down counter                                    : 1
 8-bit up counter                                      : 21
 9-bit updown counter                                  : 1
# Accumulators                                         : 2
 12-bit updown accumulator                             : 1
 9-bit updown accumulator                              : 1
# Registers                                            : 4789
 Flip-Flops                                            : 4789
# Comparators                                          : 74
 1-bit comparator equal                                : 1
 1-bit comparator not equal                            : 2
 10-bit comparator greater                             : 8
 14-bit comparator greater                             : 4
 16-bit comparator greater                             : 4
 19-bit comparator greater                             : 4
 2-bit comparator equal                                : 8
 2-bit comparator lessequal                            : 4
 2-bit comparator not equal                            : 1
 23-bit comparator greater                             : 1
 3-bit comparator equal                                : 1
 40-bit comparator equal                               : 16
 5-bit comparator lessequal                            : 2
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 6-bit comparator not equal                            : 2
 8-bit comparator greater                              : 7
 8-bit comparator not equal                            : 5
# Multiplexers                                         : 640
 1-bit 2-to-1 multiplexer                              : 347
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 27
 18-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 4-to-1 multiplexer                              : 1
 28-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 18
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 25
 34-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 40-bit 2-to-1 multiplexer                             : 32
 40-bit 4-to-1 multiplexer                             : 8
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 13-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 123
 9-bit 2-to-1 multiplexer                              : 1
 96-bit 2-to-1 multiplexer                             : 20
# FSMs                                                 : 36
# Xors                                                 : 579
 1-bit xor2                                            : 543
 1-bit xor3                                            : 32
 40-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <wr_rd_addr_0> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_1> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_2> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_3> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_4> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_5> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPLL_RESET> has a constant value of 0 in block <GTX_117_625_15625_40_TX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <QPLL_RESET> has a constant value of 0 in block <GTX_117_625_15625_40_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CPLL_RESET> has a constant value of 0 in block <GTX_117_625_15625_40_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RXLPMLFHOLD> has a constant value of 0 in block <GTX_117_625_15625_40_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RXLPMHFHOLD> has a constant value of 0 in block <GTX_117_625_15625_40_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch txphinitdone_store_edge_0 hinder the constant cleaning in the block GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <TXDLYEN_2> has a constant value of 0 in block <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <TXDLYEN_3> has a constant value of 0 in block <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <TXDLYEN_1> has a constant value of 0 in block <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txphinitdone_clear_slave_1> has a constant value of 0 in block <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txphinitdone_clear_slave_2> has a constant value of 0 in block <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txphinitdone_clear_slave_3> has a constant value of 0 in block <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_preemp_2t_0> (without init value) has a constant value of 0 in block <top_level_user_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_preemp_2t_1> (without init value) has a constant value of 0 in block <top_level_user_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_preemp_2t_2> (without init value) has a constant value of 0 in block <top_level_user_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_preemp_2t_3> (without init value) has a constant value of 0 in block <top_level_user_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_preemp_0t_0> (without init value) has a constant value of 0 in block <top_level_user_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_preemp_0t_1> (without init value) has a constant value of 0 in block <top_level_user_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_preemp_0t_2> (without init value) has a constant value of 0 in block <top_level_user_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_preemp_0t_3> (without init value) has a constant value of 0 in block <top_level_user_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pc_rd_regs_lch1_0> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_1> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_2> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_3> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_4> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_5> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_6> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_7> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_8> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_9> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_10> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_11> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_12> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_13> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_14> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_15> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_221> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_222> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_223> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_429> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch1_430> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_205> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_206> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_207> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_413> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_414> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_415> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_416> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_417> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_418> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_419> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_420> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_421> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_422> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_423> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_424> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_425> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_426> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_427> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_428> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_429> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_430> (without init value) has a constant value of 0 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_rd_regs_lch_431> (without init value) has a constant value of 1 in block <usb_interface>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_6> on signal <wr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_5> on signal <rd_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1101  | 1101
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1010  | 1010
 0111  | 0111
 1011  | 1011
 1000  | 1000
 1001  | 1001
 1100  | 1100
 1111  | 1111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/user_side_FIFO/rx_fifo_i/FSM_8> on signal <rd_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 110   | 110
 101   | 101
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/user_side_FIFO/rx_fifo_i/FSM_7> on signal <wr_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 011
 010   | 010
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/trimac_block/FSM_3> on signal <idelay_reset_cnt[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/FSM_4> on signal <access_cs[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_lite_controller/FSM_1> on signal <mdio_access_sm[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_lite_controller/FSM_2> on signal <axi_access_sm[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_lite_controller/FSM_0> on signal <axi_state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 10001 | 10001
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01110 | 01110
 01101 | 01101
 01111 | 01111
 10010 | 10010
 10000 | 10000
 10011 | 10011
 10100 | 10100
 10101 | 10101
 10110 | 10110
 11001 | 11001
 11000 | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <basic_pat_gen_inst/axi_pat_gen_inst/FSM_9> on signal <gen_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <basic_pat_gen_inst/axi_pat_check_inst/FSM_10> on signal <rx_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <basic_pat_gen_inst/address_swap_inst/FSM_12> on signal <rd_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 010
 011   | 011
 110   | 100
 010   | 101
 101   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <basic_pat_gen_inst/address_swap_inst/FSM_11> on signal <wr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_txresetfsm_i/FSM_13> on signal <tx_state[1:3]> with user encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_txresetfsm_i/FSM_13> on signal <tx_state[1:3]> with user encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/FSM_13> on signal <tx_state[1:3]> with user encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_txresetfsm_i/FSM_13> on signal <tx_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/FSM_14> on signal <rx_state[1:4]> with user encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/FSM_14> on signal <rx_state[1:4]> with user encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/FSM_14> on signal <rx_state[1:4]> with user encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/FSM_14> on signal <rx_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_tx_manual_phase_i/FSM_15> on signal <tx_phalign_manual_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/FSM_16> on signal <phalign_state[1:2]> with user encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rx_auto_phase_align_i/FSM_16> on signal <phalign_state[1:2]> with user encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rx_auto_phase_align_i/FSM_16> on signal <phalign_state[1:2]> with user encoding.
Optimizing FSM <GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/FSM_16> on signal <phalign_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VBERT8G/design_s2gx_top_level_inst/user_interface/FSM_17> on signal <PMA_settings_state[1:7]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 0000001
 00000001 | 0000010
 00010110 | 0000100
 00110010 | 0001000
 01100100 | 0010000
 00000010 | 0100000
 00000100 | unreached
 00001000 | 1000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VBERT8G/design_s2gx_top_level_inst/usb_fifo/FSM_20> on signal <usb_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 1000  | 1000
 0011  | 0011
 0100  | 0100
 1001  | 1001
 0101  | 0101
 0110  | 0110
 0111  | 0111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch1/prbs23_40bit_Verify_inst/FSM_18> on signal <state[1:2]> with gray encoding.
Optimizing FSM <VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch2/prbs23_40bit_Verify_inst/FSM_18> on signal <state[1:2]> with gray encoding.
Optimizing FSM <VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch3/prbs23_40bit_Verify_inst/FSM_18> on signal <state[1:2]> with gray encoding.
Optimizing FSM <VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch4/prbs23_40bit_Verify_inst/FSM_18> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch1/prbs7_40bit_Verify_inst/FSM_19> on signal <state[1:2]> with user encoding.
Optimizing FSM <VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch2/prbs7_40bit_Verify_inst/FSM_19> on signal <state[1:2]> with user encoding.
Optimizing FSM <VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch3/prbs7_40bit_Verify_inst/FSM_19> on signal <state[1:2]> with user encoding.
Optimizing FSM <VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch4/prbs7_40bit_Verify_inst/FSM_19> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <s_axi_bresp_reg_0> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_rresp_reg_0> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_axi_araddr_29> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_30> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_31> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_12> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_13> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_14> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_15> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_16> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_17> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_18> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_19> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_20> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_21> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_22> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_23> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_24> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_25> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_26> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_27> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_28> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_29> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_30> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_31> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_12> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_13> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_14> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_15> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_16> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_17> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_12> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_13> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_14> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_15> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_16> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_17> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_18> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_19> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_20> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_21> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_22> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_23> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_24> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_25> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_26> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_27> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_28> has a constant value of 0 in block <tri_mode_eth_mac_v5_5_axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance rgmii_rx_ctl_in in unit tri_mode_eth_mac_v5_5_rgmii_v2_0_if of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance rxdata_in_bus[0].rgmii_rx_data_in in unit tri_mode_eth_mac_v5_5_rgmii_v2_0_if of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance rxdata_in_bus[1].rgmii_rx_data_in in unit tri_mode_eth_mac_v5_5_rgmii_v2_0_if of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance rxdata_in_bus[2].rgmii_rx_data_in in unit tri_mode_eth_mac_v5_5_rgmii_v2_0_if of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance rxdata_in_bus[3].rgmii_rx_data_in in unit tri_mode_eth_mac_v5_5_rgmii_v2_0_if of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:2261 - The FF/Latch <rd_addr_reload> in Unit <tri_mode_eth_mac_v5_5_rx_client_fifo> is equivalent to the following FF/Latch, which will be removed : <name> 
INFO:Xst:2261 - The FF/Latch <recclk_mon_count_reset> in Unit <GTX_117_625_15625_40_RX_STARTUP_FSM> is equivalent to the following FF/Latch, which will be removed : <adapt_count_reset> 
WARNING:Xst:2042 - Unit usb_interface: 8 internal tristates are replaced by logic (pull-up yes): usb_d<0>, usb_d<1>, usb_d<2>, usb_d<3>, usb_d<4>, usb_d<5>, usb_d<6>, usb_d<7>.

Optimizing unit <tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo> ...

Optimizing unit <tri_mode_eth_mac_v5_5_sync_block> ...

Optimizing unit <BRAM_TDP_MACRO> ...

Optimizing unit <tri_mode_eth_mac_v5_5_axi_lite_ipif> ...

Optimizing unit <tri_mode_eth_mac_v5_5_reset_sync> ...

Optimizing unit <tri_mode_eth_mac_v5_5_basic_pat_gen> ...

Optimizing unit <GTX_117_625_15625_40_exdes> ...

Optimizing unit <GTX_117_625_15625_40> ...

Optimizing unit <GTX_117_625_15625_40_GT> ...

Optimizing unit <GTX_117_625_15625_40_sync_block> ...

Optimizing unit <GTX_117_625_15625_40_GT_USRCLK_SOURCE> ...

Optimizing unit <clock_generator_new> ...

Optimizing unit <clk_wiz_v3_6> ...

Optimizing unit <fifo_vbertofmac_exdes> ...

Optimizing unit <vbertwithfifo> ...

Optimizing unit <error_digit_display> ...

Optimizing unit <cdreventfifo_exdes> ...

Optimizing unit <prbs23_40bit_msb> ...

Optimizing unit <HF_generator_40bits> ...

Optimizing unit <tri_mode_eth_mac_v5_5_example_design> ...

Optimizing unit <tri_mode_eth_mac_v5_5_fifo_block> ...

Optimizing unit <tri_mode_eth_mac_v5_5_tx_client_fifo> ...

Optimizing unit <tri_mode_eth_mac_v5_5_rx_client_fifo> ...

Optimizing unit <tri_mode_eth_mac_v5_5_block> ...

Optimizing unit <tri_mode_eth_mac_v5_5_rgmii_v2_0_if> ...

Optimizing unit <tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper> ...

Optimizing unit <tri_mode_eth_mac_v5_5_slave_attachment> ...
WARNING:Xst:1710 - FF/Latch <bus2ip_addr_reg_31> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_30> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_29> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_28> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_27> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_26> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_25> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_24> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_23> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_22> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_21> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_20> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_19> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_18> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_17> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_16> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_15> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_14> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_13> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_12> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_11> (without init value) has a constant value of 0 in block <tri_mode_eth_mac_v5_5_slave_attachment>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <tri_mode_eth_mac_v5_5_address_decoder> ...

Optimizing unit <tri_mode_eth_mac_v5_5_counter_f> ...

Optimizing unit <tri_mode_eth_mac_v5_5_clk_en_gen> ...

Optimizing unit <tri_mode_eth_mac_v5_5_vector_decode> ...

Optimizing unit <tri_mode_eth_mac_v5_5_axi_lite_sm> ...

Optimizing unit <tri_mode_eth_mac_v5_5_axi_pat_gen> ...

Optimizing unit <tri_mode_eth_mac_v5_5_axi_pat_check> ...

Optimizing unit <tri_mode_eth_mac_v5_5_axi_mux> ...

Optimizing unit <tri_mode_eth_mac_v5_5_axi_pipe> ...

Optimizing unit <tri_mode_eth_mac_v5_5_address_swap> ...

Optimizing unit <GTX_117_625_15625_40_init> ...

Optimizing unit <GTX_117_625_15625_40_TX_STARTUP_FSM> ...

Optimizing unit <GTX_117_625_15625_40_RX_STARTUP_FSM> ...

Optimizing unit <GTX_117_625_15625_40_TX_MANUAL_PHASE_ALIGN> ...

Optimizing unit <GTX_117_625_15625_40_sync_pulse> ...

Optimizing unit <GTX_117_625_15625_40_AUTO_PHASE_ALIGN> ...

Optimizing unit <design_s2gx_top_level> ...

Optimizing unit <user_interface_synchronizer> ...

Optimizing unit <top_level_user_interface> ...

Optimizing unit <top_seven_segment_display> ...

Optimizing unit <sevensegtwo> ...

Optimizing unit <errorlogger> ...

Optimizing unit <usb_interface> ...

Optimizing unit <data_gen_checker_top_40bits> ...

Optimizing unit <prbs7_40bit_msb> ...

Optimizing unit <prbs23_40bit_Verify> ...

Optimizing unit <prbs7_40bit_Verify> ...

Optimizing unit <inject_err_sync> ...
WARNING:Xst:1710 - FF/Latch <rxdata_6> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_7> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_8> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_9> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_10> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_11> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_12> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_13> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_14> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_15> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_16> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_17> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_18> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_19> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_20> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_21> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_38> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_37> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_36> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_35> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_34> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_33> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_32> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_31> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_30> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_29> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_28> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_27> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_26> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_25> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_24> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_23> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_22> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_2> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_0> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_FSM_FFd1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lock> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_39> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_38> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_37> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_36> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_35> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_34> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_33> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_32> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_31> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_30> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_29> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_28> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_5> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_4> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_3> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_2> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_0> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <msb_first_rxclkQ> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enable_mux> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_7> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_6> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_5> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_4> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_3> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_17> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_18> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_19> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_20> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_21> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_22> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_23> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_24> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_25> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_26> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_27> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_28> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_29> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_30> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_31> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_32> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_7> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_6> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_5> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_4> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_3> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_2> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_0> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_FSM_FFd1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lock> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_39> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_38> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_37> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_36> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_35> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_34> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_33> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <msb_first_rxclkQ> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enable_mux> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_7> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_6> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_5> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_4> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_3> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_2> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_0> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_FSM_FFd1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lock> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_39> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_16> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_15> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_14> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_13> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_12> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_11> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_10> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_9> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_8> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_7> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_6> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_5> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_4> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_3> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_2> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_0> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_3> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_4> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_5> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_6> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_7> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_8> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_9> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_10> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_11> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_12> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_13> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_14> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_15> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_16> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_17> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_18> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_19> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_20> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_21> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_22> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_23> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_24> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_25> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_26> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_27> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_28> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_29> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dip_sw_d1_4> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dip_sw_d1_5> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <push_button_d1_0> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_reset_q_1> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_reset_q_2> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_reset_q_3> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_reset_q_4> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_freqlocked1d> (without init value) has a constant value of 0 in block <errorlog_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_freqlocked1d> (without init value) has a constant value of 0 in block <errorlog_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_freqlocked1d> (without init value) has a constant value of 0 in block <errorlog_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_freqlocked1d> (without init value) has a constant value of 0 in block <errorlog_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enable_mux> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <msb_first_rxclkQ> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_0> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_2> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_0> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_2> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_3> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_4> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_5> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_6> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_7> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_8> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_9> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_10> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_11> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_12> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_13> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_14> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_15> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_16> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_17> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_18> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_19> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_20> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_21> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_22> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_23> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_24> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_25> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_26> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_27> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_2> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_0> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_FSM_FFd1> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lock> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_39> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_38> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_37> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_36> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_35> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_34> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_3> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_4> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_30> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_31> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_32> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <msb_first_rxclkQ> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_33> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enable_mux> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_rx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_1> (without init value) has a constant value of 1 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapattern_sel_tx_Q_0> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_7> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_6> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_5> (without init value) has a constant value of 0 in block <prbs23_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dip_sw_d2_4> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dip_sw_d2_5> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <push_button_d2_0> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapattern_reset_1> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapattern_reset_2> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapattern_reset_3> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msb_first_rxclk> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msb_first_rxclk> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msb_first_rxclk> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msb_first_rxclk> (without init value) has a constant value of 0 in block <Generators_and_Checkers_ch4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapattern_reset_4> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_1_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_1_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_2_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_4_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_4_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_3_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_3_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_q_2_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_1_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_1_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_2_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_2_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_3_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_3_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_4_0> (without init value) has a constant value of 0 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_pattern_select_4_1> (without init value) has a constant value of 1 in block <sync_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_fifo_status_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_2> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_3> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <rx_axis_mac_tready> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_3> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <link_status> of sequential type is unconnected in block <rgmii_interface>.
WARNING:Xst:2677 - Node <clock_speed_0> of sequential type is unconnected in block <rgmii_interface>.
WARNING:Xst:2677 - Node <clock_speed_1> of sequential type is unconnected in block <rgmii_interface>.
WARNING:Xst:2677 - Node <duplex_status> of sequential type is unconnected in block <rgmii_interface>.
WARNING:Xst:2677 - Node <QPLL_RESET> of sequential type is unconnected in block <gt3_txresetfsm_i>.
WARNING:Xst:2677 - Node <MMCM_RESET> of sequential type is unconnected in block <gt3_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_0> of sequential type is unconnected in block <gt3_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_1> of sequential type is unconnected in block <gt3_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_2> of sequential type is unconnected in block <gt3_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_3> of sequential type is unconnected in block <gt3_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_4> of sequential type is unconnected in block <gt3_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_5> of sequential type is unconnected in block <gt3_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_6> of sequential type is unconnected in block <gt3_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_7> of sequential type is unconnected in block <gt3_txresetfsm_i>.
WARNING:Xst:2677 - Node <QPLL_RESET> of sequential type is unconnected in block <gt2_txresetfsm_i>.
WARNING:Xst:2677 - Node <MMCM_RESET> of sequential type is unconnected in block <gt2_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_0> of sequential type is unconnected in block <gt2_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_1> of sequential type is unconnected in block <gt2_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_2> of sequential type is unconnected in block <gt2_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_3> of sequential type is unconnected in block <gt2_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_4> of sequential type is unconnected in block <gt2_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_5> of sequential type is unconnected in block <gt2_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_6> of sequential type is unconnected in block <gt2_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_7> of sequential type is unconnected in block <gt2_txresetfsm_i>.
WARNING:Xst:2677 - Node <QPLL_RESET> of sequential type is unconnected in block <gt1_txresetfsm_i>.
WARNING:Xst:2677 - Node <MMCM_RESET> of sequential type is unconnected in block <gt1_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_0> of sequential type is unconnected in block <gt1_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_1> of sequential type is unconnected in block <gt1_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_2> of sequential type is unconnected in block <gt1_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_3> of sequential type is unconnected in block <gt1_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_4> of sequential type is unconnected in block <gt1_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_5> of sequential type is unconnected in block <gt1_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_6> of sequential type is unconnected in block <gt1_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_7> of sequential type is unconnected in block <gt1_txresetfsm_i>.
WARNING:Xst:2677 - Node <MMCM_RESET> of sequential type is unconnected in block <gt0_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_0> of sequential type is unconnected in block <gt0_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_1> of sequential type is unconnected in block <gt0_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_2> of sequential type is unconnected in block <gt0_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_3> of sequential type is unconnected in block <gt0_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_4> of sequential type is unconnected in block <gt0_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_5> of sequential type is unconnected in block <gt0_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_6> of sequential type is unconnected in block <gt0_txresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_7> of sequential type is unconnected in block <gt0_txresetfsm_i>.
WARNING:Xst:2677 - Node <RXDFELFHOLD> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <MMCM_RESET> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <RESET_PHALIGNMENT> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_0> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_1> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_2> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_3> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_4> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_5> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_6> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_7> of sequential type is unconnected in block <gt3_rxresetfsm_i>.
WARNING:Xst:2677 - Node <RXDFELFHOLD> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <MMCM_RESET> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <RESET_PHALIGNMENT> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_0> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_1> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_2> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_3> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_4> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_5> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_6> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_7> of sequential type is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:2677 - Node <RXDFELFHOLD> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <MMCM_RESET> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <RESET_PHALIGNMENT> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_0> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_1> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_2> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_3> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_4> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_5> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_6> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_7> of sequential type is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:2677 - Node <RXDFELFHOLD> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <MMCM_RESET> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <RESET_PHALIGNMENT> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_0> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_1> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_2> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_3> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_4> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_5> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_6> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <retry_counter_int_7> of sequential type is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2677 - Node <ack_error_sync_q> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <error_sync_d1> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <error_sys_clk_q> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <ack_error_sync> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <error_sys_clk_q1> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_0> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_1> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_2> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_3> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_4> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_5> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_6> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_7> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_8> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_9> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_10> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_11> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_12> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_13> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_14> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_15> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_16> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_17> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_18> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_19> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_20> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_21> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_22> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_23> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_24> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_25> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_26> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <cnt_display_27> of sequential type is unconnected in block <design_s2gx_top_level_inst>.
WARNING:Xst:2677 - Node <dip_sw_d1_1> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d1_3> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d1_2> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d1_7> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d1_6> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <push_button_d1_1> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <push_button_d1_3> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <push_button_d1_4> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <resetn_d1> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d1_0> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d2_0> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d2_1> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d2_2> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d2_3> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d2_6> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <dip_sw_d2_7> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <push_button_d2_1> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <push_button_d2_3> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <push_button_d2_4> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:2677 - Node <resetn_d2> of sequential type is unconnected in block <sync_module>.
WARNING:Xst:1290 - Hierarchical block <user_interface> is unconnected in block <design_s2gx_top_level_inst>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <errorflag> of sequential type is unconnected in block <errorlog_ch4>.
WARNING:Xst:2677 - Node <errorflag> of sequential type is unconnected in block <errorlog_ch3>.
WARNING:Xst:2677 - Node <errorflag> of sequential type is unconnected in block <errorlog_ch2>.
WARNING:Xst:2677 - Node <errorflag> of sequential type is unconnected in block <errorlog_ch1>.
WARNING:Xst:2677 - Node <rx_enapatternalign_txdomain> of sequential type is unconnected in block <Generators_and_Checkers_ch4>.
WARNING:Xst:2677 - Node <rx_enapatternalign_Q> of sequential type is unconnected in block <Generators_and_Checkers_ch4>.
WARNING:Xst:2677 - Node <rx_enapatternalign> of sequential type is unconnected in block <Generators_and_Checkers_ch4>.
WARNING:Xst:2677 - Node <rx_enapatternalign_txdomain> of sequential type is unconnected in block <Generators_and_Checkers_ch3>.
WARNING:Xst:2677 - Node <rx_enapatternalign_Q> of sequential type is unconnected in block <Generators_and_Checkers_ch3>.
WARNING:Xst:2677 - Node <rx_enapatternalign> of sequential type is unconnected in block <Generators_and_Checkers_ch3>.
WARNING:Xst:2677 - Node <rx_enapatternalign_txdomain> of sequential type is unconnected in block <Generators_and_Checkers_ch2>.
WARNING:Xst:2677 - Node <rx_enapatternalign_Q> of sequential type is unconnected in block <Generators_and_Checkers_ch2>.
WARNING:Xst:2677 - Node <rx_enapatternalign> of sequential type is unconnected in block <Generators_and_Checkers_ch2>.
WARNING:Xst:2677 - Node <rx_enapatternalign_txdomain> of sequential type is unconnected in block <Generators_and_Checkers_ch1>.
WARNING:Xst:2677 - Node <rx_enapatternalign_Q> of sequential type is unconnected in block <Generators_and_Checkers_ch1>.
WARNING:Xst:2677 - Node <rx_enapatternalign> of sequential type is unconnected in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_39> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_38> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_35> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_37> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_36> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_34> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_33> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_32> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_31> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_28> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_30> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_29> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_27> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_26> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_25> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_24> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_21> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_23> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_22> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_20> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_19> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_18> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_17> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_14> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_16> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_15> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_13> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_12> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_11> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_10> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_7> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_9> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_8> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_6> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_5> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_4> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_3> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_0> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_2> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_1> is equivalent to a wire in block <Generators_and_Checkers_ch4>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_39> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_38> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_35> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_37> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_36> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_34> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_33> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_32> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_31> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_28> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_30> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_29> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_27> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_26> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_25> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_24> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_21> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_23> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_22> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_20> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_19> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_18> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_17> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_14> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_16> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_15> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_13> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_12> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_11> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_10> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_7> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_9> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_8> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_6> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_5> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_4> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_3> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_0> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_2> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_1> is equivalent to a wire in block <Generators_and_Checkers_ch3>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_39> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_38> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_35> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_37> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_36> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_34> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_33> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_32> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_31> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_28> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_30> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_29> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_27> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_26> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_25> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_24> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_21> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_23> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_22> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_20> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_19> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_18> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_17> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_14> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_16> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_15> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_13> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_12> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_11> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_10> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_7> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_9> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_8> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_6> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_5> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_4> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_3> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_0> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_2> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_1> is equivalent to a wire in block <Generators_and_Checkers_ch2>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_39> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_38> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_35> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_37> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_36> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_34> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_33> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_32> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_31> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_28> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_30> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_29> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_27> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_26> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_25> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_24> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_21> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_23> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_22> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_20> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_19> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_18> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_17> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_14> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_16> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_15> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_13> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_12> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_11> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_10> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_7> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_9> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_8> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_6> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_5> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_4> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_3> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_0> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_2> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1294 - Latch <exp_rxdata_synced_wire_1> is equivalent to a wire in block <Generators_and_Checkers_ch1>.
WARNING:Xst:1290 - Hierarchical block <prbs23_40bit_msb_inst> is unconnected in block <Generators_and_Checkers_ch4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <HF_generator_40bits_inst> is unconnected in block <Generators_and_Checkers_ch4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <prbs23_40bit_Verify_inst> is unconnected in block <Generators_and_Checkers_ch4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <prbs23_40bit_msb_inst> is unconnected in block <Generators_and_Checkers_ch3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <HF_generator_40bits_inst> is unconnected in block <Generators_and_Checkers_ch3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <prbs23_40bit_Verify_inst> is unconnected in block <Generators_and_Checkers_ch3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <prbs23_40bit_msb_inst> is unconnected in block <Generators_and_Checkers_ch2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <HF_generator_40bits_inst> is unconnected in block <Generators_and_Checkers_ch2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <prbs23_40bit_Verify_inst> is unconnected in block <Generators_and_Checkers_ch2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <prbs23_40bit_msb_inst> is unconnected in block <Generators_and_Checkers_ch1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <HF_generator_40bits_inst> is unconnected in block <Generators_and_Checkers_ch1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <prbs23_40bit_Verify_inst> is unconnected in block <Generators_and_Checkers_ch1>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <byte_count_9> (without init value) has a constant value of 0 in block <axi_pat_gen_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <byte_count_10> (without init value) has a constant value of 0 in block <axi_pat_gen_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <byte_count_11> (without init value) has a constant value of 0 in block <axi_pat_gen_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_6> has a constant value of 0 in block <gt3_txresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_7> has a constant value of 0 in block <gt3_txresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_6> has a constant value of 0 in block <gt2_txresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_7> has a constant value of 0 in block <gt2_txresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_6> has a constant value of 0 in block <gt1_txresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_7> has a constant value of 0 in block <gt1_txresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_6> has a constant value of 0 in block <gt0_txresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_7> has a constant value of 0 in block <gt0_txresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_6> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_7> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_19> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_20> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_21> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_22> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_23> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_24> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_25> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_26> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_27> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_28> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_29> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_30> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_31> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_6> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_7> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_19> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_20> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_21> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_22> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_23> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_24> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_25> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_26> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_27> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_28> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_29> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_30> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_31> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_6> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_7> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_19> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_20> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_21> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_22> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_23> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_24> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_25> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_26> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_27> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_28> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_29> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_30> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_31> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_6> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_wait_count_7> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_19> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_20> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_21> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_22> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_23> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_24> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_25> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_26> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_27> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_28> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_29> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_30> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adapt_count_31> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_31> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_30> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_29> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_28> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_27> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_26> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_25> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_24> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_23> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_22> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_21> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_20> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_19> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_18> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_17> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_16> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_15> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_14> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_13> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_12> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_11> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_10> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_cdrlock_counter_9> has a constant value of 0 in block <GTX_117_625_15625_40_init_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_14> (without init value) has a constant value of 0 in block <prbs7_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_15> (without init value) has a constant value of 0 in block <prbs7_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_14> (without init value) has a constant value of 0 in block <prbs7_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_15> (without init value) has a constant value of 0 in block <prbs7_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_14> (without init value) has a constant value of 0 in block <prbs7_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_15> (without init value) has a constant value of 0 in block <prbs7_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_14> (without init value) has a constant value of 0 in block <prbs7_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matchCount_15> (without init value) has a constant value of 0 in block <prbs7_40bit_Verify_inst>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fsmfake11_0> in Unit <address_swap_inst> is equivalent to the following FF/Latch, which will be removed : <wr_state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <fsmfake11_1> in Unit <address_swap_inst> is equivalent to the following FF/Latch, which will be removed : <wr_state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <txphinitdone_clear_slave_0> in Unit <gt0_tx_manual_phase_i> is equivalent to the following FF/Latch, which will be removed : <txdone_clear> 
INFO:Xst:2261 - The FF/Latch <resetvalue> in Unit <inject_err_sync_40bits_inst> is equivalent to the following FF/Latch, which will be removed : <inject_error_to_checker> 
INFO:Xst:2261 - The FF/Latch <resetvalue> in Unit <inject_err_sync_40bits_inst> is equivalent to the following FF/Latch, which will be removed : <inject_error_to_checker> 
INFO:Xst:2261 - The FF/Latch <resetvalue> in Unit <inject_err_sync_40bits_inst> is equivalent to the following FF/Latch, which will be removed : <inject_error_to_checker> 
INFO:Xst:2261 - The FF/Latch <resetvalue> in Unit <inject_err_sync_40bits_inst> is equivalent to the following FF/Latch, which will be removed : <inject_error_to_checker> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_mode_eth_mac_v5_5_example_design, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL> in Unit <trimac_core> is equivalent to the following FF/Latch : <U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL> in Unit <trimac_core> is equivalent to the following FF/Latch : <U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1> 
INFO:Xst:2260 - The FF/Latch <U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL> in Unit <trimac_core> is equivalent to the following FF/Latch : <U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1> 
INFO:Xst:2260 - The FF/Latch <U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL> in Unit <trimac_core> is equivalent to the following FF/Latch : <U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <exdes_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <exdes_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <axi_lite_controller> :
	Found 21-bit shift register for signal <count_shift_20>.
Unit <axi_lite_controller> processed.

Processing Unit <rx_fifo_i> :
	Found 2-bit shift register for signal <wr_dv_pipe_1>.
	Found 2-bit shift register for signal <wr_eof_bram_pipe_1>.
	Found 2-bit shift register for signal <wr_gfbf_pipe_1>.
	Found 2-bit shift register for signal <rd_valid_pipe_1>.
	Found 3-bit shift register for signal <wr_data_bram_0>.
	Found 3-bit shift register for signal <wr_data_bram_1>.
	Found 3-bit shift register for signal <wr_data_bram_2>.
	Found 3-bit shift register for signal <wr_data_bram_3>.
	Found 3-bit shift register for signal <wr_data_bram_4>.
	Found 3-bit shift register for signal <wr_data_bram_5>.
	Found 3-bit shift register for signal <wr_data_bram_6>.
	Found 3-bit shift register for signal <wr_data_bram_7>.
Unit <rx_fifo_i> processed.

Processing Unit <sync_module> :
	Found 2-bit shift register for signal <push_button_d2_2>.
Unit <sync_module> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5365
 Flip-Flops                                            : 5365
# Shift Registers                                      : 14
 2-bit shift register                                  : 5
 21-bit shift register                                 : 1
 3-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : tri_mode_eth_mac_v5_5_example_design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12070
#      GND                         : 60
#      INV                         : 188
#      LUT1                        : 1639
#      LUT2                        : 870
#      LUT3                        : 899
#      LUT4                        : 1023
#      LUT5                        : 929
#      LUT6                        : 2211
#      MUXCY                       : 2187
#      MUXF5                       : 1
#      MUXF7                       : 46
#      VCC                         : 61
#      XORCY                       : 1956
# FlipFlops/Latches                : 8935
#      FD                          : 1322
#      FDC                         : 726
#      FDCE                        : 326
#      FDE                         : 2106
#      FDP                         : 283
#      FDPE                        : 24
#      FDR                         : 1325
#      FDRE                        : 2435
#      FDS                         : 54
#      FDSE                        : 163
#      IDDR_2CLK                   : 5
#      LD                          : 160
#      ODDR                        : 6
# RAMS                             : 227
#      RAM64X1D                    : 178
#      RAMB18E1                    : 5
#      RAMB36E1                    : 44
# Shift Registers                  : 43
#      SRL16E                      : 20
#      SRLC16E                     : 22
#      SRLC32E                     : 1
# Clock Buffers                    : 23
#      BUFG                        : 23
# IO Buffers                       : 52
#      IBUF                        : 25
#      IBUFDS_GTE2                 : 1
#      IBUFGDS                     : 2
#      IOBUF                       : 1
#      OBUF                        : 23
# GigabitIOs                       : 5
#      GTXE2_CHANNEL               : 4
#      GTXE2_COMMON                : 1
# Others                           : 10
#      BUFIO                       : 1
#      BUFR                        : 1
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 5
#      MMCME2_ADV                  : 2

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:            8935  out of  407600     2%  
 Number of Slice LUTs:                 8158  out of  203800     4%  
    Number used as Logic:              7759  out of  203800     3%  
    Number used as Memory:              399  out of  64000     0%  
       Number used as RAM:              356
       Number used as SRL:               43

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  12273
   Number with an unused Flip Flop:    3338  out of  12273    27%  
   Number with an unused LUT:          4115  out of  12273    33%  
   Number of fully used LUT-FF pairs:  4820  out of  12273    39%  
   Number of unique control sets:       543

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  49  out of    500     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               47  out of    445    10%  
    Number using Block RAM only:         47
 Number of BUFG/BUFGCTRL/BUFHCEs:        23  out of    200    11%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                      | Clock buffer(FF name)                                                                                | Load  |
------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
clock_generator/clkout0                                                                                           | BUFG+BUFG                                                                                            | 2192  |
clock_generator/clkout1                                                                                           | BUFG                                                                                                 | 991   |
CLK_NIOS50/clkout0                                                                                                | BUFG+BUFG                                                                                            | 1372  |
rgmii_rxc                                                                                                         | IBUF+BUFR                                                                                            | 759   |
clock_generator/clkout2                                                                                           | BUFG                                                                                                 | 7     |
clock_generator/clkout3                                                                                           | BUFG                                                                                                 | 25    |
clock_generator/clkout4                                                                                           | BUFG                                                                                                 | 658   |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/TXOUTCLK_OUT| BUFG                                                                                                 | 476   |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/RXOUTCLK_OUT| BUFG+BUFG                                                                                            | 651   |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/RXOUTCLK_OUT| BUFG+BUFG                                                                                            | 651   |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/RXOUTCLK_OUT| BUFG+BUFG                                                                                            | 651   |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/RXOUTCLK_OUT| BUFG+BUFG                                                                                            | 651   |
VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch4/en_pattern_gen_P7_tx                               | NONE(VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch4/rxdata_synced_wire_37)           | 40    |
VBERT8G/design_s2gx_top_level_inst/sync_module/push_button_d2_2                                                   | NONE(VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch4/inject_err_sync_40bits_inst/data)| 4     |
VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch3/en_pattern_gen_P7_tx                               | NONE(VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch3/rxdata_synced_wire_37)           | 40    |
VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch2/en_pattern_gen_P7_tx                               | NONE(VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch2/rxdata_synced_wire_37)           | 40    |
VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch1/en_pattern_gen_P7_tx                               | NONE(VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch1/rxdata_synced_wire_37)           | 40    |
------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                          | Buffer(FF name)                                                                                                                                                                                                                                              | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
VBERT8G/design_s2gx_top_level_inst/errorlog_ch1/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(VBERT8G/design_s2gx_top_level_inst/errorlog_ch1/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(VBERT8G/design_s2gx_top_level_inst/errorlog_ch1/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 44    |
VBERT8G/design_s2gx_top_level_inst/errorlog_ch2/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(VBERT8G/design_s2gx_top_level_inst/errorlog_ch2/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(VBERT8G/design_s2gx_top_level_inst/errorlog_ch2/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 44    |
VBERT8G/design_s2gx_top_level_inst/errorlog_ch3/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(VBERT8G/design_s2gx_top_level_inst/errorlog_ch3/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(VBERT8G/design_s2gx_top_level_inst/errorlog_ch3/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 44    |
VBERT8G/design_s2gx_top_level_inst/errorlog_ch4/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(VBERT8G/design_s2gx_top_level_inst/errorlog_ch4/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(VBERT8G/design_s2gx_top_level_inst/errorlog_ch4/ufifo/exdes_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 44    |
trimac_fifo_block/trimac_block/rgmii_interface/N0(trimac_fifo_block/trimac_block/rgmii_interface/XST_GND:G)                                                                                                                                                                                                                                                                                                             | NONE(trimac_fifo_block/trimac_block/rgmii_interface/bufr_rgmii_rx_clk)                                                                                                                                                                                       | 1     |
trimac_fifo_block/trimac_block/rgmii_interface/N1(trimac_fifo_block/trimac_block/rgmii_interface/XST_VCC:P)                                                                                                                                                                                                                                                                                                             | NONE(trimac_fifo_block/trimac_block/rgmii_interface/bufr_rgmii_rx_clk)                                                                                                                                                                                       | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.893ns (Maximum Frequency: 256.868MHz)
   Minimum input arrival time before clock: 2.837ns
   Maximum output required time after clock: 1.517ns
   Maximum combinational path delay: 1.395ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator/clkout0'
  Clock period: 3.893ns (frequency: 256.868MHz)
  Total number of paths / destination ports: 64327 / 5481
-------------------------------------------------------------------------
Delay:               3.893ns (Levels of Logic = 6)
  Source:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_drop_frame (FF)
  Destination:       trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Source Clock:      clock_generator/clkout0 rising
  Destination Clock: clock_generator/clkout0 rising

  Data Path: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_drop_frame to trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.236   0.703  rd_drop_frame (rd_drop_frame)
     LUT6:I0->O            1   0.043   0.495  rd_state_FSM_FFd3-In_SW6 (N41)
     LUT5:I2->O           14   0.043   0.594  rd_state_FSM_FFd3-In (rd_state_FSM_FFd3-In)
     LUT6:I2->O            2   0.043   0.500  Mmux_rd_en129 (Mmux_rd_en1210)
     LUT6:I3->O            1   0.043   0.350  Mmux_rd_en1210_SW1 (N44)
     LUT6:I5->O           43   0.043   0.471  Mmux_rd_en13 (rd_en)
     begin scope: 'trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u:ENB'
     RAMB18E1:ENBWREN          0.328          bram18_tdp_bl.bram18_tdp_bl
    ----------------------------------------
    Total                      3.893ns (0.779ns logic, 3.114ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator/clkout1'
  Clock period: 3.222ns (frequency: 310.352MHz)
  Total number of paths / destination ports: 10994 / 2721
-------------------------------------------------------------------------
Delay:               3.222ns (Levels of Logic = 7)
  Source:            trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10 (FF)
  Destination:       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_6 (FF)
  Source Clock:      clock_generator/clkout1 rising
  Destination Clock: clock_generator/clkout1 rising

  Data Path: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.236   0.664  bus2ip_addr_reg_10 (bus2ip_addr_reg_10)
     end scope: 'trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT:Bus2IP_Addr<10>'
     end scope: 'trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top:Bus2IP_Addr<10>'
     end scope: 'trimac_fifo_block/trimac_block/axi4_lite_ipif:bus2ip_addr<10>'
     begin scope: 'trimac_fifo_block/trimac_block/trimac_core:bus2ip_addr<10>'
     LUT5:I0->O           17   0.043   0.440  U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>111 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11)
     LUT3:I2->O           17   0.043   0.703  U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>1)
     LUT6:I0->O            1   0.043   0.613  U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT261 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT26)
     LUT6:I0->O            1   0.043   0.350  U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT263 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT262)
     LUT5:I4->O            1   0.043   0.000  U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT264 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT<3>)
     FDR:D                    -0.000          U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3
    ----------------------------------------
    Total                      3.222ns (0.451ns logic, 2.771ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_NIOS50/clkout0'
  Clock period: 3.107ns (frequency: 321.871MHz)
  Total number of paths / destination ports: 10628 / 1922
-------------------------------------------------------------------------
Delay:               3.107ns (Levels of Logic = 5)
  Source:            VBERT8G/design_s2gx_top_level_inst/usb_fifo/i_1 (FF)
  Destination:       VBERT8G/design_s2gx_top_level_inst/usb_fifo/d_out_5 (FF)
  Source Clock:      CLK_NIOS50/clkout0 rising
  Destination Clock: CLK_NIOS50/clkout0 rising

  Data Path: VBERT8G/design_s2gx_top_level_inst/usb_fifo/i_1 to VBERT8G/design_s2gx_top_level_inst/usb_fifo/d_out_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            303   0.236   0.793  i_1 (i_1)
     LUT6:I0->O            1   0.043   0.522  Mmux__n07399644 (Mmux__n07399643)
     LUT5:I1->O            1   0.043   0.495  Mmux__n07399646 (Mmux__n07399645)
     LUT6:I3->O            1   0.043   0.350  Mmux__n07399647 (Mmux__n07399646)
     LUT6:I5->O            1   0.043   0.495  Mmux__n07399655 (Mmux__n07399654)
     LUT4:I1->O            1   0.043   0.000  Mmux__n07399656 (_n0739<5>)
     FDE:D                    -0.000          d_out_5
    ----------------------------------------
    Total                      3.107ns (0.451ns logic, 2.656ns route)
                                       (14.5% logic, 85.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rgmii_rxc'
  Clock period: 2.263ns (frequency: 441.940MHz)
  Total number of paths / destination ports: 6273 / 1780
-------------------------------------------------------------------------
Delay:               2.263ns (Levels of Logic = 3)
  Source:            trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD (FF)
  Destination:       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_9 (FF)
  Source Clock:      rgmii_rxc rising
  Destination Clock: rgmii_rxc rising

  Data Path: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.236   0.647  U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD (U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD)
     LUT6:I0->O            1   0.043   0.350  U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0224_inv1 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0224_inv1)
     LUT6:I5->O            1   0.043   0.350  U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0224_inv2 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0224_inv2)
     LUT5:I4->O           10   0.043   0.389  U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0224_inv3 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0224_inv)
     FDE:CE                    0.161          U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_0
    ----------------------------------------
    Total                      2.263ns (0.526ns logic, 1.737ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator/clkout2'
  Clock period: 1.304ns (frequency: 766.695MHz)
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Delay:               1.304ns (Levels of Logic = 1)
  Source:            trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Destination:       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Source Clock:      clock_generator/clkout2 rising
  Destination Clock: clock_generator/clkout2 rising

  Data Path: trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 to trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.236   0.422  idelay_reset_cnt_FSM_FFd4 (idelay_reset_cnt_FSM_FFd4)
     LUT2:I0->O            1   0.043   0.339  idelay_reset_cnt_FSM_FFd411 (idelay_reset_cnt_FSM_FFd4_0)
     FDR:R                     0.264          idelay_reset_cnt_FSM_FFd4
    ----------------------------------------
    Total                      1.304ns (0.543ns logic, 0.761ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator/clkout3'
  Clock period: 2.603ns (frequency: 384.194MHz)
  Total number of paths / destination ports: 197 / 38
-------------------------------------------------------------------------
Delay:               2.603ns (Levels of Logic = 4)
  Source:            trimac_fifo_block/trimac_block/enable_gen/counter_2 (FF)
  Destination:       trimac_fifo_block/trimac_block/enable_gen/counter_4 (FF)
  Source Clock:      clock_generator/clkout3 rising
  Destination Clock: clock_generator/clkout3 rising

  Data Path: trimac_fifo_block/trimac_block/enable_gen/counter_2 to trimac_fifo_block/trimac_block/enable_gen/counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.236   0.572  counter_2 (counter_2)
     LUT4:I0->O            1   0.043   0.603  wrap_point[5]_counter[5]_LessThan_14_o_inv11 (wrap_point[5]_counter[5]_LessThan_14_o_inv1)
     LUT6:I1->O           11   0.043   0.406  wrap_point[5]_counter[5]_LessThan_14_o_inv12 (wrap_point[5]_counter[5]_LessThan_14_o_inv11)
     LUT2:I1->O            1   0.043   0.613  wrap_point[5]_counter[5]_LessThan_14_o_inv13 (wrap_point[5]_counter[5]_LessThan_14_o_inv)
     LUT6:I0->O            1   0.043   0.000  Mcount_counter_xor<4>11 (Mcount_counter4)
     FDR:D                    -0.000          counter_4
    ----------------------------------------
    Total                      2.603ns (0.408ns logic, 2.195ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator/clkout4'
  Clock period: 2.769ns (frequency: 361.115MHz)
  Total number of paths / destination ports: 9795 / 1292
-------------------------------------------------------------------------
Delay:               2.769ns (Levels of Logic = 4)
  Source:            GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_txresetfsm_i/time_out_counter_1 (FF)
  Destination:       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_txresetfsm_i/time_out_counter_0 (FF)
  Source Clock:      clock_generator/clkout4 rising
  Destination Clock: clock_generator/clkout4 rising

  Data Path: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_txresetfsm_i/time_out_counter_1 to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_txresetfsm_i/time_out_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.236   0.527  time_out_counter_1 (time_out_counter_1)
     LUT4:I0->O            1   0.043   0.350  GND_59_o_GND_59_o_equal_12_o<18>1_SW0 (N4)
     LUT6:I5->O            2   0.043   0.355  GND_59_o_GND_59_o_equal_12_o<18>1 (GND_59_o_GND_59_o_equal_12_o<18>1)
     LUT6:I5->O            2   0.043   0.527  GND_59_o_GND_59_o_equal_9_o<18>_SW0 (N6)
     LUT6:I2->O           19   0.043   0.440  GND_59_o_GND_59_o_equal_9_o_inv1 (GND_59_o_GND_59_o_equal_9_o_inv)
     FDRE:CE                   0.161          time_out_counter_0
    ----------------------------------------
    Total                      2.769ns (0.569ns logic, 2.200ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/TXOUTCLK_OUT'
  Clock period: 2.414ns (frequency: 414.267MHz)
  Total number of paths / destination ports: 3720 / 808
-------------------------------------------------------------------------
Delay:               2.414ns (Levels of Logic = 3)
  Source:            GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_txresetfsm_i/wait_bypass_count_13 (FF)
  Destination:       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_txresetfsm_i/wait_bypass_count_0 (FF)
  Source Clock:      GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/TXOUTCLK_OUT rising
  Destination Clock: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/TXOUTCLK_OUT rising

  Data Path: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_txresetfsm_i/wait_bypass_count_13 to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_txresetfsm_i/wait_bypass_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.236   0.608  wait_bypass_count_13 (wait_bypass_count_13)
     LUT5:I0->O            1   0.043   0.495  _n02231 (_n02231)
     LUT5:I2->O            2   0.043   0.355  _n02234 (_n0223)
     LUT3:I2->O           17   0.043   0.429  _n0231_inv1 (_n0231_inv)
     FDRE:CE                   0.161          wait_bypass_count_0
    ----------------------------------------
    Total                      2.414ns (0.526ns logic, 1.888ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/RXOUTCLK_OUT'
  Clock period: 2.760ns (frequency: 362.266MHz)
  Total number of paths / destination ports: 25952 / 1086
-------------------------------------------------------------------------
Delay:               2.760ns (Levels of Logic = 14)
  Source:            VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch4/prbs7_40bit_Verify_inst/prbsCurr_6 (FF)
  Destination:       VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch4/prbs7_40bit_Verify_inst/matchCount_1 (FF)
  Source Clock:      GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/RXOUTCLK_OUT rising
  Destination Clock: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/RXOUTCLK_OUT rising

  Data Path: VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch4/prbs7_40bit_Verify_inst/prbsCurr_6 to VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch4/prbs7_40bit_Verify_inst/matchCount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             22   0.236   0.719  prbsCurr_6 (prbsCurr_6)
     LUT5:I0->O            2   0.043   0.618  prbsNext<9>1 (prbsNext<9>)
     LUT6:I0->O            1   0.043   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_lut<3> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_lut<3>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<3> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<4> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<5> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<6> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<7> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<8> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<9> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<10> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<11> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<12> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<12>)
     MUXCY:CI->O          14   0.013   0.685  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<13> (prbsNext[39]_dataIn[39]_equal_16_o)
     LUT6:I0->O            1   0.043   0.000  Mmux_state[1]_GND_160_o_wide_mux_22_OUT21 (state[1]_GND_160_o_wide_mux_22_OUT<10>)
     FDCE:D                   -0.000          matchCount_10
    ----------------------------------------
    Total                      2.760ns (0.738ns logic, 2.022ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/RXOUTCLK_OUT'
  Clock period: 2.760ns (frequency: 362.266MHz)
  Total number of paths / destination ports: 25704 / 1144
-------------------------------------------------------------------------
Delay:               2.760ns (Levels of Logic = 14)
  Source:            VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch3/prbs7_40bit_Verify_inst/prbsCurr_6 (FF)
  Destination:       VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch3/prbs7_40bit_Verify_inst/matchCount_1 (FF)
  Source Clock:      GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/RXOUTCLK_OUT rising
  Destination Clock: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/RXOUTCLK_OUT rising

  Data Path: VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch3/prbs7_40bit_Verify_inst/prbsCurr_6 to VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch3/prbs7_40bit_Verify_inst/matchCount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             22   0.236   0.719  prbsCurr_6 (prbsCurr_6)
     LUT5:I0->O            2   0.043   0.618  prbsNext<9>1 (prbsNext<9>)
     LUT6:I0->O            1   0.043   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_lut<3> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_lut<3>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<3> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<4> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<5> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<6> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<7> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<8> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<9> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<10> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<11> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<12> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<12>)
     MUXCY:CI->O          14   0.013   0.685  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<13> (prbsNext[39]_dataIn[39]_equal_16_o)
     LUT6:I0->O            1   0.043   0.000  Mmux_state[1]_GND_160_o_wide_mux_22_OUT21 (state[1]_GND_160_o_wide_mux_22_OUT<10>)
     FDCE:D                   -0.000          matchCount_10
    ----------------------------------------
    Total                      2.760ns (0.738ns logic, 2.022ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/RXOUTCLK_OUT'
  Clock period: 2.760ns (frequency: 362.266MHz)
  Total number of paths / destination ports: 25704 / 1144
-------------------------------------------------------------------------
Delay:               2.760ns (Levels of Logic = 14)
  Source:            VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch2/prbs7_40bit_Verify_inst/prbsCurr_6 (FF)
  Destination:       VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch2/prbs7_40bit_Verify_inst/matchCount_1 (FF)
  Source Clock:      GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/RXOUTCLK_OUT rising
  Destination Clock: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/RXOUTCLK_OUT rising

  Data Path: VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch2/prbs7_40bit_Verify_inst/prbsCurr_6 to VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch2/prbs7_40bit_Verify_inst/matchCount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             22   0.236   0.719  prbsCurr_6 (prbsCurr_6)
     LUT5:I0->O            2   0.043   0.618  prbsNext<9>1 (prbsNext<9>)
     LUT6:I0->O            1   0.043   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_lut<3> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_lut<3>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<3> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<4> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<5> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<6> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<7> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<8> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<9> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<10> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<11> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<12> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<12>)
     MUXCY:CI->O          14   0.013   0.685  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<13> (prbsNext[39]_dataIn[39]_equal_16_o)
     LUT6:I0->O            1   0.043   0.000  Mmux_state[1]_GND_160_o_wide_mux_22_OUT21 (state[1]_GND_160_o_wide_mux_22_OUT<10>)
     FDCE:D                   -0.000          matchCount_10
    ----------------------------------------
    Total                      2.760ns (0.738ns logic, 2.022ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/RXOUTCLK_OUT'
  Clock period: 2.760ns (frequency: 362.266MHz)
  Total number of paths / destination ports: 25704 / 1144
-------------------------------------------------------------------------
Delay:               2.760ns (Levels of Logic = 14)
  Source:            VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch1/prbs7_40bit_Verify_inst/prbsCurr_6 (FF)
  Destination:       VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch1/prbs7_40bit_Verify_inst/matchCount_1 (FF)
  Source Clock:      GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/RXOUTCLK_OUT rising
  Destination Clock: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/RXOUTCLK_OUT rising

  Data Path: VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch1/prbs7_40bit_Verify_inst/prbsCurr_6 to VBERT8G/design_s2gx_top_level_inst/Generators_and_Checkers_ch1/prbs7_40bit_Verify_inst/matchCount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             22   0.236   0.719  prbsCurr_6 (prbsCurr_6)
     LUT5:I0->O            2   0.043   0.618  prbsNext<9>1 (prbsNext<9>)
     LUT6:I0->O            1   0.043   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_lut<3> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_lut<3>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<3> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<4> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<5> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<6> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<7> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<8> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<9> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<10> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<11> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<12> (Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<12>)
     MUXCY:CI->O          14   0.013   0.685  Mcompar_prbsNext[39]_dataIn[39]_equal_16_o_cy<13> (prbsNext[39]_dataIn[39]_equal_16_o)
     LUT6:I0->O            1   0.043   0.000  Mmux_state[1]_GND_160_o_wide_mux_22_OUT21 (state[1]_GND_160_o_wide_mux_22_OUT<10>)
     FDCE:D                   -0.000          matchCount_10
    ----------------------------------------
    Total                      2.760ns (0.738ns logic, 2.022ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator/clkout0'
  Total number of paths / destination ports: 357 / 169
-------------------------------------------------------------------------
Offset:              2.837ns (Levels of Logic = 7)
  Source:            gen_tx_data (PAD)
  Destination:       basic_pat_gen_inst/axi_pat_check_inst/packet_size_0 (FF)
  Destination Clock: clock_generator/clkout0 rising

  Data Path: gen_tx_data to basic_pat_gen_inst/axi_pat_check_inst/packet_size_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.000   0.477  gen_tx_data_IBUF (gen_tx_data_IBUF)
     begin scope: 'basic_pat_gen_inst:enable_pat_gen'
     begin scope: 'basic_pat_gen_inst/axi_mux_inst:mux_select'
     LUT2:I0->O           28   0.043   0.479  Mmux_tready011 (tready0)
     end scope: 'basic_pat_gen_inst/axi_mux_inst:tready0'
     begin scope: 'basic_pat_gen_inst/axi_pat_check_inst:tready'
     LUT3:I2->O            3   0.043   0.507  _n022011 (_n02201)
     LUT5:I2->O            2   0.043   0.618  rx_state_FSM_FFd1-In1 (rx_state_FSM_FFd1-In)
     LUT6:I0->O           16   0.043   0.422  _n0232_inv14 (_n0232_inv)
     FDE:CE                    0.161          packet_size_0
    ----------------------------------------
    Total                      2.837ns (0.333ns logic, 2.504ns route)
                                       (11.7% logic, 88.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rgmii_rxc'
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Offset:              0.465ns (Levels of Logic = 2)
  Source:            trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in:Q1 (PAD)
  Destination:       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (FF)
  Destination Clock: rgmii_rxc rising

  Data Path: trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in:Q1 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           4   0.000   0.422  rgmii_rx_ctl_in (rx_dv_to_mac)
     LUT2:I0->O            1   0.043   0.000  Mxor_gmii_rx_er_reg_xo<0>1 (rx_er_to_mac)
     end scope: 'trimac_fifo_block/trimac_block/rgmii_interface:rx_er_to_mac'
     begin scope: 'trimac_fifo_block/trimac_block/trimac_core:gmii_rx_er'
     FDR:D                    -0.000          U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    ----------------------------------------
    Total                      0.465ns (0.043ns logic, 0.422ns route)
                                       (9.2% logic, 90.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator/clkout1'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              0.631ns (Levels of Logic = 2)
  Source:            glbl_rst (PAD)
  Destination:       axi_lite_reset_gen/reset_sync1 (FF)
  Destination Clock: clock_generator/clkout1 rising

  Data Path: glbl_rst to axi_lite_reset_gen/reset_sync1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.367  glbl_rst_IBUF (glbl_rst_IBUF)
     begin scope: 'axi_lite_reset_gen:reset_in'
     FDPE:PRE                  0.264          reset_sync1
    ----------------------------------------
    Total                      0.631ns (0.264ns logic, 0.367ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_NIOS50/clkout0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 4)
  Source:            update_speed (PAD)
  Destination:       VBERT8G/design_s2gx_top_level_inst/sync_module/Mshreg_push_button_d2_2 (FF)
  Destination Clock: CLK_NIOS50/clkout0 rising

  Data Path: update_speed to VBERT8G/design_s2gx_top_level_inst/sync_module/Mshreg_push_button_d2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.339  update_speed_IBUF (update_speed_IBUF)
     begin scope: 'VBERT8G:board_push_button<2>'
     begin scope: 'VBERT8G/design_s2gx_top_level_inst:board_push_button<2>'
     INV:I->O              1   0.054   0.339  push_button<2>1_INV_0 (push_button<2>)
     begin scope: 'VBERT8G/design_s2gx_top_level_inst/sync_module:push_button<2>'
     SRLC16E:D                 0.005          Mshreg_push_button_d2_2
    ----------------------------------------
    Total                      0.737ns (0.059ns logic, 0.678ns route)
                                       (8.0% logic, 92.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator/clkout0'
  Total number of paths / destination ports: 18 / 12
-------------------------------------------------------------------------
Offset:              1.517ns (Levels of Logic = 4)
  Source:            basic_pat_gen_inst/axi_pat_check_inst/frame_activity_count_13 (FF)
  Destination:       activity_flashn (PAD)
  Source Clock:      clock_generator/clkout0 rising

  Data Path: basic_pat_gen_inst/axi_pat_check_inst/frame_activity_count_13 to activity_flashn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.236   0.500  frame_activity_count_13 (frame_activity_count_13)
     LUT5:I2->O            2   0.043   0.344  Mmux_activity_flash11 (activity_flash)
     end scope: 'basic_pat_gen_inst/axi_pat_check_inst:activity_flash'
     end scope: 'basic_pat_gen_inst:activity_flash'
     INV:I->O              1   0.054   0.339  activity_flashn1_INV_0 (activity_flashn_OBUF)
     OBUF:I->O                 0.000          activity_flashn_OBUF (activity_flashn)
    ----------------------------------------
    Total                      1.517ns (0.333ns logic, 1.184ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator/clkout3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.936ns (Levels of Logic = 3)
  Source:            trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr (FF)
  Destination:       rgmii_txc (PAD)
  Source Clock:      clock_generator/clkout3 rising

  Data Path: trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr to rgmii_txc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.339  rgmii_txc_ddr (rgmii_txc)
     end scope: 'trimac_fifo_block/trimac_block/rgmii_interface:rgmii_txc'
     end scope: 'trimac_fifo_block/trimac_block:rgmii_txc'
     end scope: 'trimac_fifo_block:rgmii_txc'
     OBUF:I->O                 0.000          rgmii_txc_OBUF (rgmii_txc)
    ----------------------------------------
    Total                      0.936ns (0.597ns logic, 0.339ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator/clkout1'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              1.163ns (Levels of Logic = 3)
  Source:            axi_lite_controller/axi_state_FSM_FFd2 (FF)
  Destination:       serial_response (PAD)
  Source Clock:      clock_generator/clkout1 rising

  Data Path: axi_lite_controller/axi_state_FSM_FFd2 to serial_response
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             85   0.236   0.545  axi_state_FSM_FFd2 (axi_state_FSM_FFd2)
     LUT3:I1->O            1   0.043   0.339  Mmux_serial_response11 (serial_response)
     end scope: 'axi_lite_controller:serial_response'
     OBUF:I->O                 0.000          serial_response_OBUF (serial_response)
    ----------------------------------------
    Total                      1.163ns (0.279ns logic, 0.884ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 30 / 26
-------------------------------------------------------------------------
Delay:               1.395ns (Levels of Logic = 6)
  Source:            mac_speed<1> (PAD)
  Destination:       activity_flashn (PAD)

  Data Path: mac_speed<1> to activity_flashn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.615  mac_speed_1_IBUF (mac_speed_1_IBUF)
     begin scope: 'basic_pat_gen_inst:speed<1>'
     begin scope: 'basic_pat_gen_inst/axi_pat_check_inst:speed<1>'
     LUT5:I0->O            2   0.043   0.344  Mmux_activity_flash11 (activity_flash)
     end scope: 'basic_pat_gen_inst/axi_pat_check_inst:activity_flash'
     end scope: 'basic_pat_gen_inst:activity_flash'
     INV:I->O              1   0.054   0.339  activity_flashn1_INV_0 (activity_flashn_OBUF)
     OBUF:I->O                 0.000          activity_flashn_OBUF (activity_flashn)
    ----------------------------------------
    Total                      1.395ns (0.097ns logic, 1.298ns route)
                                       (7.0% logic, 93.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_NIOS50/clkout0
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CLK_NIOS50/clkout0                                                                                                |    3.107|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.587|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.587|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.587|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.587|         |         |         |
clock_generator/clkout0                                                                                           |    0.575|         |         |         |
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/RXOUTCLK_OUT
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CLK_NIOS50/clkout0                                                                                                |    0.980|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    2.760|         |         |         |
VBERT8G/design_s2gx_top_level_inst/sync_module/push_button_d2_2                                                   |         |    0.575|         |         |
clock_generator/clkout4                                                                                           |    0.598|         |         |         |
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/TXOUTCLK_OUT
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.975|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/TXOUTCLK_OUT|    2.414|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.975|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.975|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.975|         |         |         |
clock_generator/clkout4                                                                                           |    0.580|         |         |         |
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/RXOUTCLK_OUT
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CLK_NIOS50/clkout0                                                                                                |    0.980|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    2.760|         |         |         |
VBERT8G/design_s2gx_top_level_inst/sync_module/push_button_d2_2                                                   |         |    0.575|         |         |
clock_generator/clkout4                                                                                           |    0.598|         |         |         |
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/RXOUTCLK_OUT
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CLK_NIOS50/clkout0                                                                                                |    0.980|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    2.760|         |         |         |
VBERT8G/design_s2gx_top_level_inst/sync_module/push_button_d2_2                                                   |         |    0.575|         |         |
clock_generator/clkout4                                                                                           |    0.598|         |         |         |
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/RXOUTCLK_OUT
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CLK_NIOS50/clkout0                                                                                                |    0.980|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    2.760|         |         |         |
VBERT8G/design_s2gx_top_level_inst/sync_module/push_button_d2_2                                                   |         |    0.575|         |         |
clock_generator/clkout4                                                                                           |    0.598|         |         |         |
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VBERT8G/design_s2gx_top_level_inst/sync_module/push_button_d2_2
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/RXOUTCLK_OUT|         |         |    0.844|         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/RXOUTCLK_OUT|         |         |    0.844|         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/RXOUTCLK_OUT|         |         |    0.844|         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/RXOUTCLK_OUT|         |         |    0.844|         |
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator/clkout0
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
CLK_NIOS50/clkout0     |    0.982|         |         |         |
clock_generator/clkout0|    3.893|         |         |         |
clock_generator/clkout1|    2.365|         |         |         |
clock_generator/clkout3|    0.580|         |         |         |
rgmii_rxc              |    2.077|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator/clkout1
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clock_generator/clkout0|    1.693|         |         |         |
clock_generator/clkout1|    3.222|         |         |         |
rgmii_rxc              |    0.843|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator/clkout2
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clock_generator/clkout0|    1.693|         |         |         |
clock_generator/clkout2|    1.304|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator/clkout3
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clock_generator/clkout0|    0.797|         |         |         |
clock_generator/clkout1|    0.625|         |         |         |
clock_generator/clkout3|    2.603|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator/clkout4
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.580|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt0_GTX_117_625_15625_40_i/TXOUTCLK_OUT|    0.580|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.580|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.580|         |         |         |
GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/RXOUTCLK_OUT|    0.580|         |         |         |
clock_generator/clkout4                                                                                           |    2.769|         |         |         |
------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_rxc
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clock_generator/clkout0|    1.748|         |         |         |
clock_generator/clkout1|    1.266|         |         |         |
rgmii_rxc              |    2.263|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 74.00 secs
Total CPU time to Xst completion: 73.92 secs
 
--> 

Total memory usage is 609488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2040 (   0 filtered)
Number of infos    :  294 (   0 filtered)

