Source Block: hdl/library/common/up_axi.v@184:224@HdlStmProcess
  end

  assign up_rack_s = (up_rcount == 5'h1f) ? 1'b1 : (up_rcount[4] & up_rack);
  assign up_rdata_s = (up_rcount == 5'h1f) ? {2{16'hdead}} : up_rdata;

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 1'b0) begin
      up_rack_d <= 'd0;
      up_rdata_d <= 'd0;
      up_rsel <= 'd0;
      up_rreq <= 'd0;
      up_raddr <= 'd0;
      up_rcount <= 'd0;
    end else begin
      up_rack_d <= up_rack_s;
      up_rdata_d <= up_rdata_s;
      if (up_rsel == 1'b1) begin
        if ((up_axi_rready == 1'b1) && (up_axi_rvalid == 1'b1)) begin
          up_rsel <= 1'b0;
        end
        up_rreq <= 1'b0;
        up_raddr <= up_raddr;
      end else begin
        up_rsel <= up_axi_arvalid;
        up_rreq <= up_axi_arvalid;
        up_raddr <= up_axi_araddr[AW+2:2];
      end
      if (up_rack_s == 1'b1) begin
        up_rcount <= 5'h00;
      end else if (up_rcount[4] == 1'b1) begin
        up_rcount <= up_rcount + 1'b1;
      end else if (up_rreq == 1'b1) begin
        up_rcount <= 5'h10;
      end
    end
  end

endmodule

// ***************************************************************************
// ***************************************************************************

Diff Content:
- 194       up_rreq <= 'd0;
- 195       up_raddr <= 'd0;
- 201         if ((up_axi_rready == 1'b1) && (up_axi_rvalid == 1'b1)) begin
- 204         up_rreq <= 1'b0;
- 205         up_raddr <= up_raddr;
- 208         up_rreq <= up_axi_arvalid;
- 209         up_raddr <= up_axi_araddr[AW+2:2];
- 215       end else if (up_rreq == 1'b1) begin
+ 195       up_rreq_int <= 'd0;
+ 195       up_raddr_int <= 'd0;
+ 201         if ((up_axi_rready == 1'b1) && (up_axi_rvalid_int == 1'b1)) begin
+ 205         up_rreq_int <= 1'b0;
+ 205         up_raddr_int <= up_raddr_int;
+ 209         up_rreq_int <= up_axi_arvalid;
+ 209         up_raddr_int <= up_axi_araddr[(ADDRESS_WIDTH+1):2];
+ 215       end else if (up_rreq_int == 1'b1) begin

Clone Blocks:
