Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Tue Feb 18 18:00:31 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.300ns  (logic 4.037ns (20.918%)  route 15.263ns (79.082%))
  Logic Levels:           27  (LUT2=5 LUT3=5 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 18.320 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16219, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.456    -0.597 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=167, routed)         0.647     0.050    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X53Y93         LUT2 (Prop_lut2_I0_O)        0.149     0.199 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=37, routed)          0.802     1.001    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_1
    SLICE_X53Y90         LUT4 (Prop_lut4_I0_O)        0.332     1.333 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_28/O
                         net (fo=2, routed)           0.580     1.914    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]_0
    SLICE_X53Y90         LUT5 (Prop_lut5_I2_O)        0.124     2.038 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.908     2.946    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X55Y90         LUT3 (Prop_lut3_I0_O)        0.124     3.070 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.841     3.911    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X55Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.035 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.149     4.184    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     4.308 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_108/O
                         net (fo=1, routed)           0.433     4.742    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_508
    SLICE_X55Y90         LUT3 (Prop_lut3_I2_O)        0.124     4.866 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_19/O
                         net (fo=3, routed)           0.325     5.190    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     5.314 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_buffer_LUT6_12/O
                         net (fo=5, routed)           0.826     6.141    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X53Y89         LUT3 (Prop_lut3_I1_O)        0.124     6.265 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.505     6.770    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X52Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.894 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.443     7.336    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X52Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.460 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.578     8.038    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.124     8.162 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0/O
                         net (fo=3, routed)           0.438     8.600    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_13
    SLICE_X52Y89         LUT3 (Prop_lut3_I2_O)        0.124     8.724 f  i_ariane/i_cva6/csr_regfile_i/i___95/O
                         net (fo=3, routed)           0.327     9.051    i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q_reg[11]_0
    SLICE_X50Y88         LUT4 (Prop_lut4_I1_O)        0.124     9.175 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_14/O
                         net (fo=36, routed)          0.342     9.517    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.641 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_27/O
                         net (fo=2, routed)           0.433    10.074    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_347
    SLICE_X49Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.198 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_305/O
                         net (fo=49, routed)          0.736    10.934    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[2][sbe][result][31]_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I3_O)        0.124    11.058 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_6/O
                         net (fo=35, routed)          0.568    11.626    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_38_2
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.750 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_317/O
                         net (fo=2, routed)           0.668    12.418    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_361
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.542 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_370/O
                         net (fo=1, routed)           0.282    12.824    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_396
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.948 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_371/O
                         net (fo=34, routed)          0.235    13.183    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_403
    SLICE_X50Y94         LUT5 (Prop_lut5_I2_O)        0.124    13.307 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_107/O
                         net (fo=2, routed)           0.535    13.842    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_407
    SLICE_X55Y95         LUT6 (Prop_lut6_I5_O)        0.124    13.966 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_545/O
                         net (fo=2, routed)           0.738    14.704    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_702
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.124    14.828 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.474    15.302    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X54Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.426 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_105/O
                         net (fo=6, routed)           0.553    15.979    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.103 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_111/O
                         net (fo=3, routed)           0.457    16.560    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_541
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.124    16.684 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_35/O
                         net (fo=54, routed)          0.546    17.230    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.354 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.893    18.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X53Y92         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16219, routed)       1.465    18.320    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X53Y92         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][16]/C
                         clock pessimism              0.601    18.921    
                         clock uncertainty           -0.079    18.841    
    SLICE_X53Y92         FDCE (Setup_fdce_C_CE)      -0.205    18.636    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][16]
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -18.246    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.611ns  (logic 4.015ns (60.740%)  route 2.595ns (39.260%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.109ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.849     7.109    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X106Y77        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDCE (Prop_fdce_C_Q)         0.459     7.568 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.595    10.164    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.720 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.720    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.718ns (25.169%)  route 2.135ns (74.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16219, routed)       1.800    -0.892    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X91Y3          FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3          FDPE (Prop_fdpe_C_Q)         0.419    -0.473 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     0.348    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X91Y2          LUT3 (Prop_lut3_I2_O)        0.299     0.647 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.313     1.961    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X91Y2          FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16219, routed)       1.623    18.478    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X91Y2          FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.605    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X91Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.599    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 16.639    




