\hypertarget{struct_e_x_t_i___type_def}{}\section{E\+X\+T\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_e_x_t_i___type_def}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}


External Interrupt/\+Event Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{I\+M\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{E\+M\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{R\+T\+S\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{F\+T\+S\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{S\+W\+I\+E\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{P\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
External Interrupt/\+Event Controller. 

\subsection{Member Data Documentation}
\hypertarget{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!E\+M\+R@{E\+M\+R}}
\index{E\+M\+R@{E\+M\+R}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{E\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+E\+M\+R}\label{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}
E\+X\+T\+I Event mask register, Address offset\+: 0x04 \hypertarget{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!F\+T\+S\+R@{F\+T\+S\+R}}
\index{F\+T\+S\+R@{F\+T\+S\+R}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{F\+T\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+F\+T\+S\+R}\label{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}
E\+X\+T\+I Falling trigger selection register, Address offset\+: 0x0\+C \hypertarget{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!I\+M\+R@{I\+M\+R}}
\index{I\+M\+R@{I\+M\+R}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{I\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+I\+M\+R}\label{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}
E\+X\+T\+I Interrupt mask register, Address offset\+: 0x00 \hypertarget{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!P\+R@{P\+R}}
\index{P\+R@{P\+R}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{P\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+P\+R}\label{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}
E\+X\+T\+I Pending register, Address offset\+: 0x14 \hypertarget{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!R\+T\+S\+R@{R\+T\+S\+R}}
\index{R\+T\+S\+R@{R\+T\+S\+R}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{R\+T\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+R\+T\+S\+R}\label{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}
E\+X\+T\+I Rising trigger selection register, Address offset\+: 0x08 \hypertarget{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{}\index{E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}!S\+W\+I\+E\+R@{S\+W\+I\+E\+R}}
\index{S\+W\+I\+E\+R@{S\+W\+I\+E\+R}!E\+X\+T\+I\+\_\+\+Type\+Def@{E\+X\+T\+I\+\_\+\+Type\+Def}}
\subsubsection[{S\+W\+I\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+X\+T\+I\+\_\+\+Type\+Def\+::\+S\+W\+I\+E\+R}\label{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}
E\+X\+T\+I Software interrupt event register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\+\_\+hide/\+M\+P\+U/\+S\+T\+M32\+F4/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
