*options trace
verilog
module RESISTOR(n p);
	parameter value=1;
	resistor #(.r(value)) r(n,p);
endmodule

spice
R1 n2 0 1

.list

* BUG?! _frozen is broken...
* .store dc v(nodes)

.verilog
vsource #(.dc(5)) V1 (.p(n1),.n(0));

geda res.sch module
res.sch s1(n1 n2);

list

spice
.print dc v(nodes) v(s1.R_1.r) r(s1.R_1.r) i(R1)
.dc
.end
