# compile vhdl design source files
vhdl xil_defaultlib  "../../../grade_classifier.srcs/sources_1/new/grade_type.vhd"
vhdl xil_defaultlib  "../../../grade_classifier.srcs/sources_1/new/grade_classifier.vhd"
vhdl xil_defaultlib  "../../../grade_classifier.srcs/sim_1/new/grade_classifier_test.vhd"

# Do not sort compile order
nosort
