{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 20:51:22 2017 " "Info: Processing started: Sun Nov 19 20:51:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_latch -c d_latch " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off d_latch -c d_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-Struct " "Info: Found design unit 1: d_latch-Struct" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Info: Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ms_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ms_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MS_ff-Struct " "Info: Found design unit 1: MS_ff-Struct" {  } { { "MS_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/MS_ff.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MS_ff " "Info: Found entity 1: MS_ff" {  } { { "MS_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/MS_ff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fb_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fb_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FB_reg-Struct " "Info: Found design unit 1: FB_reg-Struct" {  } { { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FB_reg " "Info: Found entity 1: FB_reg" {  } { { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FB_reg FB_reg:inst " "Info: Elaborating entity \"FB_reg\" for hierarchy \"FB_reg:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/Block1.bdf" { { 80 352 448 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D FB_reg.vhd(24) " "Warning (10492): VHDL Process Statement warning at FB_reg.vhd(24): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con FB_reg.vhd(25) " "Warning (10492): VHDL Process Statement warning at FB_reg.vhd(25): signal \"con\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FB_reg.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MS_ff FB_reg:inst\|MS_ff:FB_reg0 " "Info: Elaborating entity \"MS_ff\" for hierarchy \"FB_reg:inst\|MS_ff:FB_reg0\"" {  } { { "FB_reg.vhd" "FB_reg0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/FB_reg.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_notq MS_ff.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at MS_ff.vhd(17): object \"s_notq\" assigned a value but never read" {  } { { "MS_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/MS_ff.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snotQ MS_ff.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at MS_ff.vhd(17): object \"snotQ\" assigned a value but never read" {  } { { "MS_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/MS_ff.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0 " "Info: Elaborating entity \"d_latch\" for hierarchy \"FB_reg:inst\|MS_ff:FB_reg0\|d_latch:SRAM0\"" {  } { { "MS_ff.vhd" "SRAM0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/MS_ff.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "notQ d_latch.vhd(6) " "Warning (10541): VHDL Signal Declaration warning at d_latch.vhd(6): used implicit default value for signal \"notQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q d_latch.vhd(12) " "Info (10041): Inferred latch for \"Q\" at d_latch.vhd(12)" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_RegisterII/d_latch.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Info: Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 20:51:24 2017 " "Info: Processing ended: Sun Nov 19 20:51:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
