###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx04.ecn.purdue.edu)
#  Generated on:      Tue Dec  8 04:29:26 2015
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin SDController/LoadFIFO/rollover_flag_reg/CLK 
Endpoint:   SDController/LoadFIFO/rollover_flag_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.136
+ Phase Shift                 100.000
= Required Time                99.864
- Arrival Time                  5.327
= Slack Time                   94.536
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   94.536 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.097 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.824 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.727 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.411 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.563 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   97.770 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   97.860 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.000 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.346 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.199 | 
     | SDController/LoadFIFO/U135              | A v -> Y ^   | NAND3X1 | 0.377 | 0.553 |   5.215 |   99.752 | 
     | SDController/LoadFIFO/U153              | B ^ -> Y v   | OAI22X1 | 0.246 | 0.111 |   5.327 |   99.863 | 
     | SDController/LoadFIFO/rollover_flag_reg | D v          | DFFSR   | 0.246 | 0.000 |   5.327 |   99.864 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -94.536 | 
     | SDController/LoadFIFO/rollover_flag_reg | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.536 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.149
+ Phase Shift                 100.000
= Required Time                99.851
- Arrival Time                  5.279
= Slack Time                   94.572
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.572 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.133 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.859 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.762 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.447 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.598 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.234 |   97.806 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.096 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.708 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   98.985 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.221 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.682 | 
     | myFIFO/WriteCnt/U88               | A ^ -> Y v   | OAI22X1 | 0.282 | 0.169 |   5.279 |   99.851 | 
     | myFIFO/WriteCnt/\count_out_reg[5] | D v          | DFFSR   | 0.282 | 0.000 |   5.279 |   99.851 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.572 | 
     | myFIFO/WriteCnt/\count_out_reg[5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.572 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.147
+ Phase Shift                 100.000
= Required Time                99.853
- Arrival Time                  5.277
= Slack Time                   94.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.576 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.137 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.863 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.766 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.451 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.602 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.234 |   97.809 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.100 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.712 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   98.989 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.225 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.686 | 
     | myFIFO/WriteCnt/U80               | A ^ -> Y v   | OAI22X1 | 0.278 | 0.166 |   5.276 |   99.852 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | D v          | DFFSR   | 0.278 | 0.000 |   5.277 |   99.853 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.576 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.576 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[10] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                 100.000
= Required Time                99.854
- Arrival Time                  5.270
= Slack Time                   94.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^        |         | 0.000 |       |   0.000 |   94.584 | 
     | SDController/\state_reg[0]         | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.144 | 
     | SDController/U142                  | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.871 | 
     | SDController/U15                   | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.774 | 
     | SDController/U208                  | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.459 | 
     | SDController/U209                  | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.610 | 
     | SDController/U49                   | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.234 |   97.817 | 
     | SDController/U393                  | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.108 | 
     | myFIFO/U10                         | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.719 | 
     | myFIFO/WriteCnt/U71                | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   98.997 | 
     | myFIFO/WriteCnt/U34                | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.232 | 
     | myFIFO/WriteCnt/U29                | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.694 | 
     | myFIFO/WriteCnt/U89                | A ^ -> Y v   | OAI22X1 | 0.275 | 0.160 |   5.270 |   99.854 | 
     | myFIFO/WriteCnt/\count_out_reg[10] | D v          | DFFSR   | 0.275 | 0.000 |   5.270 |   99.854 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |       |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       | 0.000 |       |   0.000 |  -94.583 | 
     | myFIFO/WriteCnt/\count_out_reg[10] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.583 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                 100.000
= Required Time                99.854
- Arrival Time                  5.269
= Slack Time                   94.585
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.585 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.146 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.872 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.775 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.460 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.611 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.234 |   97.818 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.109 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.721 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   98.998 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.234 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.695 | 
     | myFIFO/WriteCnt/U82               | A ^ -> Y v   | OAI22X1 | 0.274 | 0.159 |   5.269 |   99.854 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | D v          | DFFSR   | 0.274 | 0.000 |   5.269 |   99.854 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.585 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.585 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                 100.000
= Required Time                99.854
- Arrival Time                  5.269
= Slack Time                   94.585
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.585 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.146 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.873 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.776 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.460 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.612 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.234 |   97.819 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.110 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.721 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   98.999 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.234 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.696 | 
     | myFIFO/WriteCnt/U84               | A ^ -> Y v   | OAI22X1 | 0.273 | 0.158 |   5.269 |   99.854 | 
     | myFIFO/WriteCnt/\count_out_reg[8] | D v          | DFFSR   | 0.273 | 0.000 |   5.269 |   99.854 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.585 | 
     | myFIFO/WriteCnt/\count_out_reg[8] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.585 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 100.000
= Required Time                99.855
- Arrival Time                  5.269
= Slack Time                   94.586
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.586 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.147 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.873 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.776 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.461 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.612 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   97.819 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.110 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.722 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   98.999 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.235 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.696 | 
     | myFIFO/WriteCnt/U91               | A ^ -> Y v   | OAI22X1 | 0.272 | 0.159 |   5.269 |   99.854 | 
     | myFIFO/WriteCnt/\count_out_reg[0] | D v          | DFFSR   | 0.272 | 0.000 |   5.269 |   99.855 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.586 | 
     | myFIFO/WriteCnt/\count_out_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.586 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                 100.000
= Required Time                99.854
- Arrival Time                  5.268
= Slack Time                   94.587
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.587 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.148 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.874 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.777 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.462 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.613 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   97.820 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.111 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.723 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   99.000 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.236 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.697 | 
     | myFIFO/WriteCnt/U85               | A ^ -> Y v   | OAI22X1 | 0.273 | 0.157 |   5.268 |   99.854 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | D v          | DFFSR   | 0.273 | 0.000 |   5.268 |   99.854 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.587 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.587 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 100.000
= Required Time                99.856
- Arrival Time                  5.264
= Slack Time                   94.592
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.592 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.153 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.879 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.782 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.467 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.618 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   97.826 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.116 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.728 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   99.005 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.241 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.702 | 
     | myFIFO/WriteCnt/U78               | A ^ -> Y v   | OAI22X1 | 0.268 | 0.154 |   5.264 |   99.856 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | D v          | DFFSR   | 0.268 | 0.000 |   5.264 |   99.856 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.592 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.592 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 100.000
= Required Time                99.855
- Arrival Time                  5.217
= Slack Time                   94.637
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.637 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.198 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.925 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.828 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.513 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.664 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.234 |   97.871 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.162 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.773 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   99.051 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.286 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.748 | 
     | myFIFO/WriteCnt/U74               | B ^ -> Y v   | OAI22X1 | 0.272 | 0.107 |   5.217 |   99.854 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | D v          | DFFSR   | 0.272 | 0.000 |   5.217 |   99.855 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.637 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.637 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 100.000
= Required Time                99.855
- Arrival Time                  5.216
= Slack Time                   94.639
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.639 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.200 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.926 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.829 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.514 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.665 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.234 |   97.872 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.163 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.775 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   99.052 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.288 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.749 | 
     | myFIFO/WriteCnt/U87               | B ^ -> Y v   | OAI22X1 | 0.271 | 0.106 |   5.216 |   99.855 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | D v          | DFFSR   | 0.271 | 0.000 |   5.216 |   99.855 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.639 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.639 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin myFIFO/WriteCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                 100.000
= Required Time                99.856
- Arrival Time                  5.213
= Slack Time                   94.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.643 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.204 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   95.930 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   96.833 | 
     | SDController/U208                 | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.518 | 
     | SDController/U209                 | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.669 | 
     | SDController/U49                  | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   97.877 | 
     | SDController/U393                 | A ^ -> Y v   | NAND2X1 | 0.395 | 0.291 |   3.524 |   98.167 | 
     | myFIFO/U10                        | A v -> Y ^   | INVX2   | 0.806 | 0.611 |   4.136 |   98.779 | 
     | myFIFO/WriteCnt/U71               | C ^ -> Y v   | AOI21X1 | 0.239 | 0.277 |   4.413 |   99.056 | 
     | myFIFO/WriteCnt/U34               | A v -> Y v   | AND2X2  | 0.081 | 0.236 |   4.649 |   99.292 | 
     | myFIFO/WriteCnt/U29               | A v -> Y ^   | INVX2   | 0.643 | 0.461 |   5.110 |   99.753 | 
     | myFIFO/WriteCnt/U76               | B ^ -> Y v   | OAI22X1 | 0.268 | 0.103 |   5.213 |   99.856 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | D v          | DFFSR   | 0.268 | 0.000 |   5.213 |   99.856 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.643 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.643 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.173
+ Phase Shift                 100.000
= Required Time                99.827
- Arrival Time                  4.994
= Slack Time                   94.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.000 |       |   0.000 |   94.832 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.393 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.120 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.023 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.392 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.519 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.746 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.527 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.954 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.151 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.817 |   99.650 | 
     | myFIFO/ReadCnt/U80               | A ^ -> Y v   | OAI22X1 | 0.355 | 0.176 |   4.994 |   99.826 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | D v          | DFFSR   | 0.355 | 0.001 |   4.994 |   99.827 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -94.832 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.832 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.173
+ Phase Shift                 100.000
= Required Time                99.827
- Arrival Time                  4.993
= Slack Time                   94.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.000 |       |   0.000 |   94.834 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.395 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.121 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.024 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.394 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.521 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.747 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.528 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.956 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.153 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.817 |   99.651 | 
     | myFIFO/ReadCnt/U74               | A ^ -> Y v   | OAI22X1 | 0.355 | 0.175 |   4.992 |   99.826 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | D v          | DFFSR   | 0.355 | 0.001 |   4.993 |   99.827 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -94.834 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.834 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.172
+ Phase Shift                 100.000
= Required Time                99.828
- Arrival Time                  4.987
= Slack Time                   94.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.000 |       |   0.000 |   94.841 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.402 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.129 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.032 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.401 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.528 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.755 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.536 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.963 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.160 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.818 |   99.659 | 
     | myFIFO/ReadCnt/U72               | A ^ -> Y v   | OAI22X1 | 0.350 | 0.169 |   4.987 |   99.828 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | D v          | DFFSR   | 0.350 | 0.000 |   4.987 |   99.828 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -94.841 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.841 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.172
+ Phase Shift                 100.000
= Required Time                99.828
- Arrival Time                  4.986
= Slack Time                   94.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.000 |       |   0.000 |   94.842 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.403 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.129 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.032 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.401 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.528 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.755 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.536 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.964 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.160 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.818 |   99.659 | 
     | myFIFO/ReadCnt/U91               | A ^ -> Y v   | OAI22X1 | 0.351 | 0.168 |   4.986 |   99.827 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | D v          | DFFSR   | 0.351 | 0.001 |   4.986 |   99.828 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -94.842 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.842 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.171
+ Phase Shift                 100.000
= Required Time                99.829
- Arrival Time                  4.987
= Slack Time                   94.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.000 |       |   0.000 |   94.842 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.403 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.129 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.032 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.401 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.528 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.755 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.536 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.964 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.161 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.817 |   99.659 | 
     | myFIFO/ReadCnt/U84               | A ^ -> Y v   | OAI22X1 | 0.348 | 0.169 |   4.987 |   99.828 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | D v          | DFFSR   | 0.348 | 0.001 |   4.987 |   99.829 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -94.842 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.842 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.172
+ Phase Shift                 100.000
= Required Time                99.828
- Arrival Time                  4.986
= Slack Time                   94.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.000 |       |   0.000 |   94.842 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.403 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.129 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.032 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.402 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.529 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.755 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.537 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.964 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.161 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.817 |   99.660 | 
     | myFIFO/ReadCnt/U76               | A ^ -> Y v   | OAI22X1 | 0.350 | 0.168 |   4.986 |   99.828 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | D v          | DFFSR   | 0.350 | 0.001 |   4.986 |   99.828 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -94.842 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.842 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.171
+ Phase Shift                 100.000
= Required Time                99.829
- Arrival Time                  4.986
= Slack Time                   94.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.000 |       |   0.000 |   94.843 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.404 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.130 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.033 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.403 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.530 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.757 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.538 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.965 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.162 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.817 |   99.661 | 
     | myFIFO/ReadCnt/U86               | A ^ -> Y v   | OAI22X1 | 0.347 | 0.168 |   4.986 |   99.829 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | D v          | DFFSR   | 0.347 | 0.000 |   4.986 |   99.829 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -94.843 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.843 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                 100.000
= Required Time                99.832
- Arrival Time                  4.979
= Slack Time                   94.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.000 |       |   0.000 |   94.852 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.413 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.139 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.042 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.412 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.539 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.766 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.547 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.974 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.171 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.818 |   99.670 | 
     | myFIFO/ReadCnt/U83               | A ^ -> Y v   | OAI22X1 | 0.340 | 0.162 |   4.979 |   99.831 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | D v          | DFFSR   | 0.340 | 0.000 |   4.979 |   99.832 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -94.852 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.852 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                 100.000
= Required Time                99.833
- Arrival Time                  4.976
= Slack Time                   94.857
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.000 |       |   0.000 |   94.857 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.418 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.144 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.047 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.416 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.543 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.770 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.551 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.979 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.176 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.817 |   99.674 | 
     | myFIFO/ReadCnt/U87               | A ^ -> Y v   | OAI22X1 | 0.337 | 0.158 |   4.976 |   99.833 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | D v          | DFFSR   | 0.337 | 0.000 |   4.976 |   99.833 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -94.857 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.857 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[10] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                 100.000
= Required Time                99.833
- Arrival Time                  4.974
= Slack Time                   94.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.000 |       |   0.000 |   94.859 | 
     | SDController/\state_reg[0]        | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.420 | 
     | SDController/U142                 | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.146 | 
     | SDController/U15                  | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.049 | 
     | SDController/U379                 | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.419 | 
     | SDController/U392                 | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.546 | 
     | U22                               | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.772 | 
     | myFIFO/ReadCnt/U48                | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.554 | 
     | myFIFO/ReadCnt/U24                | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.981 | 
     | myFIFO/ReadCnt/U70                | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.178 | 
     | myFIFO/ReadCnt/U49                | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.818 |   99.677 | 
     | myFIFO/ReadCnt/U89                | A ^ -> Y v   | OAI22X1 | 0.338 | 0.156 |   4.973 |   99.832 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | D v          | DFFSR   | 0.338 | 0.000 |   4.974 |   99.833 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                   | clk ^ |       | 0.000 |       |   0.000 |  -94.859 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.859 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: SDController/\state_reg[0] /Q       (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                 100.000
= Required Time                99.833
- Arrival Time                  4.969
= Slack Time                   94.864
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.000 |       |   0.000 |   94.864 | 
     | SDController/\state_reg[0]       | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.425 | 
     | SDController/U142                | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.151 | 
     | SDController/U15                 | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.054 | 
     | SDController/U379                | B v -> Y ^   | NAND3X1 | 0.313 | 0.369 |   2.560 |   97.424 | 
     | SDController/U392                | A ^ -> Y v   | INVX2   | 0.146 | 0.127 |   2.687 |   97.551 | 
     | U22                              | A v -> Y v   | OR2X2   | 0.115 | 0.227 |   2.913 |   97.778 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v   | OR2X2   | 0.946 | 0.781 |   3.695 |   98.559 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^   | NAND2X1 | 0.303 | 0.427 |   4.122 |   98.986 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v   | AOI21X1 | 0.169 | 0.197 |   4.319 |   99.183 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^   | INVX2   | 0.666 | 0.499 |   4.818 |   99.682 | 
     | myFIFO/ReadCnt/U78               | A ^ -> Y v   | OAI22X1 | 0.336 | 0.151 |   4.969 |   99.833 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | D v          | DFFSR   | 0.336 | 0.000 |   4.969 |   99.833 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |       |       |       |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                  | clk ^ |       | 0.000 |       |   0.000 |  -94.864 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.864 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[13] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time                99.787
- Arrival Time                  4.920
= Slack Time                   94.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.000 |       |   0.000 |   94.867 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.427 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.154 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.057 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.742 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.893 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.100 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.191 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.331 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.677 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.529 | 
     | SDController/LoadFIFO/U102               | C v -> Y ^   | OAI22X1 | 0.431 | 0.257 |   4.919 |   99.786 | 
     | SDController/LoadFIFO/\count_out_reg[13] | D ^          | DFFSR   | 0.431 | 0.001 |   4.920 |   99.787 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -94.867 | 
     | SDController/LoadFIFO/\count_out_reg[13] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.867 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[14] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time                99.787
- Arrival Time                  4.918
= Slack Time                   94.869
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.000 |       |   0.000 |   94.869 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.430 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.156 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.059 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.744 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.896 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.103 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.193 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.333 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.679 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.531 | 
     | SDController/LoadFIFO/U108               | C v -> Y ^   | OAI22X1 | 0.429 | 0.255 |   4.917 |   99.786 | 
     | SDController/LoadFIFO/\count_out_reg[14] | D ^          | DFFSR   | 0.429 | 0.001 |   4.918 |   99.787 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -94.869 | 
     | SDController/LoadFIFO/\count_out_reg[14] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.869 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[0] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                 100.000
= Required Time                99.821
- Arrival Time                  4.936
= Slack Time                   94.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.000 |       |   0.000 |   94.885 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.446 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.172 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.075 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.102 | 0.412 |   2.602 |   97.487 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.210 | 0.181 |   2.783 |   97.668 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.543 | 0.431 |   3.214 |   98.099 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.259 | 0.283 |   3.497 |   98.382 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.203 | 0.069 |   3.566 |   98.451 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.812 | 0.608 |   4.174 |   99.059 | 
     | ShiftRegister/U20                            | B ^ -> Y v   | AOI22X1 | 0.351 | 0.282 |   4.456 |   99.341 | 
     | ShiftRegister/U11                            | A v -> Y ^   | NAND2X1 | 0.201 | 0.237 |   4.692 |   99.577 | 
     | ShiftRegister/shift_out/U20                  | B ^ -> Y v   | MUX2X1  | 0.149 | 0.122 |   4.814 |   99.699 | 
     | ShiftRegister/shift_out/U17                  | B v -> Y ^   | NAND2X1 | 0.116 | 0.122 |   4.936 |   99.821 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | D ^          | DFFSR   | 0.116 | 0.000 |   4.936 |   99.821 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                              | clk ^ |       | 0.000 |       |   0.000 |  -94.885 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.885 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[10] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time                99.787
- Arrival Time                  4.901
= Slack Time                   94.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.000 |       |   0.000 |   94.886 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.447 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.173 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.076 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.761 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.912 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.120 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.210 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.350 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.696 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.548 | 
     | SDController/LoadFIFO/U122               | C v -> Y ^   | OAI22X1 | 0.416 | 0.239 |   4.901 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[10] | D ^          | DFFSR   | 0.416 | 0.001 |   4.901 |   99.787 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -94.886 | 
     | SDController/LoadFIFO/\count_out_reg[10] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.886 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[9] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time                99.787
- Arrival Time                  4.900
= Slack Time                   94.887
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   94.887 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.448 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.174 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.077 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.762 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.913 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.121 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.211 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.351 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.697 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.549 | 
     | SDController/LoadFIFO/U116              | C v -> Y ^   | OAI22X1 | 0.415 | 0.238 |   4.900 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[9] | D ^          | DFFSR   | 0.415 | 0.001 |   4.900 |   99.787 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -94.887 | 
     | SDController/LoadFIFO/\count_out_reg[9] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.887 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[11] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time                99.787
- Arrival Time                  4.894
= Slack Time                   94.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.000 |       |   0.000 |   94.893 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.454 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.180 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.083 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.768 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.920 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.234 |   98.127 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.217 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.357 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.703 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.555 | 
     | SDController/LoadFIFO/U121               | C v -> Y ^   | OAI22X1 | 0.412 | 0.232 |   4.894 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[11] | D ^          | DFFSR   | 0.412 | 0.000 |   4.894 |   99.787 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -94.893 | 
     | SDController/LoadFIFO/\count_out_reg[11] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.893 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[12] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time                99.787
- Arrival Time                  4.893
= Slack Time                   94.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.000 |       |   0.000 |   94.895 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.455 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.182 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.085 | 
     | SDController/U208                        | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.770 | 
     | SDController/U209                        | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.921 | 
     | SDController/U49                         | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.128 | 
     | SDController/U380                        | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.219 | 
     | SDController/LoadFIFO/U24                | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.359 | 
     | SDController/LoadFIFO/U101               | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.704 | 
     | SDController/LoadFIFO/FE_OFC0_n133       | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.557 | 
     | SDController/LoadFIFO/U103               | C v -> Y ^   | OAI22X1 | 0.413 | 0.230 |   4.893 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[12] | D ^          | DFFSR   | 0.413 | 0.000 |   4.893 |   99.787 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -94.895 | 
     | SDController/LoadFIFO/\count_out_reg[12] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.895 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[2] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time                99.787
- Arrival Time                  4.889
= Slack Time                   94.898
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   94.898 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.459 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.186 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.089 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.774 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.925 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.132 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.223 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.363 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.708 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.561 | 
     | SDController/LoadFIFO/U126              | C v -> Y ^   | OAI22X1 | 0.416 | 0.226 |   4.888 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[2] | D ^          | DFFSR   | 0.416 | 0.001 |   4.889 |   99.787 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -94.898 | 
     | SDController/LoadFIFO/\count_out_reg[2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.898 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[5] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time                99.787
- Arrival Time                  4.888
= Slack Time                   94.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   94.899 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.460 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.187 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.090 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.774 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.926 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.133 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.224 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.363 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.709 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.562 | 
     | SDController/LoadFIFO/U105              | C v -> Y ^   | OAI22X1 | 0.412 | 0.225 |   4.888 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[5] | D ^          | DFFSR   | 0.412 | 0.000 |   4.888 |   99.787 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -94.899 | 
     | SDController/LoadFIFO/\count_out_reg[5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.899 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[7] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.212
+ Phase Shift                 100.000
= Required Time                99.788
- Arrival Time                  4.888
= Slack Time                   94.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   94.900 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.461 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.187 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.090 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.775 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.926 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.133 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.224 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.364 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.710 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.562 | 
     | SDController/LoadFIFO/U113              | C v -> Y ^   | OAI22X1 | 0.410 | 0.225 |   4.887 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[7] | D ^          | DFFSR   | 0.410 | 0.001 |   4.888 |   99.788 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -94.900 | 
     | SDController/LoadFIFO/\count_out_reg[7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.900 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[6] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.212
+ Phase Shift                 100.000
= Required Time                99.788
- Arrival Time                  4.884
= Slack Time                   94.904
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   94.904 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.465 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.191 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.094 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.779 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.930 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.138 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.228 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.368 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.714 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.566 | 
     | SDController/LoadFIFO/U110              | C v -> Y ^   | OAI22X1 | 0.407 | 0.221 |   4.883 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[6] | D ^          | DFFSR   | 0.407 | 0.001 |   4.884 |   99.788 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -94.904 | 
     | SDController/LoadFIFO/\count_out_reg[6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.904 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[8] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.212
+ Phase Shift                 100.000
= Required Time                99.788
- Arrival Time                  4.880
= Slack Time                   94.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   94.909 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.469 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.196 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.099 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.784 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.935 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.234 |   98.142 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.233 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.373 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.719 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.571 | 
     | SDController/LoadFIFO/U115              | C v -> Y ^   | OAI22X1 | 0.400 | 0.217 |   4.879 |   99.788 | 
     | SDController/LoadFIFO/\count_out_reg[8] | D ^          | DFFSR   | 0.400 | 0.000 |   4.880 |   99.788 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -94.909 | 
     | SDController/LoadFIFO/\count_out_reg[8] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.909 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[3] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.212
+ Phase Shift                 100.000
= Required Time                99.788
- Arrival Time                  4.876
= Slack Time                   94.912
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   94.912 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.473 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.199 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.102 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.787 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.938 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.145 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.236 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.376 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.722 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.574 | 
     | SDController/LoadFIFO/U124              | C v -> Y ^   | OAI22X1 | 0.407 | 0.213 |   4.875 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[3] | D ^          | DFFSR   | 0.407 | 0.001 |   4.876 |   99.788 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -94.912 | 
     | SDController/LoadFIFO/\count_out_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.912 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[1] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.212
+ Phase Shift                 100.000
= Required Time                99.788
- Arrival Time                  4.865
= Slack Time                   94.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   94.923 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.484 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.210 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.113 | 
     | SDController/U208                       | B v -> Y ^   | NAND3X1 | 0.702 | 0.685 |   2.875 |   97.798 | 
     | SDController/U209                       | A ^ -> Y v   | INVX2   | 0.223 | 0.151 |   3.026 |   97.949 | 
     | SDController/U49                        | B v -> Y ^   | NAND2X1 | 0.326 | 0.207 |   3.233 |   98.157 | 
     | SDController/U380                       | C ^ -> Y v   | NAND3X1 | 0.168 | 0.091 |   3.324 |   98.247 | 
     | SDController/LoadFIFO/U24               | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   3.464 |   98.387 | 
     | SDController/LoadFIFO/U101              | B ^ -> Y v   | NAND2X1 | 0.444 | 0.346 |   3.810 |   98.733 | 
     | SDController/LoadFIFO/FE_OFC0_n133      | A v -> Y v   | BUFX2   | 0.933 | 0.852 |   4.662 |   99.585 | 
     | SDController/LoadFIFO/U120              | C v -> Y ^   | OAI22X1 | 0.399 | 0.202 |   4.865 |   99.788 | 
     | SDController/LoadFIFO/\count_out_reg[1] | D ^          | DFFSR   | 0.399 | 0.000 |   4.865 |   99.788 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -94.923 | 
     | SDController/LoadFIFO/\count_out_reg[1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -94.923 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[1] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.195
+ Phase Shift                 100.000
= Required Time                99.805
- Arrival Time                  4.804
= Slack Time                   95.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.000 |       |   0.000 |   95.000 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.561 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.287 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.190 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.102 | 0.412 |   2.602 |   97.602 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.210 | 0.181 |   2.783 |   97.783 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.543 | 0.431 |   3.214 |   98.214 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.259 | 0.283 |   3.497 |   98.497 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.203 | 0.069 |   3.566 |   98.566 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.812 | 0.608 |   4.174 |   99.174 | 
     | ShiftRegister/U22                            | D ^ -> Y v   | AOI22X1 | 0.258 | 0.157 |   4.330 |   99.331 | 
     | ShiftRegister/U23                            | C v -> Y ^   | OAI21X1 | 0.201 | 0.185 |   4.515 |   99.515 | 
     | ShiftRegister/shift_out/U23                  | B ^ -> Y v   | NAND2X1 | 0.170 | 0.131 |   4.646 |   99.646 | 
     | ShiftRegister/shift_out/U24                  | C v -> Y ^   | NAND3X1 | 0.195 | 0.158 |   4.804 |   99.804 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[1] | D ^          | DFFSR   | 0.195 | 0.001 |   4.804 |   99.805 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                              | clk ^ |       | 0.000 |       |   0.000 |  -95.000 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.000 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[2] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.194
+ Phase Shift                 100.000
= Required Time                99.806
- Arrival Time                  4.795
= Slack Time                   95.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.000 |       |   0.000 |   95.011 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.572 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.298 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.201 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.102 | 0.412 |   2.602 |   97.613 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.210 | 0.181 |   2.783 |   97.793 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.543 | 0.431 |   3.214 |   98.224 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.259 | 0.283 |   3.497 |   98.508 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.203 | 0.069 |   3.566 |   98.577 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.812 | 0.608 |   4.174 |   99.185 | 
     | ShiftRegister/U25                            | D ^ -> Y v   | AOI22X1 | 0.279 | 0.172 |   4.345 |   99.356 | 
     | ShiftRegister/U26                            | C v -> Y ^   | OAI21X1 | 0.204 | 0.195 |   4.540 |   99.551 | 
     | ShiftRegister/shift_out/U27                  | A ^ -> Y v   | NAND2X1 | 0.168 | 0.101 |   4.642 |   99.652 | 
     | ShiftRegister/shift_out/U28                  | C v -> Y ^   | NAND3X1 | 0.190 | 0.153 |   4.794 |   99.805 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | D ^          | DFFSR   | 0.190 | 0.001 |   4.795 |   99.806 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                              | clk ^ |       | 0.000 |       |   0.000 |  -95.011 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.011 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[7] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.189
+ Phase Shift                 100.000
= Required Time                99.811
- Arrival Time                  4.791
= Slack Time                   95.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.000 |       |   0.000 |   95.020 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.581 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.307 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.210 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.102 | 0.412 |   2.602 |   97.622 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.210 | 0.181 |   2.783 |   97.803 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.543 | 0.431 |   3.214 |   98.234 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.259 | 0.283 |   3.497 |   98.517 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.203 | 0.069 |   3.566 |   98.586 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.812 | 0.608 |   4.174 |   99.194 | 
     | ShiftRegister/U40                            | D ^ -> Y v   | AOI22X1 | 0.318 | 0.177 |   4.351 |   99.371 | 
     | ShiftRegister/U41                            | C v -> Y ^   | OAI21X1 | 0.227 | 0.209 |   4.560 |   99.580 | 
     | ShiftRegister/shift_out/U47                  | A ^ -> Y v   | NAND2X1 | 0.165 | 0.097 |   4.657 |   99.677 | 
     | ShiftRegister/shift_out/U48                  | C v -> Y ^   | NAND3X1 | 0.167 | 0.134 |   4.790 |   99.810 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[7] | D ^          | DFFSR   | 0.167 | 0.000 |   4.791 |   99.811 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                              | clk ^ |       | 0.000 |       |   0.000 |  -95.020 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.020 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[3] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.192
+ Phase Shift                 100.000
= Required Time                99.808
- Arrival Time                  4.772
= Slack Time                   95.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.000 |       |   0.000 |   95.037 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.597 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.324 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.227 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.102 | 0.412 |   2.602 |   97.639 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.210 | 0.181 |   2.783 |   97.819 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.543 | 0.431 |   3.214 |   98.250 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.259 | 0.283 |   3.497 |   98.534 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.203 | 0.069 |   3.566 |   98.603 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.812 | 0.608 |   4.174 |   99.210 | 
     | ShiftRegister/U28                            | D ^ -> Y v   | AOI22X1 | 0.279 | 0.174 |   4.347 |   99.384 | 
     | ShiftRegister/U29                            | C v -> Y ^   | OAI21X1 | 0.197 | 0.187 |   4.534 |   99.571 | 
     | ShiftRegister/shift_out/U31                  | A ^ -> Y v   | NAND2X1 | 0.162 | 0.096 |   4.630 |   99.667 | 
     | ShiftRegister/shift_out/U32                  | C v -> Y ^   | NAND3X1 | 0.178 | 0.141 |   4.771 |   99.808 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[3] | D ^          | DFFSR   | 0.178 | 0.000 |   4.772 |   99.808 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                              | clk ^ |       | 0.000 |       |   0.000 |  -95.037 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.037 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[6] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.193
+ Phase Shift                 100.000
= Required Time                99.807
- Arrival Time                  4.768
= Slack Time                   95.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.000 |       |   0.000 |   95.039 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.600 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.326 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.229 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.102 | 0.412 |   2.602 |   97.641 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.210 | 0.181 |   2.783 |   97.822 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.543 | 0.431 |   3.214 |   98.253 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.259 | 0.283 |   3.497 |   98.536 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.203 | 0.069 |   3.566 |   98.605 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.812 | 0.608 |   4.174 |   99.213 | 
     | ShiftRegister/U37                            | D ^ -> Y v   | AOI22X1 | 0.290 | 0.200 |   4.374 |   99.413 | 
     | ShiftRegister/U38                            | C v -> Y ^   | OAI21X1 | 0.202 | 0.170 |   4.544 |   99.583 | 
     | ShiftRegister/shift_out/U43                  | A ^ -> Y v   | NAND2X1 | 0.150 | 0.082 |   4.626 |   99.666 | 
     | ShiftRegister/shift_out/U44                  | C v -> Y ^   | NAND3X1 | 0.184 | 0.141 |   4.767 |   99.807 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | D ^          | DFFSR   | 0.184 | 0.001 |   4.768 |   99.807 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                              | clk ^ |       | 0.000 |       |   0.000 |  -95.039 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.039 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[5] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.190
+ Phase Shift                 100.000
= Required Time                99.810
- Arrival Time                  4.766
= Slack Time                   95.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.000 |       |   0.000 |   95.045 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.606 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.332 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.235 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.102 | 0.412 |   2.602 |   97.647 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.210 | 0.181 |   2.783 |   97.828 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.543 | 0.431 |   3.214 |   98.258 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.259 | 0.283 |   3.497 |   98.542 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.203 | 0.069 |   3.566 |   98.611 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.812 | 0.608 |   4.174 |   99.219 | 
     | ShiftRegister/U34                            | D ^ -> Y v   | AOI22X1 | 0.280 | 0.176 |   4.350 |   99.395 | 
     | ShiftRegister/U35                            | C v -> Y ^   | OAI21X1 | 0.223 | 0.193 |   4.543 |   99.588 | 
     | ShiftRegister/shift_out/U39                  | A ^ -> Y v   | NAND2X1 | 0.158 | 0.090 |   4.633 |   99.678 | 
     | ShiftRegister/shift_out/U40                  | C v -> Y ^   | NAND3X1 | 0.168 | 0.132 |   4.765 |   99.810 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[5] | D ^          | DFFSR   | 0.168 | 0.000 |   4.766 |   99.810 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                              | clk ^ |       | 0.000 |       |   0.000 |  -95.045 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.045 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[4] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.190
+ Phase Shift                 100.000
= Required Time                99.810
- Arrival Time                  4.743
= Slack Time                   95.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.000 |       |   0.000 |   95.066 | 
     | SDController/\state_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.627 | 
     | SDController/U142                            | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.353 | 
     | SDController/U15                             | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.256 | 
     | SDController/U137                            | B v -> Y v   | AND2X2  | 0.102 | 0.412 |   2.602 |   97.668 | 
     | SDController/U111                            | A v -> Y ^   | INVX2   | 0.210 | 0.181 |   2.783 |   97.849 | 
     | SDController/U106                            | A ^ -> Y v   | INVX2   | 0.543 | 0.431 |   3.214 |   98.280 | 
     | ShiftRegister/U7                             | A v -> Y ^   | INVX2   | 0.259 | 0.283 |   3.497 |   98.563 | 
     | ShiftRegister/U19                            | B ^ -> Y v   | NAND2X1 | 0.203 | 0.069 |   3.566 |   98.632 | 
     | ShiftRegister/U12                            | A v -> Y ^   | INVX1   | 0.812 | 0.608 |   4.174 |   99.240 | 
     | ShiftRegister/U31                            | D ^ -> Y v   | AOI22X1 | 0.263 | 0.159 |   4.333 |   99.399 | 
     | ShiftRegister/U32                            | C v -> Y ^   | OAI21X1 | 0.225 | 0.190 |   4.523 |   99.589 | 
     | ShiftRegister/shift_out/U35                  | A ^ -> Y v   | NAND2X1 | 0.154 | 0.086 |   4.609 |   99.675 | 
     | ShiftRegister/shift_out/U36                  | C v -> Y ^   | NAND3X1 | 0.172 | 0.134 |   4.743 |   99.809 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | D ^          | DFFSR   | 0.172 | 0.000 |   4.743 |   99.810 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |       |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                              | clk ^ |       | 0.000 |       |   0.000 |  -95.066 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.066 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[15] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q               (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.213
+ Phase Shift                 100.000
= Required Time                99.787
- Arrival Time                  4.623
= Slack Time                   95.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.000 |       |   0.000 |   95.164 | 
     | SDController/\state_reg[0]               | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.725 | 
     | SDController/U142                        | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.451 | 
     | SDController/U15                         | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.354 | 
     | SDController/U60                         | B v -> Y ^   | NAND3X1 | 0.564 | 0.611 |   2.801 |   97.965 | 
     | SDController/U376                        | D ^ -> Y v   | OAI22X1 | 0.253 | 0.212 |   3.013 |   98.177 | 
     | SDController/U126                        | B v -> Y v   | OR2X2   | 0.178 | 0.291 |   3.304 |   98.468 | 
     | SDController/LoadFIFO/U98                | C v -> Y ^   | AOI21X1 | 0.135 | 0.108 |   3.412 |   98.577 | 
     | SDController/LoadFIFO/U32                | B ^ -> Y ^   | AND2X2  | 0.081 | 0.153 |   3.565 |   98.730 | 
     | SDController/LoadFIFO/U21                | A ^ -> Y v   | INVX2   | 1.032 | 0.735 |   4.300 |   99.464 | 
     | SDController/LoadFIFO/U128               | A v -> Y ^   | OAI22X1 | 0.419 | 0.322 |   4.622 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[15] | D ^          | DFFSR   | 0.419 | 0.001 |   4.623 |   99.787 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |       |       |       |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                          | clk ^ |       | 0.000 |       |   0.000 |  -95.164 | 
     | SDController/LoadFIFO/\count_out_reg[15] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.164 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[0] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.212
+ Phase Shift                 100.000
= Required Time                99.788
- Arrival Time                  4.592
= Slack Time                   95.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   95.196 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.757 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.483 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.386 | 
     | SDController/U60                        | B v -> Y ^   | NAND3X1 | 0.564 | 0.611 |   2.801 |   97.997 | 
     | SDController/U376                       | D ^ -> Y v   | OAI22X1 | 0.253 | 0.212 |   3.013 |   98.209 | 
     | SDController/U126                       | B v -> Y v   | OR2X2   | 0.178 | 0.291 |   3.304 |   98.500 | 
     | SDController/LoadFIFO/U98               | C v -> Y ^   | AOI21X1 | 0.135 | 0.108 |   3.412 |   98.609 | 
     | SDController/LoadFIFO/U32               | B ^ -> Y ^   | AND2X2  | 0.081 | 0.153 |   3.565 |   98.762 | 
     | SDController/LoadFIFO/U21               | A ^ -> Y v   | INVX2   | 1.032 | 0.735 |   4.300 |   99.496 | 
     | SDController/LoadFIFO/U118              | A v -> Y ^   | OAI22X1 | 0.405 | 0.291 |   4.591 |   99.787 | 
     | SDController/LoadFIFO/\count_out_reg[0] | D ^          | DFFSR   | 0.405 | 0.000 |   4.592 |   99.788 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -95.196 | 
     | SDController/LoadFIFO/\count_out_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.196 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin SDController/LoadFIFO/\count_out_reg[4] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: SDController/\state_reg[0] /Q              (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.212
+ Phase Shift                 100.000
= Required Time                99.788
- Arrival Time                  4.584
= Slack Time                   95.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.000 |       |   0.000 |   95.204 | 
     | SDController/\state_reg[0]              | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   95.765 | 
     | SDController/U142                       | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.491 | 
     | SDController/U15                        | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.394 | 
     | SDController/U60                        | B v -> Y ^   | NAND3X1 | 0.564 | 0.611 |   2.801 |   98.005 | 
     | SDController/U376                       | D ^ -> Y v   | OAI22X1 | 0.253 | 0.212 |   3.013 |   98.217 | 
     | SDController/U126                       | B v -> Y v   | OR2X2   | 0.178 | 0.291 |   3.304 |   98.508 | 
     | SDController/LoadFIFO/U98               | C v -> Y ^   | AOI21X1 | 0.135 | 0.108 |   3.412 |   98.616 | 
     | SDController/LoadFIFO/U32               | B ^ -> Y ^   | AND2X2  | 0.081 | 0.153 |   3.565 |   98.769 | 
     | SDController/LoadFIFO/U21               | A ^ -> Y v   | INVX2   | 1.032 | 0.735 |   4.300 |   99.504 | 
     | SDController/LoadFIFO/U107              | A v -> Y ^   | OAI22X1 | 0.399 | 0.284 |   4.584 |   99.788 | 
     | SDController/LoadFIFO/\count_out_reg[4] | D ^          | DFFSR   | 0.399 | 0.000 |   4.584 |   99.788 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |       |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-------+-------+---------+----------| 
     |                                         | clk ^ |       | 0.000 |       |   0.000 |  -95.204 | 
     | SDController/LoadFIFO/\count_out_reg[4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.204 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.207
+ Phase Shift                 100.000
= Required Time                99.793
- Arrival Time                  4.126
= Slack Time                   95.667
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.000 |       |   0.000 |   95.667 | 
     | SDController/\state_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   96.228 | 
     | SDController/U142          | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.954 | 
     | SDController/U15           | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.857 | 
     | SDController/U60           | B v -> Y ^   | NAND3X1 | 0.564 | 0.611 |   2.801 |   98.468 | 
     | SDController/U160          | A ^ -> Y v   | NAND2X1 | 0.370 | 0.242 |   3.043 |   98.710 | 
     | SDController/U207          | A v -> Y ^   | NOR2X1  | 0.174 | 0.125 |   3.168 |   98.835 | 
     | SDController/U220          | A ^ -> Y v   | NAND3X1 | 0.147 | 0.096 |   3.264 |   98.931 | 
     | SDController/U221          | C v -> Y ^   | NOR3X1  | 0.243 | 0.123 |   3.387 |   99.054 | 
     | SDController/U46           | A ^ -> Y v   | INVX2   | 0.185 | 0.180 |   3.567 |   99.234 | 
     | SDController/U10           | A v -> Y ^   | NAND2X1 | 0.388 | 0.331 |   3.898 |   99.565 | 
     | SDController/U79           | A ^ -> Y v   | INVX2   | 0.143 | 0.109 |   4.007 |   99.674 | 
     | SDController/U323          | D v -> Y ^   | AOI22X1 | 0.293 | 0.118 |   4.126 |   99.793 | 
     | SDController/\state_reg[0] | D ^          | DFFSR   | 0.293 | 0.000 |   4.126 |   99.793 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -95.667 | 
     | SDController/\state_reg[0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.667 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time                99.813
- Arrival Time                  4.130
= Slack Time                   95.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.000 |       |   0.000 |   95.683 | 
     | SDController/\state_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   96.244 | 
     | SDController/U142          | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.970 | 
     | SDController/U15           | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.873 | 
     | SDController/U60           | B v -> Y ^   | NAND3X1 | 0.564 | 0.611 |   2.801 |   98.484 | 
     | SDController/U160          | A ^ -> Y v   | NAND2X1 | 0.370 | 0.242 |   3.043 |   98.727 | 
     | SDController/U207          | A v -> Y ^   | NOR2X1  | 0.174 | 0.125 |   3.168 |   98.851 | 
     | SDController/U220          | A ^ -> Y v   | NAND3X1 | 0.147 | 0.096 |   3.264 |   98.947 | 
     | SDController/U221          | C v -> Y ^   | NOR3X1  | 0.243 | 0.123 |   3.387 |   99.071 | 
     | SDController/U46           | A ^ -> Y v   | INVX2   | 0.185 | 0.180 |   3.568 |   99.251 | 
     | SDController/U10           | A v -> Y ^   | NAND2X1 | 0.388 | 0.331 |   3.898 |   99.581 | 
     | SDController/U374          | B ^ -> Y v   | OAI21X1 | 0.215 | 0.091 |   3.990 |   99.673 | 
     | SDController/U375          | B v -> Y ^   | NAND2X1 | 0.156 | 0.140 |   4.129 |   99.812 | 
     | SDController/\state_reg[4] | D ^          | DFFSR   | 0.156 | 0.000 |   4.130 |   99.813 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -95.683 | 
     | SDController/\state_reg[4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.683 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin SDController/\state_reg[3] /CLK 
Endpoint:   SDController/\state_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.180
+ Phase Shift                 100.000
= Required Time                99.820
- Arrival Time                  4.118
= Slack Time                   95.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.000 |       |   0.000 |   95.702 | 
     | SDController/\state_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.252 | 0.561 |   0.561 |   96.263 | 
     | SDController/U142          | A ^ -> Y v   | INVX1   | 0.859 | 0.726 |   1.287 |   96.989 | 
     | SDController/U15           | B v -> Y v   | AND2X1  | 0.695 | 0.903 |   2.190 |   97.892 | 
     | SDController/U60           | B v -> Y ^   | NAND3X1 | 0.564 | 0.611 |   2.801 |   98.503 | 
     | SDController/U160          | A ^ -> Y v   | NAND2X1 | 0.370 | 0.242 |   3.043 |   98.745 | 
     | SDController/U207          | A v -> Y ^   | NOR2X1  | 0.174 | 0.125 |   3.168 |   98.870 | 
     | SDController/U220          | A ^ -> Y v   | NAND3X1 | 0.147 | 0.096 |   3.264 |   98.966 | 
     | SDController/U221          | C v -> Y ^   | NOR3X1  | 0.243 | 0.123 |   3.387 |   99.089 | 
     | SDController/U46           | A ^ -> Y v   | INVX2   | 0.185 | 0.180 |   3.568 |   99.269 | 
     | SDController/U10           | A v -> Y ^   | NAND2X1 | 0.388 | 0.331 |   3.898 |   99.600 | 
     | SDController/U324          | B ^ -> Y v   | OAI21X1 | 0.154 | 0.089 |   3.987 |   99.689 | 
     | SDController/U346          | A v -> Y ^   | NAND2X1 | 0.122 | 0.131 |   4.118 |   99.820 | 
     | SDController/\state_reg[3] | D ^          | DFFSR   | 0.122 | 0.000 |   4.118 |   99.820 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -95.702 | 
     | SDController/\state_reg[3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -95.702 | 
     +---------------------------------------------------------------------------------+ 

