/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CAN */
#define CAN_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_CanIP__PM_ACT_MSK 0x01u
#define CAN_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_CanIP__PM_STBY_MSK 0x01u
#define CAN_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_CanIP__TX7_ID CYREG_CAN0_TX7_ID
#define CAN_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_isr__INTC_MASK 0x10000u
#define CAN_isr__INTC_NUMBER 16u
#define CAN_isr__INTC_PRIOR_NUM 7u
#define CAN_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* led */
#define led__0__INTTYPE CYREG_PICU2_INTTYPE1
#define led__0__MASK 0x02u
#define led__0__PC CYREG_PRT2_PC1
#define led__0__PORT 2u
#define led__0__SHIFT 1u
#define led__AG CYREG_PRT2_AG
#define led__AMUX CYREG_PRT2_AMUX
#define led__BIE CYREG_PRT2_BIE
#define led__BIT_MASK CYREG_PRT2_BIT_MASK
#define led__BYP CYREG_PRT2_BYP
#define led__CTL CYREG_PRT2_CTL
#define led__DM0 CYREG_PRT2_DM0
#define led__DM1 CYREG_PRT2_DM1
#define led__DM2 CYREG_PRT2_DM2
#define led__DR CYREG_PRT2_DR
#define led__INP_DIS CYREG_PRT2_INP_DIS
#define led__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define led__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define led__LCD_EN CYREG_PRT2_LCD_EN
#define led__MASK 0x02u
#define led__PORT 2u
#define led__PRT CYREG_PRT2_PRT
#define led__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define led__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define led__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define led__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define led__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define led__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define led__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define led__PS CYREG_PRT2_PS
#define led__SHIFT 1u
#define led__SLW CYREG_PRT2_SLW

/* qa1 */
#define qa1__0__INTTYPE CYREG_PICU3_INTTYPE3
#define qa1__0__MASK 0x08u
#define qa1__0__PC CYREG_PRT3_PC3
#define qa1__0__PORT 3u
#define qa1__0__SHIFT 3u
#define qa1__AG CYREG_PRT3_AG
#define qa1__AMUX CYREG_PRT3_AMUX
#define qa1__BIE CYREG_PRT3_BIE
#define qa1__BIT_MASK CYREG_PRT3_BIT_MASK
#define qa1__BYP CYREG_PRT3_BYP
#define qa1__CTL CYREG_PRT3_CTL
#define qa1__DM0 CYREG_PRT3_DM0
#define qa1__DM1 CYREG_PRT3_DM1
#define qa1__DM2 CYREG_PRT3_DM2
#define qa1__DR CYREG_PRT3_DR
#define qa1__INP_DIS CYREG_PRT3_INP_DIS
#define qa1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define qa1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define qa1__LCD_EN CYREG_PRT3_LCD_EN
#define qa1__MASK 0x08u
#define qa1__PORT 3u
#define qa1__PRT CYREG_PRT3_PRT
#define qa1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define qa1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define qa1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define qa1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define qa1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define qa1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define qa1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define qa1__PS CYREG_PRT3_PS
#define qa1__SHIFT 3u
#define qa1__SLW CYREG_PRT3_SLW

/* qa2 */
#define qa2__0__INTTYPE CYREG_PICU0_INTTYPE5
#define qa2__0__MASK 0x20u
#define qa2__0__PC CYREG_PRT0_PC5
#define qa2__0__PORT 0u
#define qa2__0__SHIFT 5u
#define qa2__AG CYREG_PRT0_AG
#define qa2__AMUX CYREG_PRT0_AMUX
#define qa2__BIE CYREG_PRT0_BIE
#define qa2__BIT_MASK CYREG_PRT0_BIT_MASK
#define qa2__BYP CYREG_PRT0_BYP
#define qa2__CTL CYREG_PRT0_CTL
#define qa2__DM0 CYREG_PRT0_DM0
#define qa2__DM1 CYREG_PRT0_DM1
#define qa2__DM2 CYREG_PRT0_DM2
#define qa2__DR CYREG_PRT0_DR
#define qa2__INP_DIS CYREG_PRT0_INP_DIS
#define qa2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define qa2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define qa2__LCD_EN CYREG_PRT0_LCD_EN
#define qa2__MASK 0x20u
#define qa2__PORT 0u
#define qa2__PRT CYREG_PRT0_PRT
#define qa2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define qa2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define qa2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define qa2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define qa2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define qa2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define qa2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define qa2__PS CYREG_PRT0_PS
#define qa2__SHIFT 5u
#define qa2__SLW CYREG_PRT0_SLW

/* qa3 */
#define qa3__0__INTTYPE CYREG_PICU2_INTTYPE2
#define qa3__0__MASK 0x04u
#define qa3__0__PC CYREG_PRT2_PC2
#define qa3__0__PORT 2u
#define qa3__0__SHIFT 2u
#define qa3__AG CYREG_PRT2_AG
#define qa3__AMUX CYREG_PRT2_AMUX
#define qa3__BIE CYREG_PRT2_BIE
#define qa3__BIT_MASK CYREG_PRT2_BIT_MASK
#define qa3__BYP CYREG_PRT2_BYP
#define qa3__CTL CYREG_PRT2_CTL
#define qa3__DM0 CYREG_PRT2_DM0
#define qa3__DM1 CYREG_PRT2_DM1
#define qa3__DM2 CYREG_PRT2_DM2
#define qa3__DR CYREG_PRT2_DR
#define qa3__INP_DIS CYREG_PRT2_INP_DIS
#define qa3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define qa3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define qa3__LCD_EN CYREG_PRT2_LCD_EN
#define qa3__MASK 0x04u
#define qa3__PORT 2u
#define qa3__PRT CYREG_PRT2_PRT
#define qa3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define qa3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define qa3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define qa3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define qa3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define qa3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define qa3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define qa3__PS CYREG_PRT2_PS
#define qa3__SHIFT 2u
#define qa3__SLW CYREG_PRT2_SLW

/* qb1 */
#define qb1__0__INTTYPE CYREG_PICU3_INTTYPE4
#define qb1__0__MASK 0x10u
#define qb1__0__PC CYREG_PRT3_PC4
#define qb1__0__PORT 3u
#define qb1__0__SHIFT 4u
#define qb1__AG CYREG_PRT3_AG
#define qb1__AMUX CYREG_PRT3_AMUX
#define qb1__BIE CYREG_PRT3_BIE
#define qb1__BIT_MASK CYREG_PRT3_BIT_MASK
#define qb1__BYP CYREG_PRT3_BYP
#define qb1__CTL CYREG_PRT3_CTL
#define qb1__DM0 CYREG_PRT3_DM0
#define qb1__DM1 CYREG_PRT3_DM1
#define qb1__DM2 CYREG_PRT3_DM2
#define qb1__DR CYREG_PRT3_DR
#define qb1__INP_DIS CYREG_PRT3_INP_DIS
#define qb1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define qb1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define qb1__LCD_EN CYREG_PRT3_LCD_EN
#define qb1__MASK 0x10u
#define qb1__PORT 3u
#define qb1__PRT CYREG_PRT3_PRT
#define qb1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define qb1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define qb1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define qb1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define qb1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define qb1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define qb1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define qb1__PS CYREG_PRT3_PS
#define qb1__SHIFT 4u
#define qb1__SLW CYREG_PRT3_SLW

/* qb2 */
#define qb2__0__INTTYPE CYREG_PICU0_INTTYPE6
#define qb2__0__MASK 0x40u
#define qb2__0__PC CYREG_PRT0_PC6
#define qb2__0__PORT 0u
#define qb2__0__SHIFT 6u
#define qb2__AG CYREG_PRT0_AG
#define qb2__AMUX CYREG_PRT0_AMUX
#define qb2__BIE CYREG_PRT0_BIE
#define qb2__BIT_MASK CYREG_PRT0_BIT_MASK
#define qb2__BYP CYREG_PRT0_BYP
#define qb2__CTL CYREG_PRT0_CTL
#define qb2__DM0 CYREG_PRT0_DM0
#define qb2__DM1 CYREG_PRT0_DM1
#define qb2__DM2 CYREG_PRT0_DM2
#define qb2__DR CYREG_PRT0_DR
#define qb2__INP_DIS CYREG_PRT0_INP_DIS
#define qb2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define qb2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define qb2__LCD_EN CYREG_PRT0_LCD_EN
#define qb2__MASK 0x40u
#define qb2__PORT 0u
#define qb2__PRT CYREG_PRT0_PRT
#define qb2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define qb2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define qb2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define qb2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define qb2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define qb2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define qb2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define qb2__PS CYREG_PRT0_PS
#define qb2__SHIFT 6u
#define qb2__SLW CYREG_PRT0_SLW

/* qb3 */
#define qb3__0__INTTYPE CYREG_PICU2_INTTYPE3
#define qb3__0__MASK 0x08u
#define qb3__0__PC CYREG_PRT2_PC3
#define qb3__0__PORT 2u
#define qb3__0__SHIFT 3u
#define qb3__AG CYREG_PRT2_AG
#define qb3__AMUX CYREG_PRT2_AMUX
#define qb3__BIE CYREG_PRT2_BIE
#define qb3__BIT_MASK CYREG_PRT2_BIT_MASK
#define qb3__BYP CYREG_PRT2_BYP
#define qb3__CTL CYREG_PRT2_CTL
#define qb3__DM0 CYREG_PRT2_DM0
#define qb3__DM1 CYREG_PRT2_DM1
#define qb3__DM2 CYREG_PRT2_DM2
#define qb3__DR CYREG_PRT2_DR
#define qb3__INP_DIS CYREG_PRT2_INP_DIS
#define qb3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define qb3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define qb3__LCD_EN CYREG_PRT2_LCD_EN
#define qb3__MASK 0x08u
#define qb3__PORT 2u
#define qb3__PRT CYREG_PRT2_PRT
#define qb3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define qb3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define qb3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define qb3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define qb3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define qb3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define qb3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define qb3__PS CYREG_PRT2_PS
#define qb3__SHIFT 3u
#define qb3__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB00_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB00_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB00_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB00_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB00_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB00_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u

/* dir1 */
#define dir1__0__INTTYPE CYREG_PICU3_INTTYPE6
#define dir1__0__MASK 0x40u
#define dir1__0__PC CYREG_PRT3_PC6
#define dir1__0__PORT 3u
#define dir1__0__SHIFT 6u
#define dir1__AG CYREG_PRT3_AG
#define dir1__AMUX CYREG_PRT3_AMUX
#define dir1__BIE CYREG_PRT3_BIE
#define dir1__BIT_MASK CYREG_PRT3_BIT_MASK
#define dir1__BYP CYREG_PRT3_BYP
#define dir1__CTL CYREG_PRT3_CTL
#define dir1__DM0 CYREG_PRT3_DM0
#define dir1__DM1 CYREG_PRT3_DM1
#define dir1__DM2 CYREG_PRT3_DM2
#define dir1__DR CYREG_PRT3_DR
#define dir1__INP_DIS CYREG_PRT3_INP_DIS
#define dir1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define dir1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define dir1__LCD_EN CYREG_PRT3_LCD_EN
#define dir1__MASK 0x40u
#define dir1__PORT 3u
#define dir1__PRT CYREG_PRT3_PRT
#define dir1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define dir1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define dir1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define dir1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define dir1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define dir1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define dir1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define dir1__PS CYREG_PRT3_PS
#define dir1__SHIFT 6u
#define dir1__SLW CYREG_PRT3_SLW

/* dir2 */
#define dir2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define dir2__0__MASK 0x02u
#define dir2__0__PC CYREG_PRT0_PC1
#define dir2__0__PORT 0u
#define dir2__0__SHIFT 1u
#define dir2__AG CYREG_PRT0_AG
#define dir2__AMUX CYREG_PRT0_AMUX
#define dir2__BIE CYREG_PRT0_BIE
#define dir2__BIT_MASK CYREG_PRT0_BIT_MASK
#define dir2__BYP CYREG_PRT0_BYP
#define dir2__CTL CYREG_PRT0_CTL
#define dir2__DM0 CYREG_PRT0_DM0
#define dir2__DM1 CYREG_PRT0_DM1
#define dir2__DM2 CYREG_PRT0_DM2
#define dir2__DR CYREG_PRT0_DR
#define dir2__INP_DIS CYREG_PRT0_INP_DIS
#define dir2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define dir2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define dir2__LCD_EN CYREG_PRT0_LCD_EN
#define dir2__MASK 0x02u
#define dir2__PORT 0u
#define dir2__PRT CYREG_PRT0_PRT
#define dir2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define dir2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define dir2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define dir2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define dir2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define dir2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define dir2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define dir2__PS CYREG_PRT0_PS
#define dir2__SHIFT 1u
#define dir2__SLW CYREG_PRT0_SLW

/* dir3 */
#define dir3__0__INTTYPE CYREG_PICU2_INTTYPE7
#define dir3__0__MASK 0x80u
#define dir3__0__PC CYREG_PRT2_PC7
#define dir3__0__PORT 2u
#define dir3__0__SHIFT 7u
#define dir3__AG CYREG_PRT2_AG
#define dir3__AMUX CYREG_PRT2_AMUX
#define dir3__BIE CYREG_PRT2_BIE
#define dir3__BIT_MASK CYREG_PRT2_BIT_MASK
#define dir3__BYP CYREG_PRT2_BYP
#define dir3__CTL CYREG_PRT2_CTL
#define dir3__DM0 CYREG_PRT2_DM0
#define dir3__DM1 CYREG_PRT2_DM1
#define dir3__DM2 CYREG_PRT2_DM2
#define dir3__DR CYREG_PRT2_DR
#define dir3__INP_DIS CYREG_PRT2_INP_DIS
#define dir3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define dir3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define dir3__LCD_EN CYREG_PRT2_LCD_EN
#define dir3__MASK 0x80u
#define dir3__PORT 2u
#define dir3__PRT CYREG_PRT2_PRT
#define dir3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define dir3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define dir3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define dir3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define dir3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define dir3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define dir3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define dir3__PS CYREG_PRT2_PS
#define dir3__SHIFT 7u
#define dir3__SLW CYREG_PRT2_SLW

/* pwm1 */
#define pwm1__0__INTTYPE CYREG_PICU3_INTTYPE7
#define pwm1__0__MASK 0x80u
#define pwm1__0__PC CYREG_PRT3_PC7
#define pwm1__0__PORT 3u
#define pwm1__0__SHIFT 7u
#define pwm1__AG CYREG_PRT3_AG
#define pwm1__AMUX CYREG_PRT3_AMUX
#define pwm1__BIE CYREG_PRT3_BIE
#define pwm1__BIT_MASK CYREG_PRT3_BIT_MASK
#define pwm1__BYP CYREG_PRT3_BYP
#define pwm1__CTL CYREG_PRT3_CTL
#define pwm1__DM0 CYREG_PRT3_DM0
#define pwm1__DM1 CYREG_PRT3_DM1
#define pwm1__DM2 CYREG_PRT3_DM2
#define pwm1__DR CYREG_PRT3_DR
#define pwm1__INP_DIS CYREG_PRT3_INP_DIS
#define pwm1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pwm1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pwm1__LCD_EN CYREG_PRT3_LCD_EN
#define pwm1__MASK 0x80u
#define pwm1__PORT 3u
#define pwm1__PRT CYREG_PRT3_PRT
#define pwm1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pwm1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pwm1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pwm1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pwm1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pwm1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pwm1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pwm1__PS CYREG_PRT3_PS
#define pwm1__SHIFT 7u
#define pwm1__SLW CYREG_PRT3_SLW

/* pwm2 */
#define pwm2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define pwm2__0__MASK 0x04u
#define pwm2__0__PC CYREG_PRT0_PC2
#define pwm2__0__PORT 0u
#define pwm2__0__SHIFT 2u
#define pwm2__AG CYREG_PRT0_AG
#define pwm2__AMUX CYREG_PRT0_AMUX
#define pwm2__BIE CYREG_PRT0_BIE
#define pwm2__BIT_MASK CYREG_PRT0_BIT_MASK
#define pwm2__BYP CYREG_PRT0_BYP
#define pwm2__CTL CYREG_PRT0_CTL
#define pwm2__DM0 CYREG_PRT0_DM0
#define pwm2__DM1 CYREG_PRT0_DM1
#define pwm2__DM2 CYREG_PRT0_DM2
#define pwm2__DR CYREG_PRT0_DR
#define pwm2__INP_DIS CYREG_PRT0_INP_DIS
#define pwm2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pwm2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pwm2__LCD_EN CYREG_PRT0_LCD_EN
#define pwm2__MASK 0x04u
#define pwm2__PORT 0u
#define pwm2__PRT CYREG_PRT0_PRT
#define pwm2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pwm2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pwm2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pwm2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pwm2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pwm2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pwm2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pwm2__PS CYREG_PRT0_PS
#define pwm2__SHIFT 2u
#define pwm2__SLW CYREG_PRT0_SLW

/* pwm3 */
#define pwm3__0__INTTYPE CYREG_PICU2_INTTYPE6
#define pwm3__0__MASK 0x40u
#define pwm3__0__PC CYREG_PRT2_PC6
#define pwm3__0__PORT 2u
#define pwm3__0__SHIFT 6u
#define pwm3__AG CYREG_PRT2_AG
#define pwm3__AMUX CYREG_PRT2_AMUX
#define pwm3__BIE CYREG_PRT2_BIE
#define pwm3__BIT_MASK CYREG_PRT2_BIT_MASK
#define pwm3__BYP CYREG_PRT2_BYP
#define pwm3__CTL CYREG_PRT2_CTL
#define pwm3__DM0 CYREG_PRT2_DM0
#define pwm3__DM1 CYREG_PRT2_DM1
#define pwm3__DM2 CYREG_PRT2_DM2
#define pwm3__DR CYREG_PRT2_DR
#define pwm3__INP_DIS CYREG_PRT2_INP_DIS
#define pwm3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define pwm3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define pwm3__LCD_EN CYREG_PRT2_LCD_EN
#define pwm3__MASK 0x40u
#define pwm3__PORT 2u
#define pwm3__PRT CYREG_PRT2_PRT
#define pwm3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define pwm3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define pwm3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define pwm3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define pwm3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define pwm3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define pwm3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define pwm3__PS CYREG_PRT2_PS
#define pwm3__SHIFT 6u
#define pwm3__SLW CYREG_PRT2_SLW

/* slp1 */
#define slp1__0__INTTYPE CYREG_PICU15_INTTYPE0
#define slp1__0__MASK 0x01u
#define slp1__0__PC CYREG_IO_PC_PRT15_PC0
#define slp1__0__PORT 15u
#define slp1__0__SHIFT 0u
#define slp1__AG CYREG_PRT15_AG
#define slp1__AMUX CYREG_PRT15_AMUX
#define slp1__BIE CYREG_PRT15_BIE
#define slp1__BIT_MASK CYREG_PRT15_BIT_MASK
#define slp1__BYP CYREG_PRT15_BYP
#define slp1__CTL CYREG_PRT15_CTL
#define slp1__DM0 CYREG_PRT15_DM0
#define slp1__DM1 CYREG_PRT15_DM1
#define slp1__DM2 CYREG_PRT15_DM2
#define slp1__DR CYREG_PRT15_DR
#define slp1__INP_DIS CYREG_PRT15_INP_DIS
#define slp1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define slp1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define slp1__LCD_EN CYREG_PRT15_LCD_EN
#define slp1__MASK 0x01u
#define slp1__PORT 15u
#define slp1__PRT CYREG_PRT15_PRT
#define slp1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define slp1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define slp1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define slp1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define slp1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define slp1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define slp1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define slp1__PS CYREG_PRT15_PS
#define slp1__SHIFT 0u
#define slp1__SLW CYREG_PRT15_SLW

/* slp2 */
#define slp2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define slp2__0__MASK 0x08u
#define slp2__0__PC CYREG_PRT0_PC3
#define slp2__0__PORT 0u
#define slp2__0__SHIFT 3u
#define slp2__AG CYREG_PRT0_AG
#define slp2__AMUX CYREG_PRT0_AMUX
#define slp2__BIE CYREG_PRT0_BIE
#define slp2__BIT_MASK CYREG_PRT0_BIT_MASK
#define slp2__BYP CYREG_PRT0_BYP
#define slp2__CTL CYREG_PRT0_CTL
#define slp2__DM0 CYREG_PRT0_DM0
#define slp2__DM1 CYREG_PRT0_DM1
#define slp2__DM2 CYREG_PRT0_DM2
#define slp2__DR CYREG_PRT0_DR
#define slp2__INP_DIS CYREG_PRT0_INP_DIS
#define slp2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define slp2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define slp2__LCD_EN CYREG_PRT0_LCD_EN
#define slp2__MASK 0x08u
#define slp2__PORT 0u
#define slp2__PRT CYREG_PRT0_PRT
#define slp2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define slp2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define slp2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define slp2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define slp2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define slp2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define slp2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define slp2__PS CYREG_PRT0_PS
#define slp2__SHIFT 3u
#define slp2__SLW CYREG_PRT0_SLW

/* slp3 */
#define slp3__0__INTTYPE CYREG_PICU2_INTTYPE5
#define slp3__0__MASK 0x20u
#define slp3__0__PC CYREG_PRT2_PC5
#define slp3__0__PORT 2u
#define slp3__0__SHIFT 5u
#define slp3__AG CYREG_PRT2_AG
#define slp3__AMUX CYREG_PRT2_AMUX
#define slp3__BIE CYREG_PRT2_BIE
#define slp3__BIT_MASK CYREG_PRT2_BIT_MASK
#define slp3__BYP CYREG_PRT2_BYP
#define slp3__CTL CYREG_PRT2_CTL
#define slp3__DM0 CYREG_PRT2_DM0
#define slp3__DM1 CYREG_PRT2_DM1
#define slp3__DM2 CYREG_PRT2_DM2
#define slp3__DR CYREG_PRT2_DR
#define slp3__INP_DIS CYREG_PRT2_INP_DIS
#define slp3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define slp3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define slp3__LCD_EN CYREG_PRT2_LCD_EN
#define slp3__MASK 0x20u
#define slp3__PORT 2u
#define slp3__PRT CYREG_PRT2_PRT
#define slp3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define slp3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define slp3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define slp3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define slp3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define slp3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define slp3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define slp3__PS CYREG_PRT2_PS
#define slp3__SHIFT 5u
#define slp3__SLW CYREG_PRT2_SLW

/* CANRX */
#define CANRX__0__INTTYPE CYREG_PICU1_INTTYPE6
#define CANRX__0__MASK 0x40u
#define CANRX__0__PC CYREG_PRT1_PC6
#define CANRX__0__PORT 1u
#define CANRX__0__SHIFT 6u
#define CANRX__AG CYREG_PRT1_AG
#define CANRX__AMUX CYREG_PRT1_AMUX
#define CANRX__BIE CYREG_PRT1_BIE
#define CANRX__BIT_MASK CYREG_PRT1_BIT_MASK
#define CANRX__BYP CYREG_PRT1_BYP
#define CANRX__CTL CYREG_PRT1_CTL
#define CANRX__DM0 CYREG_PRT1_DM0
#define CANRX__DM1 CYREG_PRT1_DM1
#define CANRX__DM2 CYREG_PRT1_DM2
#define CANRX__DR CYREG_PRT1_DR
#define CANRX__INP_DIS CYREG_PRT1_INP_DIS
#define CANRX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CANRX__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CANRX__LCD_EN CYREG_PRT1_LCD_EN
#define CANRX__MASK 0x40u
#define CANRX__PORT 1u
#define CANRX__PRT CYREG_PRT1_PRT
#define CANRX__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CANRX__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CANRX__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CANRX__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CANRX__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CANRX__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CANRX__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CANRX__PS CYREG_PRT1_PS
#define CANRX__SHIFT 6u
#define CANRX__SLW CYREG_PRT1_SLW

/* CANTX */
#define CANTX__0__INTTYPE CYREG_PICU1_INTTYPE5
#define CANTX__0__MASK 0x20u
#define CANTX__0__PC CYREG_PRT1_PC5
#define CANTX__0__PORT 1u
#define CANTX__0__SHIFT 5u
#define CANTX__AG CYREG_PRT1_AG
#define CANTX__AMUX CYREG_PRT1_AMUX
#define CANTX__BIE CYREG_PRT1_BIE
#define CANTX__BIT_MASK CYREG_PRT1_BIT_MASK
#define CANTX__BYP CYREG_PRT1_BYP
#define CANTX__CTL CYREG_PRT1_CTL
#define CANTX__DM0 CYREG_PRT1_DM0
#define CANTX__DM1 CYREG_PRT1_DM1
#define CANTX__DM2 CYREG_PRT1_DM2
#define CANTX__DR CYREG_PRT1_DR
#define CANTX__INP_DIS CYREG_PRT1_INP_DIS
#define CANTX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CANTX__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CANTX__LCD_EN CYREG_PRT1_LCD_EN
#define CANTX__MASK 0x20u
#define CANTX__PORT 1u
#define CANTX__PRT CYREG_PRT1_PRT
#define CANTX__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CANTX__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CANTX__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CANTX__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CANTX__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CANTX__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CANTX__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CANTX__PS CYREG_PRT1_PS
#define CANTX__SHIFT 5u
#define CANTX__SLW CYREG_PRT1_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* QuadDec1 */
#define QuadDec1_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec1_bQuadDec_Stsreg__0__POS 0
#define QuadDec1_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec1_bQuadDec_Stsreg__1__POS 1
#define QuadDec1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define QuadDec1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define QuadDec1_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec1_bQuadDec_Stsreg__2__POS 2
#define QuadDec1_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec1_bQuadDec_Stsreg__3__POS 3
#define QuadDec1_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec1_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define QuadDec1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define QuadDec1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define QuadDec1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define QuadDec1_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define QuadDec1_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define QuadDec1_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define QuadDec1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec1_isr__INTC_MASK 0x01u
#define QuadDec1_isr__INTC_NUMBER 0u
#define QuadDec1_isr__INTC_PRIOR_NUM 7u
#define QuadDec1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define QuadDec1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec2 */
#define QuadDec2_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec2_bQuadDec_Stsreg__0__POS 0
#define QuadDec2_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec2_bQuadDec_Stsreg__1__POS 1
#define QuadDec2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define QuadDec2_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define QuadDec2_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec2_bQuadDec_Stsreg__2__POS 2
#define QuadDec2_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec2_bQuadDec_Stsreg__3__POS 3
#define QuadDec2_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec2_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define QuadDec2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define QuadDec2_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define QuadDec2_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec2_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec2_isr__INTC_MASK 0x02u
#define QuadDec2_isr__INTC_NUMBER 1u
#define QuadDec2_isr__INTC_PRIOR_NUM 7u
#define QuadDec2_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define QuadDec2_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec2_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec3 */
#define QuadDec3_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec3_bQuadDec_Stsreg__0__POS 0
#define QuadDec3_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec3_bQuadDec_Stsreg__1__POS 1
#define QuadDec3_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define QuadDec3_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define QuadDec3_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec3_bQuadDec_Stsreg__2__POS 2
#define QuadDec3_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec3_bQuadDec_Stsreg__3__POS 3
#define QuadDec3_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec3_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define QuadDec3_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define QuadDec3_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define QuadDec3_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define QuadDec3_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define QuadDec3_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define QuadDec3_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB10_A0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB10_A1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB10_D0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB10_D1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB10_F0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB10_F1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB11_A0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB11_A1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB11_D0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB11_D1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB11_F0
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB11_F1
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define QuadDec3_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec3_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec3_isr__INTC_MASK 0x04u
#define QuadDec3_isr__INTC_NUMBER 2u
#define QuadDec3_isr__INTC_PRIOR_NUM 7u
#define QuadDec3_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define QuadDec3_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec3_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BlocoPWM1 */
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define BlocoPWM1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define BlocoPWM1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define BlocoPWM1_PWMUDB_genblk8_stsreg__0__POS 0
#define BlocoPWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define BlocoPWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define BlocoPWM1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define BlocoPWM1_PWMUDB_genblk8_stsreg__2__POS 2
#define BlocoPWM1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define BlocoPWM1_PWMUDB_genblk8_stsreg__3__POS 3
#define BlocoPWM1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define BlocoPWM1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define BlocoPWM1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define BlocoPWM1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define BlocoPWM1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1

/* BlocoPWM2 */
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define BlocoPWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define BlocoPWM2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define BlocoPWM2_PWMUDB_genblk8_stsreg__0__POS 0
#define BlocoPWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define BlocoPWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define BlocoPWM2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define BlocoPWM2_PWMUDB_genblk8_stsreg__2__POS 2
#define BlocoPWM2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define BlocoPWM2_PWMUDB_genblk8_stsreg__3__POS 3
#define BlocoPWM2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define BlocoPWM2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define BlocoPWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define BlocoPWM2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define BlocoPWM2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* BlocoPWM3 */
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__7__POS 7
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define BlocoPWM3_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define BlocoPWM3_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define BlocoPWM3_PWMUDB_genblk8_stsreg__0__POS 0
#define BlocoPWM3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define BlocoPWM3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define BlocoPWM3_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define BlocoPWM3_PWMUDB_genblk8_stsreg__2__POS 2
#define BlocoPWM3_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define BlocoPWM3_PWMUDB_genblk8_stsreg__3__POS 3
#define BlocoPWM3_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define BlocoPWM3_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define BlocoPWM3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define BlocoPWM3_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define BlocoPWM3_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1

/* TimerMotores */
#define TimerMotores_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TimerMotores_TimerUDB_rstSts_stsreg__0__POS 0
#define TimerMotores_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define TimerMotores_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define TimerMotores_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TimerMotores_TimerUDB_rstSts_stsreg__2__POS 2
#define TimerMotores_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TimerMotores_TimerUDB_rstSts_stsreg__3__POS 3
#define TimerMotores_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define TimerMotores_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define TimerMotores_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define TimerMotores_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define TimerMotores_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define TimerMotores_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B1_UDB05_A0
#define TimerMotores_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B1_UDB05_A1
#define TimerMotores_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define TimerMotores_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B1_UDB05_D0
#define TimerMotores_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B1_UDB05_D1
#define TimerMotores_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define TimerMotores_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define TimerMotores_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B1_UDB05_F0
#define TimerMotores_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B1_UDB05_F1
#define TimerMotores_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TimerMotores_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x00u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x01u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x01u

/* TimerCinematico */
#define TimerCinematico_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TimerCinematico_TimerUDB_rstSts_stsreg__0__POS 0
#define TimerCinematico_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define TimerCinematico_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define TimerCinematico_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TimerCinematico_TimerUDB_rstSts_stsreg__2__POS 2
#define TimerCinematico_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TimerCinematico_TimerUDB_rstSts_stsreg__3__POS 3
#define TimerCinematico_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define TimerCinematico_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define TimerCinematico_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define TimerCinematico_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define TimerCinematico_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define TimerCinematico_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define TimerCinematico_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define TimerCinematico_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB08_A0
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB08_A1
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB08_D0
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB08_D1
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB08_F0
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB08_F1
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define TimerCinematico_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL

/* isr_timer_motores */
#define isr_timer_motores__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_timer_motores__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_timer_motores__INTC_MASK 0x10u
#define isr_timer_motores__INTC_NUMBER 4u
#define isr_timer_motores__INTC_PRIOR_NUM 7u
#define isr_timer_motores__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_timer_motores__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_timer_motores__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_timer_cinematico */
#define isr_timer_cinematico__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_timer_cinematico__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_timer_cinematico__INTC_MASK 0x08u
#define isr_timer_cinematico__INTC_NUMBER 3u
#define isr_timer_cinematico__INTC_PRIOR_NUM 7u
#define isr_timer_cinematico__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_timer_cinematico__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_timer_cinematico__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "teste_controlador"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
