<module id="FLASH_CTRL_REGS" HW_revision="" description="FLASH CTRL Registers">
	<register id="FRDCNTL" width="32" page="1" offset="0x0" internal="0" description="Flash Read Control Register">
		<bitfield id="RWAIT" description="Random Read Waitstate" begin="11" end="8" width="4" rwaccess="RW"/>
	</register>
	<register id="FBAC" width="32" page="1" offset="0x3c" internal="0" description="Flash Bank Access Control Register">
		<bitfield id="BAGP" description="Bank Active Grace Period" begin="15" end="8" width="8" rwaccess="RW"/>
	</register>
	<register id="FBFALLBACK" width="32" page="1" offset="0x40" internal="0" description="Flash Bank Fallback Power Register">
		<bitfield id="BNKPWR0" description="Bank Power Mode of BANK0" begin="1" end="0" width="2" rwaccess="RW"/>
	</register>
	<register id="FBPRDY" width="32" page="1" offset="0x44" internal="0" description="Flash Bank Pump Ready Register">
		<bitfield id="BANKRDY" description="Flash Bank Active Power State" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="PUMPRDY" description="Flash Pump Active Power Mode" begin="15" end="15" width="1" rwaccess="R"/>
	</register>
	<register id="FPAC1" width="32" page="1" offset="0x48" internal="0" description="Flash Pump Access Control Register 1">
		<bitfield id="PMPPWR" description="Charge Pump Fallback Power Mode" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="PSLEEP" description="Pump Sleep Down Count" begin="27" end="16" width="12" rwaccess="RW"/>
	</register>
	<register id="FMSTAT" width="32" page="1" offset="0x54" internal="0" description="Flash Module Status Register">
		<bitfield id="VOLTSTAT" description="Core Voltage Status." begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="CSTAT" description="Command Status." begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="INVDAT" description="Invalid Data." begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="PGM" description=" Program Active." begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="ERS" description=" Erase Active." begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="Busy" description="Busy Bit." begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="EV" description="Erase verify" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="PCV" description=" Precondition verify" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="PGV" description="Program verify" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="ILA" description=" Illegal Address" begin="14" end="14" width="1" rwaccess="R"/>
	</register>
	<register id="FRD_INTF_CTRL_LOCK" width="32" page="1" offset="0x2fc" internal="0" description="Lock register for FLASH_CTRL_REGS (Not including FRD_INTF_CTRL_LOCK ).">
		<bitfield id="LOCK" description="Lock register for FRD_INTF_CTRL registers." begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="FRD_INTF_CTRL" width="32" page="1" offset="0x300" internal="0" description="Flash Read Interface Control Register">
		<bitfield id="PROG_CACHE_EN" description="Program Cache Enable" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="DATA_CACHE_EN" description="Data Cache Enable" begin="1" end="1" width="1" rwaccess="RW"/>
	</register>
</module>
