module LineCUBE(
	input logic clk,
	input logic [10:0] X,
	input logic [9:0] Y,
	);
		logic signed [11:0] dx, dy, err, e2;
		logic right, down;
		
		typedef enum logic {IDLE, RUN} state_t;
		state_t state;

		always_ff  @(posedge  clk)  begin
		done  <=  0;
		plot  <=  0;
		if  (reset)  state  <=  IDLE;
		else  case  (state)
			IDLE:
			if  (start)  begin
				dx  =  x1  -  x0;  //  Blocking!
				right  =  dx  >=  0;
				if  (~right)  dx  =  -dx;
				dy  =  y1  -  y0;
				down  =  dy  >=  0;
				if  (down)  dy  =  -dy;
				err  =  dx  +  dy;
				x  <=  x0;
				y  <=  y0;
				plot  <=  1;
				state  <=  RUN;
			end

endmodule