<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>MAX32665 SDK Documentation: mxc_gpio_regs_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structmxc__gpio__regs__t.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">mxc_gpio_regs_t Struct Reference<div class="ingroups"><a class="el" href="group__gpio.html">General-Purpose Input/Output (GPIO)</a> &raquo; <a class="el" href="group__gpio__registers.html">GPIO_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the GPIO Registers.  
</p>

<p><code>#include &lt;<a class="el" href="gpio__regs_8h_source.html">gpio_regs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a12ebf0d620fc9bcd0e7a04bb0eb87095"><td class="memItemLeft" align="right" valign="top"><a id="a12ebf0d620fc9bcd0e7a04bb0eb87095"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a12ebf0d620fc9bcd0e7a04bb0eb87095">en</a></td></tr>
<tr class="memdesc:a12ebf0d620fc9bcd0e7a04bb0eb87095"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x00</b>:</code> GPIO EN Register <br /></td></tr>
<tr class="separator:a12ebf0d620fc9bcd0e7a04bb0eb87095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19920be0077d7e457fd8f78e592e8ee7"><td class="memItemLeft" align="right" valign="top"><a id="a19920be0077d7e457fd8f78e592e8ee7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a19920be0077d7e457fd8f78e592e8ee7">en_set</a></td></tr>
<tr class="memdesc:a19920be0077d7e457fd8f78e592e8ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x04</b>:</code> GPIO EN_SET Register <br /></td></tr>
<tr class="separator:a19920be0077d7e457fd8f78e592e8ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c244fbc1eb2b68000e3446c9da7092"><td class="memItemLeft" align="right" valign="top"><a id="a09c244fbc1eb2b68000e3446c9da7092"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a09c244fbc1eb2b68000e3446c9da7092">en_clr</a></td></tr>
<tr class="memdesc:a09c244fbc1eb2b68000e3446c9da7092"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x08</b>:</code> GPIO EN_CLR Register <br /></td></tr>
<tr class="separator:a09c244fbc1eb2b68000e3446c9da7092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59397d720eb460fad58c573a8f863e07"><td class="memItemLeft" align="right" valign="top"><a id="a59397d720eb460fad58c573a8f863e07"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a59397d720eb460fad58c573a8f863e07">out_en</a></td></tr>
<tr class="memdesc:a59397d720eb460fad58c573a8f863e07"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0C</b>:</code> GPIO OUT_EN Register <br /></td></tr>
<tr class="separator:a59397d720eb460fad58c573a8f863e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2936a5c5dedb62edcb74445f45dad5"><td class="memItemLeft" align="right" valign="top"><a id="aee2936a5c5dedb62edcb74445f45dad5"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#aee2936a5c5dedb62edcb74445f45dad5">out_en_set</a></td></tr>
<tr class="memdesc:aee2936a5c5dedb62edcb74445f45dad5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x10</b>:</code> GPIO OUT_EN_SET Register <br /></td></tr>
<tr class="separator:aee2936a5c5dedb62edcb74445f45dad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae602770bef6e294d047a2ee7975e25d0"><td class="memItemLeft" align="right" valign="top"><a id="ae602770bef6e294d047a2ee7975e25d0"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#ae602770bef6e294d047a2ee7975e25d0">out_en_clr</a></td></tr>
<tr class="memdesc:ae602770bef6e294d047a2ee7975e25d0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x14</b>:</code> GPIO OUT_EN_CLR Register <br /></td></tr>
<tr class="separator:ae602770bef6e294d047a2ee7975e25d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569d1b15db75f25b605a0e31b4af24f1"><td class="memItemLeft" align="right" valign="top"><a id="a569d1b15db75f25b605a0e31b4af24f1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a569d1b15db75f25b605a0e31b4af24f1">out</a></td></tr>
<tr class="memdesc:a569d1b15db75f25b605a0e31b4af24f1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x18</b>:</code> GPIO OUT Register <br /></td></tr>
<tr class="separator:a569d1b15db75f25b605a0e31b4af24f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8eb843fcc4aa762cdd6daf467ca1ab5"><td class="memItemLeft" align="right" valign="top"><a id="ae8eb843fcc4aa762cdd6daf467ca1ab5"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#ae8eb843fcc4aa762cdd6daf467ca1ab5">out_set</a></td></tr>
<tr class="memdesc:ae8eb843fcc4aa762cdd6daf467ca1ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x1C</b>:</code> GPIO OUT_SET Register <br /></td></tr>
<tr class="separator:ae8eb843fcc4aa762cdd6daf467ca1ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28fac16f51d6c2bdba3a56f058bc1a09"><td class="memItemLeft" align="right" valign="top"><a id="a28fac16f51d6c2bdba3a56f058bc1a09"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a28fac16f51d6c2bdba3a56f058bc1a09">out_clr</a></td></tr>
<tr class="memdesc:a28fac16f51d6c2bdba3a56f058bc1a09"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x20</b>:</code> GPIO OUT_CLR Register <br /></td></tr>
<tr class="separator:a28fac16f51d6c2bdba3a56f058bc1a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e9363bc6e34884e294f55287d764399"><td class="memItemLeft" align="right" valign="top"><a id="a0e9363bc6e34884e294f55287d764399"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a0e9363bc6e34884e294f55287d764399">in</a></td></tr>
<tr class="memdesc:a0e9363bc6e34884e294f55287d764399"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x24</b>:</code> GPIO IN Register <br /></td></tr>
<tr class="separator:a0e9363bc6e34884e294f55287d764399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79908b309ce0db975d2fc86f715df03"><td class="memItemLeft" align="right" valign="top"><a id="af79908b309ce0db975d2fc86f715df03"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#af79908b309ce0db975d2fc86f715df03">int_mod</a></td></tr>
<tr class="memdesc:af79908b309ce0db975d2fc86f715df03"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x28</b>:</code> GPIO INT_MOD Register <br /></td></tr>
<tr class="separator:af79908b309ce0db975d2fc86f715df03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f913ed090f662fe8b65860c2937faff"><td class="memItemLeft" align="right" valign="top"><a id="a4f913ed090f662fe8b65860c2937faff"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a4f913ed090f662fe8b65860c2937faff">int_pol</a></td></tr>
<tr class="memdesc:a4f913ed090f662fe8b65860c2937faff"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x2C</b>:</code> GPIO INT_POL Register <br /></td></tr>
<tr class="separator:a4f913ed090f662fe8b65860c2937faff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b58b87f8d1c97987b8b349bbe3b94f"><td class="memItemLeft" align="right" valign="top"><a id="a69b58b87f8d1c97987b8b349bbe3b94f"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x30</b></td></tr>
<tr class="separator:a69b58b87f8d1c97987b8b349bbe3b94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7bb644b9ff7da05df3addd6884b90c1"><td class="memItemLeft" align="right" valign="top"><a id="ab7bb644b9ff7da05df3addd6884b90c1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#ab7bb644b9ff7da05df3addd6884b90c1">int_en</a></td></tr>
<tr class="memdesc:ab7bb644b9ff7da05df3addd6884b90c1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x34</b>:</code> GPIO INT_EN Register <br /></td></tr>
<tr class="separator:ab7bb644b9ff7da05df3addd6884b90c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9612ed1d0d8919844ace750f947844f2"><td class="memItemLeft" align="right" valign="top"><a id="a9612ed1d0d8919844ace750f947844f2"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a9612ed1d0d8919844ace750f947844f2">int_en_set</a></td></tr>
<tr class="memdesc:a9612ed1d0d8919844ace750f947844f2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x38</b>:</code> GPIO INT_EN_SET Register <br /></td></tr>
<tr class="separator:a9612ed1d0d8919844ace750f947844f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c3185a68d40c6f23acba1f722b98c2"><td class="memItemLeft" align="right" valign="top"><a id="a40c3185a68d40c6f23acba1f722b98c2"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a40c3185a68d40c6f23acba1f722b98c2">int_en_clr</a></td></tr>
<tr class="memdesc:a40c3185a68d40c6f23acba1f722b98c2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x3C</b>:</code> GPIO INT_EN_CLR Register <br /></td></tr>
<tr class="separator:a40c3185a68d40c6f23acba1f722b98c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafca04b07b05f384110bad47f03a11c5"><td class="memItemLeft" align="right" valign="top"><a id="aafca04b07b05f384110bad47f03a11c5"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#aafca04b07b05f384110bad47f03a11c5">int_stat</a></td></tr>
<tr class="memdesc:aafca04b07b05f384110bad47f03a11c5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x40</b>:</code> GPIO INT_STAT Register <br /></td></tr>
<tr class="separator:aafca04b07b05f384110bad47f03a11c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2325eae94127e0dd5e12400552628b"><td class="memItemLeft" align="right" valign="top"><a id="abb2325eae94127e0dd5e12400552628b"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x44</b></td></tr>
<tr class="separator:abb2325eae94127e0dd5e12400552628b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f96b8f0b9f74dde9665327e64f59c6"><td class="memItemLeft" align="right" valign="top"><a id="a87f96b8f0b9f74dde9665327e64f59c6"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a87f96b8f0b9f74dde9665327e64f59c6">int_clr</a></td></tr>
<tr class="memdesc:a87f96b8f0b9f74dde9665327e64f59c6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x48</b>:</code> GPIO INT_CLR Register <br /></td></tr>
<tr class="separator:a87f96b8f0b9f74dde9665327e64f59c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3628e36093e2b9e7653a9d6dc9e0a767"><td class="memItemLeft" align="right" valign="top"><a id="a3628e36093e2b9e7653a9d6dc9e0a767"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a3628e36093e2b9e7653a9d6dc9e0a767">wake_en</a></td></tr>
<tr class="memdesc:a3628e36093e2b9e7653a9d6dc9e0a767"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x4C</b>:</code> GPIO WAKE_EN Register <br /></td></tr>
<tr class="separator:a3628e36093e2b9e7653a9d6dc9e0a767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabdf76d86254e27c51d49674ec34a97d"><td class="memItemLeft" align="right" valign="top"><a id="aabdf76d86254e27c51d49674ec34a97d"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#aabdf76d86254e27c51d49674ec34a97d">wake_en_set</a></td></tr>
<tr class="memdesc:aabdf76d86254e27c51d49674ec34a97d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x50</b>:</code> GPIO WAKE_EN_SET Register <br /></td></tr>
<tr class="separator:aabdf76d86254e27c51d49674ec34a97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59981dba0d003b2d1869a2e9583fb5ea"><td class="memItemLeft" align="right" valign="top"><a id="a59981dba0d003b2d1869a2e9583fb5ea"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a59981dba0d003b2d1869a2e9583fb5ea">wake_en_clr</a></td></tr>
<tr class="memdesc:a59981dba0d003b2d1869a2e9583fb5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x54</b>:</code> GPIO WAKE_EN_CLR Register <br /></td></tr>
<tr class="separator:a59981dba0d003b2d1869a2e9583fb5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5338cece5f96bbcea6ff495f11a446dc"><td class="memItemLeft" align="right" valign="top"><a id="a5338cece5f96bbcea6ff495f11a446dc"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x58</b></td></tr>
<tr class="separator:a5338cece5f96bbcea6ff495f11a446dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae38ef1bb1b50e0c44a0b179d004e401c"><td class="memItemLeft" align="right" valign="top"><a id="ae38ef1bb1b50e0c44a0b179d004e401c"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#ae38ef1bb1b50e0c44a0b179d004e401c">int_dual_edge</a></td></tr>
<tr class="memdesc:ae38ef1bb1b50e0c44a0b179d004e401c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x5C</b>:</code> GPIO INT_DUAL_EDGE Register <br /></td></tr>
<tr class="separator:ae38ef1bb1b50e0c44a0b179d004e401c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af170c398f4cdc87c8b2c4cd6f0c135da"><td class="memItemLeft" align="right" valign="top"><a id="af170c398f4cdc87c8b2c4cd6f0c135da"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#af170c398f4cdc87c8b2c4cd6f0c135da">pad_cfg1</a></td></tr>
<tr class="memdesc:af170c398f4cdc87c8b2c4cd6f0c135da"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x60</b>:</code> GPIO PAD_CFG1 Register <br /></td></tr>
<tr class="separator:af170c398f4cdc87c8b2c4cd6f0c135da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a085f22f1e2aa41ce4fcb606a55327"><td class="memItemLeft" align="right" valign="top"><a id="ae9a085f22f1e2aa41ce4fcb606a55327"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#ae9a085f22f1e2aa41ce4fcb606a55327">pad_cfg2</a></td></tr>
<tr class="memdesc:ae9a085f22f1e2aa41ce4fcb606a55327"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x64</b>:</code> GPIO PAD_CFG2 Register <br /></td></tr>
<tr class="separator:ae9a085f22f1e2aa41ce4fcb606a55327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be455cc78ca47c12031e924be841be3"><td class="memItemLeft" align="right" valign="top"><a id="a1be455cc78ca47c12031e924be841be3"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a1be455cc78ca47c12031e924be841be3">en1</a></td></tr>
<tr class="memdesc:a1be455cc78ca47c12031e924be841be3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x68</b>:</code> GPIO EN1 Register <br /></td></tr>
<tr class="separator:a1be455cc78ca47c12031e924be841be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4dc84cfaccce1a45dddf48ae55541b9"><td class="memItemLeft" align="right" valign="top"><a id="ab4dc84cfaccce1a45dddf48ae55541b9"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#ab4dc84cfaccce1a45dddf48ae55541b9">en1_set</a></td></tr>
<tr class="memdesc:ab4dc84cfaccce1a45dddf48ae55541b9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x6C</b>:</code> GPIO EN1_SET Register <br /></td></tr>
<tr class="separator:ab4dc84cfaccce1a45dddf48ae55541b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5530f6655cb11931921d527b2d97ce82"><td class="memItemLeft" align="right" valign="top"><a id="a5530f6655cb11931921d527b2d97ce82"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a5530f6655cb11931921d527b2d97ce82">en1_clr</a></td></tr>
<tr class="memdesc:a5530f6655cb11931921d527b2d97ce82"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x70</b>:</code> GPIO EN1_CLR Register <br /></td></tr>
<tr class="separator:a5530f6655cb11931921d527b2d97ce82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf54ff6d19358935cae207fb30f78b9"><td class="memItemLeft" align="right" valign="top"><a id="a1bf54ff6d19358935cae207fb30f78b9"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a1bf54ff6d19358935cae207fb30f78b9">en2</a></td></tr>
<tr class="memdesc:a1bf54ff6d19358935cae207fb30f78b9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x74</b>:</code> GPIO EN2 Register <br /></td></tr>
<tr class="separator:a1bf54ff6d19358935cae207fb30f78b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8c5a5c842a4c07c023d218a3e3c16d"><td class="memItemLeft" align="right" valign="top"><a id="abf8c5a5c842a4c07c023d218a3e3c16d"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#abf8c5a5c842a4c07c023d218a3e3c16d">en2_set</a></td></tr>
<tr class="memdesc:abf8c5a5c842a4c07c023d218a3e3c16d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x78</b>:</code> GPIO EN2_SET Register <br /></td></tr>
<tr class="separator:abf8c5a5c842a4c07c023d218a3e3c16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fee91062860fb154b6056ea2d184d4"><td class="memItemLeft" align="right" valign="top"><a id="ae3fee91062860fb154b6056ea2d184d4"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#ae3fee91062860fb154b6056ea2d184d4">en2_clr</a></td></tr>
<tr class="memdesc:ae3fee91062860fb154b6056ea2d184d4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x7C</b>:</code> GPIO EN2_CLR Register <br /></td></tr>
<tr class="separator:ae3fee91062860fb154b6056ea2d184d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f1600caa598f59e229bc9915b127b9"><td class="memItemLeft" align="right" valign="top"><a id="ab9f1600caa598f59e229bc9915b127b9"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x80_0xa7</b> [10]</td></tr>
<tr class="separator:ab9f1600caa598f59e229bc9915b127b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63c0f10e0d2dd9723a7a6de899c33ec"><td class="memItemLeft" align="right" valign="top"><a id="af63c0f10e0d2dd9723a7a6de899c33ec"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#af63c0f10e0d2dd9723a7a6de899c33ec">is</a></td></tr>
<tr class="memdesc:af63c0f10e0d2dd9723a7a6de899c33ec"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0xA8</b>:</code> GPIO IS Register <br /></td></tr>
<tr class="separator:af63c0f10e0d2dd9723a7a6de899c33ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15134bd59dc86c6735a8126ccd86bc1"><td class="memItemLeft" align="right" valign="top"><a id="aa15134bd59dc86c6735a8126ccd86bc1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#aa15134bd59dc86c6735a8126ccd86bc1">sr</a></td></tr>
<tr class="memdesc:aa15134bd59dc86c6735a8126ccd86bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0xAC</b>:</code> GPIO SR Register <br /></td></tr>
<tr class="separator:aa15134bd59dc86c6735a8126ccd86bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1416bcf0a3a68c007b167e0ac79ae9d"><td class="memItemLeft" align="right" valign="top"><a id="aa1416bcf0a3a68c007b167e0ac79ae9d"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#aa1416bcf0a3a68c007b167e0ac79ae9d">ds</a></td></tr>
<tr class="memdesc:aa1416bcf0a3a68c007b167e0ac79ae9d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0xB0</b>:</code> GPIO DS Register <br /></td></tr>
<tr class="separator:aa1416bcf0a3a68c007b167e0ac79ae9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91168a379332b56f62afa1c690beb379"><td class="memItemLeft" align="right" valign="top"><a id="a91168a379332b56f62afa1c690beb379"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a91168a379332b56f62afa1c690beb379">ds1</a></td></tr>
<tr class="memdesc:a91168a379332b56f62afa1c690beb379"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0xB4</b>:</code> GPIO DS1 Register <br /></td></tr>
<tr class="separator:a91168a379332b56f62afa1c690beb379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ebe119356fa75bd745984ae2bf71494"><td class="memItemLeft" align="right" valign="top"><a id="a2ebe119356fa75bd745984ae2bf71494"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a2ebe119356fa75bd745984ae2bf71494">ps</a></td></tr>
<tr class="memdesc:a2ebe119356fa75bd745984ae2bf71494"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0xB8</b>:</code> GPIO PS Register <br /></td></tr>
<tr class="separator:a2ebe119356fa75bd745984ae2bf71494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765337ac716556b2dde8427599634169"><td class="memItemLeft" align="right" valign="top"><a id="a765337ac716556b2dde8427599634169"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xbc</b></td></tr>
<tr class="separator:a765337ac716556b2dde8427599634169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98fbb84df6f74baff23d056a526c1ec4"><td class="memItemLeft" align="right" valign="top"><a id="a98fbb84df6f74baff23d056a526c1ec4"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__gpio__regs__t.html#a98fbb84df6f74baff23d056a526c1ec4">vssel</a></td></tr>
<tr class="memdesc:a98fbb84df6f74baff23d056a526c1ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0xC0</b>:</code> GPIO VSSEL Register <br /></td></tr>
<tr class="separator:a98fbb84df6f74baff23d056a526c1ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="gpio__regs_8h_source.html">gpio_regs.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structmxc__gpio__regs__t.html">mxc_gpio_regs_t</a></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
