\subsection{mcfg32wm\+\_\+fsm Entity Reference}
\label{classmcfg32wm__fsm}\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}


Inheritance diagram for mcfg32wm\+\_\+fsm\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d1/d71/classmcfg32wm__fsm__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for mcfg32wm\+\_\+fsm\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d7/dbc/classmcfg32wm__fsm__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf mcfg32wm\+\_\+fsm\+\_\+arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf address}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst\+\_\+reg}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sen}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst\+\_\+reg\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf din\+\_\+reg\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+reg\+\_\+sen}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+reg\+\_\+len}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+we}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oe}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf stateo}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 16} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.



\subsubsection{Member Data Documentation}
\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!address@{address}}
\index{address@{address}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf address} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_ab8b1445c3b0b76cdcd30ba795be2bc45}


Definition at line {\bf 18} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!din\+\_\+reg\+\_\+en@{din\+\_\+reg\+\_\+en}}
\index{din\+\_\+reg\+\_\+en@{din\+\_\+reg\+\_\+en}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{din\+\_\+reg\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf din\+\_\+reg\+\_\+en} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_a39654268637e6c00ef8e84e72ae1e2a9}


Definition at line {\bf 25} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!dout\+\_\+reg\+\_\+len@{dout\+\_\+reg\+\_\+len}}
\index{dout\+\_\+reg\+\_\+len@{dout\+\_\+reg\+\_\+len}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{dout\+\_\+reg\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+reg\+\_\+len} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_a006257df1dacbf004e9057a27464306e}


Definition at line {\bf 27} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!dout\+\_\+reg\+\_\+sen@{dout\+\_\+reg\+\_\+sen}}
\index{dout\+\_\+reg\+\_\+sen@{dout\+\_\+reg\+\_\+sen}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{dout\+\_\+reg\+\_\+sen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+reg\+\_\+sen} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_a72883610215384a665040f255f7ba1d0}


Definition at line {\bf 26} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!ieee@{ieee}}
\index{ieee@{ieee}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classmcfg32wm__fsm_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 10} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!inst\+\_\+reg@{inst\+\_\+reg}}
\index{inst\+\_\+reg@{inst\+\_\+reg}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{inst\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst\+\_\+reg} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_a3b990fefb50162e7d0d1f56b3295c0a1}


Definition at line {\bf 20} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!inst\+\_\+reg\+\_\+en@{inst\+\_\+reg\+\_\+en}}
\index{inst\+\_\+reg\+\_\+en@{inst\+\_\+reg\+\_\+en}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{inst\+\_\+reg\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst\+\_\+reg\+\_\+en} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_a0f59dfb5599fe40b5b2854b1dbcc7324}


Definition at line {\bf 24} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!mem\+\_\+we@{mem\+\_\+we}}
\index{mem\+\_\+we@{mem\+\_\+we}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{mem\+\_\+we}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+we} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_a003f0ecabf69688be558f9dbcceabc4c}


Definition at line {\bf 28} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 19} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!oe@{oe}}
\index{oe@{oe}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{oe}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oe} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_a58ed8615dad8a24c914b5be9f221eef8}


Definition at line {\bf 29} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!reset@{reset}}
\index{reset@{reset}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{reset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_aad8dc6359d9e23dabcbf342fadf2fa06}


Definition at line {\bf 23} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!sclk@{sclk}}
\index{sclk@{sclk}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{sclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_ac922a2fc6a86b71aca5c7d49ea3bc36b}


Definition at line {\bf 21} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!sen@{sen}}
\index{sen@{sen}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{sen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sen} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_a5e69a30218f15bf1e4421d24cad846c0}


Definition at line {\bf 22} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!stateo@{stateo}}
\index{stateo@{stateo}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{stateo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stateo} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmcfg32wm__fsm_abd6b61c99643f61b2f28f4ecbe116ef1}


Definition at line {\bf 31} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!mcfg32wm\+\_\+fsm@{mcfg32wm\+\_\+fsm}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classmcfg32wm__fsm_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 11} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/{\bf mcfg32wm\+\_\+fsm.\+vhd}\end{DoxyCompactItemize}
