----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    14:12:11 04/04/2014 
-- Design Name: 
-- Module Name:    memoriaRAM - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;


-- RAM memory of 128 32-bit words
entity RAM_128_32 is port (
		CLK : in std_logic;
		Reset : in std_logic;
		ADDR : in std_logic_vector (31 downto 0); --Dir 
        Din : in std_logic_vector (31 downto 0);
        enable: in std_logic; -- If enable is 0 WE and RE are ignored
        WE : in std_logic;		-- write enable	
		RE : in std_logic;		-- read enable		
		Mem_ready: out std_logic; -- 1 if the requested operation can be done in the current cycle
		Dout : out std_logic_vector (31 downto 0));
end RAM_128_32;

architecture Behavioral of RAM_128_32 is
	
	type RamType is array(0 to 127) of std_logic_vector(31 downto 0);
	-- Data for test_MAC_2026:  
--	Data Memory: [	Constants: 256, 1, 8, 0, 0x80000000, 0xAB0, 0x00000BAD, 0x0BAD0C0D,  
--					Weights Mem[8-11]: 0x27CF25CC, 0xF8CBE20A, 0x2BE4DE0E, 0xEE2129C4, 
--					Activations Mem[12-15]: 0x12E625CC, 0xD2D81DCE, 0xF6C9D62F, 0x2BD1FDD7,
--					bias Mem[16]: 0x000004BB, Expected output: Mem[17] 0x00002D42, y: Mem[18]0x00000000, ...]

	
	
	signal RAM : RamType := (  			X"00000100", X"00000001", X"00000008", X"00000000", X"80000000", X"00000AB0", X"00000BAD", X"0BAD0C0D",--word 0,1,...
										X"27CF25CC", X"F8CBE20A", X"2BE4DE0E", X"EE2129C4", X"12E625CC", X"D2D81DCE", X"F6C9D62F", X"2BD1FDD7", --word 8,9,...
										X"000004BB", X"00002D42", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 16,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 24,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 32,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 40,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 48,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 56,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000",  --word 64,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 72,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 80,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 88,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 96,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 104,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 112,...
										X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000");--word 120,...
	
-- IRQ test
--  MD: [256, 1, 8, Nint (initial value: 0), 12, 0x00000AB0, 0, 0x0BAD0C0D, 0, 0, 0…]  
-- 	signal RAM : RamType := (  		X"00000100", X"00000001", X"00000008", X"00000000", X"0000000C", X"00000AB0", X"00000000", X"0BAD0C0D", --word 0,1,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 8,9,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 16,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 24,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 32,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 40,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 48,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 56,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000",  --word 64,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 72,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 80,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 88,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 96,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 104,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", --word 112,...
-- 									X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000", X"00000000");--word 120,...									

	signal dir_7:  std_logic_vector(6 downto 0);  	
	
	begin
	
	 dir_7 <= ADDR(8 downto 2); -- This memory has 128 32-bit words. Hence , only 7 bits are used for the @: 8 downto 2, in order to select the requested word
	 process (CLK)
	    begin
	        if (CLK'event and CLK = '1') then
	            if (WE = '1') and (enable = '1')then -- sólo se escribe si WE vale 1
	                RAM(conv_integer(dir_7)) <= Din;
					--report works as a printf
	                report "Simulation time : " & time'IMAGE(now) & ".  Data written: " & integer'image(to_integer(unsigned(Din))) & ", in ADDR = " & integer'image(to_integer(unsigned(ADDR)));
	            end if;
	        end if;
	    end process;
-- Output logic	
	    Dout <= RAM(conv_integer(dir_7)) when ((RE='1') and (enable = '1')) else x"00000000"; 
 --------------------------------------------------------------------------------------------------------------------
 -- MEMORY READY
 --------------------------------------------------------------------------------------------------------------------
 -- This memory is always ready
    Mem_ready <= '1';

    end Behavioral;

