$date
	Sun May 31 22:21:27 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FSMBehavioral_tb $end
$var wire 3 ! z [2:0] $end
$var wire 3 " y [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ nreset $end
$var reg 1 % x1 $end
$var reg 1 & x2 $end
$var reg 1 ' x3 $end
$scope module fsm $end
$var wire 1 # clk $end
$var wire 1 $ nreset $end
$var wire 1 % x1 $end
$var wire 1 & x2 $end
$var wire 1 ' x3 $end
$var reg 3 ( next_state [2:0] $end
$var reg 3 ) y [2:0] $end
$var reg 3 * z [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b1 (
0'
0&
1%
0$
1#
b0 "
b0 !
$end
#1
0#
1$
#2
b10 (
b1 "
b1 )
0%
1&
1#
#3
0#
#4
b0 (
0&
b100 !
b100 *
b10 "
b10 )
1#
#5
0#
#6
b101 (
b0 !
b0 *
b0 "
b0 )
1#
#7
0#
#8
b100 (
1&
1'
b101 "
b101 )
1#
#9
0#
#10
b0 (
b10 !
b10 *
b100 "
b100 )
1#
#11
0#
#12
b101 (
0&
b0 !
b0 *
b0 "
b0 )
1#
#13
0#
#14
b111 (
b101 "
b101 )
0'
1#
#15
0#
#16
b0 (
b1 !
b1 *
b111 "
b111 )
1#
#17
0#
#18
b101 (
b0 !
b0 *
b0 "
b0 )
1#
#19
0#
#20
b111 (
b101 "
b101 )
1#
#21
0#
#22
b0 (
b1 !
b1 *
b111 "
b111 )
1#
#23
0#
#24
b101 (
b0 !
b0 *
b0 "
b0 )
1#
#25
0#
#26
b111 (
b101 "
b101 )
1#
#27
0#
#28
b0 (
b1 !
b1 *
b111 "
b111 )
1#
#29
0#
#30
b101 (
b0 !
b0 *
b0 "
b0 )
1#
#31
0#
#32
b111 (
b101 "
b101 )
1#
