5 12 101 67 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd rshift3.1.vcd -o rshift3.1.cdd -v rshift3.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" rshift3.1.v 10 31 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 107000b 1 0 63 0 64 17 0 ffffffff 0 0 ffffffff 0 0 ffffffff 0 0 ffffffff 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" rshift3.1.v 0 22 1
2 2 15 50049 1 0 21000 0 0 64 16 aaaaaaaa 66666666 aaaaaaaa 66666666
2 3 15 10001 0 1 1410 0 0 64 1 a
2 4 15 10049 1 37 12 2 3
2 5 16 9000a 1 0 1008 0 0 32 48 40 0
2 6 16 10006 1 0 1004 0 0 32 48 0 0
2 7 16 1000c 41 41 100e 5 6 1 18 0 1 1 1 0 0
2 8 20 20002 1 0 1008 0 0 32 48 5 0
2 9 20 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 11 16 e0012 40 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 10 0 0 0
4 9 0 10 0
4 11 6 7 0
4 7 0 11 9
4 4 11 7 7
3 1 main.$u0.$u1 "main.$u0.$u1" rshift3.1.v 0 19 1
2 12 17 40004 1 0 1008 0 0 32 48 5 0
2 13 17 30004 80 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 18 c000c 1 0 1008 0 0 32 48 1 0
2 15 18 70007 40 1 1018 0 0 64 1 a
2 16 18 7000c 40 10 121c 14 15 64 18 0 ffffffff ffffffff ffffffff 0 0 0 ffffffff ffffffff 7fffffff 0 0
2 17 18 30003 0 1 1410 0 0 64 1 a
2 18 18 3000c 40 37 3e 16 17
4 18 0 0 0
4 13 11 18 0
3 1 main.$u2 "main.$u2" rshift3.1.v 0 29 1
