{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/data_router.v " "Source file: C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/data_router.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563814094714 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1563814094714 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/data_router.v " "Source file: C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/data_router.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563814094751 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1563814094751 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/data_router.v " "Source file: C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/data_router.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1563814094790 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1563814094790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563814095163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563814095167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 17:48:15 2019 " "Processing started: Mon Jul 22 17:48:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563814095167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814095167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGABlinky -c FPGABlinky " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGABlinky -c FPGABlinky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814095167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563814095618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563814095618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialiser.v 1 1 " "Found 1 design units, including 1 entities, in source file serialiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIALISER " "Found entity 1: SERIALISER" {  } { { "serialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/serialiser.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_RX " "Found entity 1: PC_RX" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102368 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "baseline_c5gx.v(312) " "Verilog HDL Module Instantiation warning at baseline_c5gx.v(312): ignored dangling comma in List of Port Connections" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 312 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1563814102370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testfifo/testfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file testfifo/testfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 testFIFO " "Found entity 1: testFIFO" {  } { { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deserialiser.v 1 1 " "Found 1 design units, including 1 entities, in source file deserialiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 DESERIALISER " "Found entity 1: DESERIALISER" {  } { { "deserialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/deserialiser.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packet_decode_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file packet_decode_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PACKET_DECODE_FSM " "Found entity 1: PACKET_DECODE_FSM" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_router.v 1 1 " "Found 1 design units, including 1 entities, in source file data_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_ROUTER " "Found entity 1: DATA_ROUTER" {  } { { "data_router.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/data_router.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102391 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pc_tx.v(149) " "Verilog HDL Module Instantiation warning at pc_tx.v(149): ignored dangling comma in List of Port Connections" {  } { { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 149 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1563814102393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_TX " "Found entity 1: PC_TX" {  } { { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_rx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_rx_fifo " "Found entity 1: pc_rx_fifo" {  } { { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_fifo_word_data pc_tx.v(109) " "Verilog HDL Implicit Net warning at pc_tx.v(109): created implicit net for \"i_fifo_word_data\"" {  } { { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102397 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(23) " "Verilog HDL Parameter Declaration warning at uart_rx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563814102397 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(24) " "Verilog HDL Parameter Declaration warning at uart_rx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563814102397 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(25) " "Verilog HDL Parameter Declaration warning at uart_rx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563814102397 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(26) " "Verilog HDL Parameter Declaration warning at uart_rx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563814102397 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(27) " "Verilog HDL Parameter Declaration warning at uart_rx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563814102397 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(25) " "Verilog HDL Parameter Declaration warning at uart_tx.v(25): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563814102399 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(26) " "Verilog HDL Parameter Declaration warning at uart_tx.v(26): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563814102399 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(27) " "Verilog HDL Parameter Declaration warning at uart_tx.v(27): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563814102399 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(28) " "Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563814102399 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(29) " "Verilog HDL Parameter Declaration warning at uart_tx.v(29): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1563814102399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baseline_c5gx " "Elaborating entity \"baseline_c5gx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563814102440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_read_next_word_cmd baseline_c5gx.v(370) " "Verilog HDL or VHDL warning at baseline_c5gx.v(370): object \"r_read_next_word_cmd\" assigned a value but never read" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563814102441 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 baseline_c5gx.v(200) " "Verilog HDL assignment warning at baseline_c5gx.v(200): truncated value with size 32 to match size of target (24)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102441 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG baseline_c5gx.v(144) " "Output port \"LEDG\" at baseline_c5gx.v(144) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563814102441 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR baseline_c5gx.v(147) " "Output port \"LEDR\" at baseline_c5gx.v(147) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563814102441 "|baseline_c5gx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:spi0 " "Elaborating entity \"spi\" for hierarchy \"spi:spi0\"" {  } { { "baseline_c5gx.v" "spi0" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.v(170) " "Verilog HDL assignment warning at spi.v(170): truncated value with size 32 to match size of target (4)" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable spi.v(185) " "Verilog HDL Always Construct warning at spi.v(185): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_transfer_edge spi.v(187) " "Verilog HDL Always Construct warning at spi.v(187): variable \"start_transfer_edge\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t spi.v(193) " "Verilog HDL Always Construct warning at spi.v(193): variable \"t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t spi.v(198) " "Verilog HDL Always Construct warning at spi.v(198): variable \"t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t spi.v(207) " "Verilog HDL Always Construct warning at spi.v(207): variable \"t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t spi.v(212) " "Verilog HDL Always Construct warning at spi.v(212): variable \"t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CS spi.v(235) " "Verilog HDL Always Construct warning at spi.v(235): variable \"CS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_reg spi.v(236) " "Verilog HDL Always Construct warning at spi.v(236): variable \"state_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi.v(255) " "Verilog HDL Case Statement information at spi.v(255): all case item expressions in this case statement are onehot" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 255 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi.v(282) " "Verilog HDL Case Statement information at spi.v(282): all case item expressions in this case statement are onehot" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 282 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi.v(306) " "Verilog HDL Case Statement information at spi.v(306): all case item expressions in this case statement are onehot" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 306 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1563814102444 "|baseline_c5gx|spi:spi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_RX PC_RX:pc_rx " "Elaborating entity \"PC_RX\" for hierarchy \"PC_RX:pc_rx\"" {  } { { "baseline_c5gx.v" "pc_rx" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pc_rx.v(188) " "Verilog HDL assignment warning at pc_rx.v(188): truncated value with size 32 to match size of target (1)" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102446 "|baseline_c5gx|PC_RX:pc_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pc_rx.v(191) " "Verilog HDL assignment warning at pc_rx.v(191): truncated value with size 32 to match size of target (1)" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102446 "|baseline_c5gx|PC_RX:pc_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx PC_RX:pc_rx\|uart_rx:pc_rx " "Elaborating entity \"uart_rx\" for hierarchy \"PC_RX:pc_rx\|uart_rx:pc_rx\"" {  } { { "pc_rx.v" "pc_rx" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.v(80) " "Verilog HDL assignment warning at uart_rx.v(80): truncated value with size 32 to match size of target (10)" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102447 "|baseline_c5gx|uart_rx:pc_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.v(91) " "Verilog HDL assignment warning at uart_rx.v(91): truncated value with size 32 to match size of target (10)" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102447 "|baseline_c5gx|uart_rx:pc_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(102) " "Verilog HDL assignment warning at uart_rx.v(102): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102447 "|baseline_c5gx|uart_rx:pc_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.v(120) " "Verilog HDL assignment warning at uart_rx.v(120): truncated value with size 32 to match size of target (10)" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102448 "|baseline_c5gx|uart_rx:pc_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESERIALISER PC_RX:pc_rx\|DESERIALISER:deserialiser " "Elaborating entity \"DESERIALISER\" for hierarchy \"PC_RX:pc_rx\|DESERIALISER:deserialiser\"" {  } { { "pc_rx.v" "deserialiser" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 deserialiser.v(34) " "Verilog HDL assignment warning at deserialiser.v(34): truncated value with size 3 to match size of target (2)" {  } { { "deserialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/deserialiser.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102449 "|baseline_c5gx|PC_RX:pc_rx|DESERIALISER:deserialiser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 deserialiser.v(47) " "Verilog HDL assignment warning at deserialiser.v(47): truncated value with size 3 to match size of target (2)" {  } { { "deserialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/deserialiser.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102449 "|baseline_c5gx|PC_RX:pc_rx|DESERIALISER:deserialiser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 deserialiser.v(53) " "Verilog HDL assignment warning at deserialiser.v(53): truncated value with size 32 to match size of target (2)" {  } { { "deserialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/deserialiser.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102449 "|baseline_c5gx|PC_RX:pc_rx|DESERIALISER:deserialiser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PACKET_DECODE_FSM PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm " "Elaborating entity \"PACKET_DECODE_FSM\" for hierarchy \"PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\"" {  } { { "pc_rx.v" "packet_decode_fsm" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102450 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_recv_word_cmd packet_decode_fsm.v(86) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(86): variable \"i_recv_word_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_recv_word_data packet_decode_fsm.v(86) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(86): variable \"i_recv_word_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_recv_word_cmd packet_decode_fsm.v(98) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(98): variable \"i_recv_word_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_recv_word_data packet_decode_fsm.v(98) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(98): variable \"i_recv_word_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_recv_word_cmd packet_decode_fsm.v(111) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(111): variable \"i_recv_word_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_recv_word_data packet_decode_fsm.v(114) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(114): variable \"i_recv_word_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_recv_word_cmd packet_decode_fsm.v(127) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(127): variable \"i_recv_word_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_recv_word_data packet_decode_fsm.v(132) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(132): variable \"i_recv_word_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_recv_word_cmd packet_decode_fsm.v(144) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(144): variable \"i_recv_word_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_recv_word_data packet_decode_fsm.v(147) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(147): variable \"i_recv_word_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_packet_fully_decoded packet_decode_fsm.v(150) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(150): variable \"r_packet_fully_decoded\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_num_words_payload_to_recv packet_decode_fsm.v(72) " "Verilog HDL Always Construct warning at packet_decode_fsm.v(72): inferring latch(es) for variable \"r_num_words_payload_to_recv\", which holds its previous value in one or more paths through the always construct" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[0\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[0\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[1\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[1\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[2\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[2\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[3\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[3\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[4\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[4\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102452 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[5\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[5\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[6\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[6\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[7\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[7\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[8\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[8\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[9\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[9\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[10\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[10\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[11\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[11\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[12\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[12\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[13\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[13\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[14\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[14\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[15\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[15\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[16\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[16\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[17\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[17\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[18\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[18\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[19\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[19\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[20\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[20\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[21\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[21\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[22\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[22\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[23\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[23\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[24\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[24\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[25\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[25\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[26\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[26\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[27\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[27\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[28\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[28\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[29\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[29\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[30\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[30\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_num_words_payload_to_recv\[31\] packet_decode_fsm.v(93) " "Inferred latch for \"r_num_words_payload_to_recv\[31\]\" at packet_decode_fsm.v(93)" {  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102453 "|baseline_c5gx|PC_RX:pc_rx|PACKET_DECODE_FSM:packet_decode_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testFIFO PC_RX:pc_rx\|testFIFO:uart_rx_FIFO " "Elaborating entity \"testFIFO\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\"" {  } { { "pc_rx.v" "uart_rx_FIFO" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\"" {  } { { "testFIFO/testFIFO.v" "scfifo_component" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\"" {  } { { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563814102609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563814102609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563814102609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563814102609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563814102609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563814102609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563814102609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563814102609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563814102609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563814102609 ""}  } { { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563814102609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_le91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_le91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_le91 " "Found entity 1: scfifo_le91" {  } { { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_le91 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated " "Elaborating entity \"scfifo_le91\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8691 " "Found entity 1: a_dpfifo_8691" {  } { { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8691 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo " "Elaborating entity \"a_dpfifo_8691\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\"" {  } { { "db/scfifo_le91.tdf" "dpfifo" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0i1 " "Found entity 1: altsyncram_j0i1" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0i1 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram " "Elaborating entity \"altsyncram_j0i1\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\"" {  } { { "db/a_dpfifo_8691.tdf" "FIFOram" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/cmpr_5l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_8691.tdf" "almost_full_comparer" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cmpr_5l8:three_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cmpr_5l8:three_comparison\"" {  } { { "db/a_dpfifo_8691.tdf" "three_comparison" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g2b " "Found entity 1: cntr_g2b" {  } { { "db/cntr_g2b.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/cntr_g2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g2b PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_g2b:rd_ptr_msb " "Elaborating entity \"cntr_g2b\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_g2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_8691.tdf" "rd_ptr_msb" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t27 " "Found entity 1: cntr_t27" {  } { { "db/cntr_t27.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/cntr_t27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t27 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_t27:usedw_counter " "Elaborating entity \"cntr_t27\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_t27:usedw_counter\"" {  } { { "db/a_dpfifo_8691.tdf" "usedw_counter" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563814102841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814102841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_h2b:wr_ptr " "Elaborating entity \"cntr_h2b\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_h2b:wr_ptr\"" {  } { { "db/a_dpfifo_8691.tdf" "wr_ptr" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_ROUTER DATA_ROUTER:data_router " "Elaborating entity \"DATA_ROUTER\" for hierarchy \"DATA_ROUTER:data_router\"" {  } { { "baseline_c5gx.v" "data_router" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_TX PC_TX:pc_tx " "Elaborating entity \"PC_TX\" for hierarchy \"PC_TX:pc_tx\"" {  } { { "baseline_c5gx.v" "pc_tx" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pc_tx.v(67) " "Verilog HDL assignment warning at pc_tx.v(67): truncated value with size 32 to match size of target (1)" {  } { { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814102869 "|baseline_c5gx|PC_TX:pc_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i_fifo_word_data 0 pc_tx.v(109) " "Net \"i_fifo_word_data\" at pc_tx.v(109) has no driver or initial value, using a default initial value '0'" {  } { { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 109 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1563814102869 "|baseline_c5gx|PC_TX:pc_tx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_out_LA2 pc_tx.v(27) " "Output port \"debug_out_LA2\" at pc_tx.v(27) has no driver" {  } { { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563814102869 "|baseline_c5gx|PC_TX:pc_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_rx_fifo PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO " "Elaborating entity \"pc_rx_fifo\" for hierarchy \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\"" {  } { { "pc_tx.v" "pc_rx_FIFO" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814102875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIALISER PC_TX:pc_tx\|SERIALISER:serialiser " "Elaborating entity \"SERIALISER\" for hierarchy \"PC_TX:pc_tx\|SERIALISER:serialiser\"" {  } { { "pc_tx.v" "serialiser" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814103014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx PC_TX:pc_tx\|uart_tx:pc_tx " "Elaborating entity \"uart_tx\" for hierarchy \"PC_TX:pc_tx\|uart_tx:pc_tx\"" {  } { { "pc_tx.v" "pc_tx" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814103016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.v(68) " "Verilog HDL assignment warning at uart_tx.v(68): truncated value with size 32 to match size of target (10)" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814103017 "|baseline_c5gx|uart_tx:pc_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.v(86) " "Verilog HDL assignment warning at uart_tx.v(86): truncated value with size 32 to match size of target (10)" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814103017 "|baseline_c5gx|uart_tx:pc_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(96) " "Verilog HDL assignment warning at uart_tx.v(96): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814103017 "|baseline_c5gx|uart_tx:pc_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.v(116) " "Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (10)" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563814103017 "|baseline_c5gx|uart_tx:pc_tx"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[0\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 37 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[1\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 67 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[2\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 97 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[3\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 127 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[4\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 157 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[5\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 187 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[6\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 217 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[7\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 247 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[8\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 277 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[9\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 307 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[10\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 337 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[11\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 367 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[12\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 397 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[13\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 427 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[14\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 457 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[15\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 487 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[16\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 517 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[17\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 547 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[18\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 577 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[19\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 607 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[20\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 637 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[21\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 667 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[22\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 697 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[23\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 727 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[24\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 757 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[25\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 787 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[26\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 817 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[27\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 847 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[28\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 877 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[29\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 907 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[30\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 937 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[31\] " "Synthesized away node \"PC_TX:pc_tx\|pc_rx_fifo:pc_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 967 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pc_rx_fifo.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx_fifo.v" 78 0 0 } } { "pc_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_tx.v" 118 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 446 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_TX:pc_tx|pc_rx_fifo:pc_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[0\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 37 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[1\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 67 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[2\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 97 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[3\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 127 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[4\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 157 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[5\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 187 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[6\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 217 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[7\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 247 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[8\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 277 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[9\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 307 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[10\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 337 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[11\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 367 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[12\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 397 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[13\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 427 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[14\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 457 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[15\] " "Synthesized away node \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 487 2 0 } } { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } } { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } } { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 210 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 357 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103137 "|baseline_c5gx|PC_RX:pc_rx|testFIFO:uart_rx_FIFO|scfifo:scfifo_component|scfifo_le91:auto_generated|a_dpfifo_8691:dpfifo|altsyncram_j0i1:FIFOram|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1563814103137 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1563814103137 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1563814103583 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO\[14\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO\[15\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO\[16\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1563814103594 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1563814103594 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1563814103595 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1563814103595 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[0\] VCC pin " "The pin \"GPIO\[0\]\" is fed by VCC" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1563814103595 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1563814103595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[31\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[7\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[30\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[6\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[6\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[29\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[5\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[5\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[28\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[4\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[4\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[27\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[3\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[3\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[26\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[2\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[2\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[25\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[1\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[1\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[24\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[0\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[0\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[23\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[15\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[15\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[22\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[14\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[14\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[21\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[13\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[13\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[20\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[12\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[12\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103597 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[19\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[11\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[11\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[18\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[10\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[10\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[17\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[9\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[9\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[16\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[8\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[8\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[15\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[23\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[23\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[14\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[22\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[22\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[13\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[21\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[21\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[12\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[20\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[20\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[11\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[19\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[19\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[10\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[18\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[18\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[9\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[17\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[17\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[8\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[16\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[16\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[7\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[31\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[31\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[6\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[30\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[30\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[5\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[29\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[29\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[4\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[28\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[28\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103598 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[3\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[27\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[27\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103599 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[2\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[26\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[26\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103599 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[1\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[25\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[25\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103599 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[0\] " "Latch PC_RX:pc_rx\|PACKET_DECODE_FSM:packet_decode_fsm\|r_num_words_payload_to_recv\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_RX:pc_rx\|recv_word_data_latched\[24\] " "Ports D and ENA on the latch are fed by the same signal PC_RX:pc_rx\|recv_word_data_latched\[24\]" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563814103599 ""}  } { { "packet_decode_fsm.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/packet_decode_fsm.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563814103599 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[14\]~synth " "Node \"GPIO\[14\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[15\]~synth " "Node \"GPIO\[15\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[16\]~synth " "Node \"GPIO\[16\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814103762 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563814103762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563814103762 "|baseline_c5gx|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563814103762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563814103838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563814104119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563814104322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563814104322 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_125_p " "No output dependent on input pin \"CLOCK_125_p\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814104407 "|baseline_c5gx|CLOCK_125_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814104407 "|baseline_c5gx|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814104407 "|baseline_c5gx|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814104407 "|baseline_c5gx|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814104407 "|baseline_c5gx|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814104407 "|baseline_c5gx|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814104407 "|baseline_c5gx|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563814104407 "|baseline_c5gx|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1563814104407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563814104409 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563814104409 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1563814104409 ""} { "Info" "ICUT_CUT_TM_LCELLS" "630 " "Implemented 630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563814104409 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1563814104409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563814104409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 250 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563814104449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 17:48:24 2019 " "Processing ended: Mon Jul 22 17:48:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563814104449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563814104449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563814104449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563814104449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1563814105474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563814105477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 17:48:25 2019 " "Processing started: Mon Jul 22 17:48:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563814105477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1563814105477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGABlinky -c FPGABlinky " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGABlinky -c FPGABlinky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1563814105478 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1563814105568 ""}
{ "Info" "0" "" "Project  = FPGABlinky" {  } {  } 0 0 "Project  = FPGABlinky" 0 0 "Fitter" 0 0 1563814105569 ""}
{ "Info" "0" "" "Revision = FPGABlinky" {  } {  } 0 0 "Revision = FPGABlinky" 0 0 "Fitter" 0 0 1563814105569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1563814105694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563814105694 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGABlinky 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"FPGABlinky\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563814105703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563814105738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563814105738 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1563814106017 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1563814106036 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563814106222 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1563814106232 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_125_p } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2157 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_125_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1563814110562 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1563814110562 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1563814110644 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B5B~inputCLKENA0 316 global CLKCTRL_G10 " "CLOCK_50_B5B~inputCLKENA0 with 316 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1563814110774 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1563814110774 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563814110775 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563814110780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563814110781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563814110783 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563814110785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563814110785 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563814110786 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1563814111552 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGABlinky.sdc " "Synopsys Design Constraints File file not found: 'FPGABlinky.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563814111553 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563814111554 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc_rx\|packet_decode_fsm\|r_num_words_payload_to_recv\[1\]~0  from: datab  to: combout " "Cell: pc_rx\|packet_decode_fsm\|r_num_words_payload_to_recv\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563814111558 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563814111558 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563814111561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563814111562 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1563814111562 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1563814111562 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563814111562 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563814111562 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_50_B5B " "   1.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563814111562 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 PC_RX:pc_rx\|start_packet_decode_cmd_edge " "   1.000 PC_RX:pc_rx\|start_packet_decode_cmd_edge" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563814111562 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 spi:spi0\|spi_clk " "   1.000 spi:spi0\|spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563814111562 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1563814111562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563814111609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563814111610 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563814111610 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CPU_RESET_n " "Node \"CPU_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[0\] " "Node \"DDR2LP_CA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[1\] " "Node \"DDR2LP_CA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[2\] " "Node \"DDR2LP_CA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[3\] " "Node \"DDR2LP_CA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[4\] " "Node \"DDR2LP_CA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[5\] " "Node \"DDR2LP_CA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[6\] " "Node \"DDR2LP_CA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[7\] " "Node \"DDR2LP_CA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[8\] " "Node \"DDR2LP_CA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[9\] " "Node \"DDR2LP_CA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[0\] " "Node \"DDR2LP_CKE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[1\] " "Node \"DDR2LP_CKE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_n " "Node \"DDR2LP_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_p " "Node \"DDR2LP_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[0\] " "Node \"DDR2LP_CS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[1\] " "Node \"DDR2LP_CS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[0\] " "Node \"DDR2LP_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[1\] " "Node \"DDR2LP_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[2\] " "Node \"DDR2LP_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[3\] " "Node \"DDR2LP_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[0\] " "Node \"DDR2LP_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[1\] " "Node \"DDR2LP_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[2\] " "Node \"DDR2LP_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[3\] " "Node \"DDR2LP_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[0\] " "Node \"DDR2LP_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[1\] " "Node \"DDR2LP_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[2\] " "Node \"DDR2LP_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[3\] " "Node \"DDR2LP_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[0\] " "Node \"DDR2LP_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[10\] " "Node \"DDR2LP_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[11\] " "Node \"DDR2LP_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[12\] " "Node \"DDR2LP_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[13\] " "Node \"DDR2LP_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[14\] " "Node \"DDR2LP_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[15\] " "Node \"DDR2LP_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[16\] " "Node \"DDR2LP_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[17\] " "Node \"DDR2LP_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[18\] " "Node \"DDR2LP_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[19\] " "Node \"DDR2LP_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[1\] " "Node \"DDR2LP_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[20\] " "Node \"DDR2LP_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[21\] " "Node \"DDR2LP_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[22\] " "Node \"DDR2LP_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[23\] " "Node \"DDR2LP_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[24\] " "Node \"DDR2LP_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[25\] " "Node \"DDR2LP_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[26\] " "Node \"DDR2LP_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[27\] " "Node \"DDR2LP_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[28\] " "Node \"DDR2LP_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[29\] " "Node \"DDR2LP_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[2\] " "Node \"DDR2LP_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[30\] " "Node \"DDR2LP_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[31\] " "Node \"DDR2LP_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[3\] " "Node \"DDR2LP_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[4\] " "Node \"DDR2LP_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[5\] " "Node \"DDR2LP_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[6\] " "Node \"DDR2LP_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[7\] " "Node \"DDR2LP_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[8\] " "Node \"DDR2LP_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[9\] " "Node \"DDR2LP_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_OCT_RZQ " "Node \"DDR2LP_OCT_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_OCT_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_CLK " "Node \"HDMI_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_DE " "Node \"HDMI_TX_DE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_DE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[0\] " "Node \"HDMI_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[10\] " "Node \"HDMI_TX_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[11\] " "Node \"HDMI_TX_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[12\] " "Node \"HDMI_TX_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[13\] " "Node \"HDMI_TX_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[14\] " "Node \"HDMI_TX_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[15\] " "Node \"HDMI_TX_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[16\] " "Node \"HDMI_TX_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[17\] " "Node \"HDMI_TX_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[18\] " "Node \"HDMI_TX_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[19\] " "Node \"HDMI_TX_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[1\] " "Node \"HDMI_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[20\] " "Node \"HDMI_TX_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[21\] " "Node \"HDMI_TX_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[22\] " "Node \"HDMI_TX_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[23\] " "Node \"HDMI_TX_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[2\] " "Node \"HDMI_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[3\] " "Node \"HDMI_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[4\] " "Node \"HDMI_TX_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[5\] " "Node \"HDMI_TX_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[6\] " "Node \"HDMI_TX_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[7\] " "Node \"HDMI_TX_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[8\] " "Node \"HDMI_TX_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[9\] " "Node \"HDMI_TX_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_HS " "Node \"HDMI_TX_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_INT " "Node \"HDMI_TX_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_VS " "Node \"HDMI_TX_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_n\[1\] " "Node \"HSMC_CLKIN_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_n\[2\] " "Node \"HSMC_CLKIN_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_p\[1\] " "Node \"HSMC_CLKIN_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_p\[2\] " "Node \"HSMC_CLKIN_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_n\[1\] " "Node \"HSMC_CLKOUT_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_n\[2\] " "Node \"HSMC_CLKOUT_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_p\[1\] " "Node \"HSMC_CLKOUT_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_p\[2\] " "Node \"HSMC_CLKOUT_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[0\] " "Node \"HSMC_GXB_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[1\] " "Node \"HSMC_GXB_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[2\] " "Node \"HSMC_GXB_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[3\] " "Node \"HSMC_GXB_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[0\] " "Node \"HSMC_GXB_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[1\] " "Node \"HSMC_GXB_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[2\] " "Node \"HSMC_GXB_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[3\] " "Node \"HSMC_GXB_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[0\] " "Node \"HSMC_RX_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[10\] " "Node \"HSMC_RX_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[11\] " "Node \"HSMC_RX_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[12\] " "Node \"HSMC_RX_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[13\] " "Node \"HSMC_RX_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[14\] " "Node \"HSMC_RX_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[15\] " "Node \"HSMC_RX_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[16\] " "Node \"HSMC_RX_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[1\] " "Node \"HSMC_RX_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[2\] " "Node \"HSMC_RX_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[3\] " "Node \"HSMC_RX_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[4\] " "Node \"HSMC_RX_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[5\] " "Node \"HSMC_RX_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[6\] " "Node \"HSMC_RX_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[7\] " "Node \"HSMC_RX_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[8\] " "Node \"HSMC_RX_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[9\] " "Node \"HSMC_RX_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[0\] " "Node \"HSMC_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[10\] " "Node \"HSMC_RX_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[11\] " "Node \"HSMC_RX_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[12\] " "Node \"HSMC_RX_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[13\] " "Node \"HSMC_RX_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[14\] " "Node \"HSMC_RX_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[15\] " "Node \"HSMC_RX_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[16\] " "Node \"HSMC_RX_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[1\] " "Node \"HSMC_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[2\] " "Node \"HSMC_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[3\] " "Node \"HSMC_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[4\] " "Node \"HSMC_RX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[5\] " "Node \"HSMC_RX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[6\] " "Node \"HSMC_RX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[7\] " "Node \"HSMC_RX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[8\] " "Node \"HSMC_RX_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[9\] " "Node \"HSMC_RX_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[0\] " "Node \"HSMC_TX_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[10\] " "Node \"HSMC_TX_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[11\] " "Node \"HSMC_TX_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[12\] " "Node \"HSMC_TX_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[13\] " "Node \"HSMC_TX_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[14\] " "Node \"HSMC_TX_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[15\] " "Node \"HSMC_TX_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[16\] " "Node \"HSMC_TX_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[1\] " "Node \"HSMC_TX_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[2\] " "Node \"HSMC_TX_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[3\] " "Node \"HSMC_TX_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[4\] " "Node \"HSMC_TX_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[5\] " "Node \"HSMC_TX_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[6\] " "Node \"HSMC_TX_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[7\] " "Node \"HSMC_TX_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[8\] " "Node \"HSMC_TX_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[9\] " "Node \"HSMC_TX_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[0\] " "Node \"HSMC_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[10\] " "Node \"HSMC_TX_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[11\] " "Node \"HSMC_TX_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[12\] " "Node \"HSMC_TX_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[13\] " "Node \"HSMC_TX_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[14\] " "Node \"HSMC_TX_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[15\] " "Node \"HSMC_TX_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[16\] " "Node \"HSMC_TX_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[1\] " "Node \"HSMC_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[2\] " "Node \"HSMC_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[3\] " "Node \"HSMC_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[4\] " "Node \"HSMC_TX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[5\] " "Node \"HSMC_TX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[6\] " "Node \"HSMC_TX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[7\] " "Node \"HSMC_TX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[8\] " "Node \"HSMC_TX_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[9\] " "Node \"HSMC_TX_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p0 " "Node \"REFCLK_p0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p1 " "Node \"REFCLK_p1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_RX_p " "Node \"SMA_GXB_RX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_RX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_TX_p " "Node \"SMA_GXB_TX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_TX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[0\] " "Node \"SRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[10\] " "Node \"SRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[11\] " "Node \"SRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[12\] " "Node \"SRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[13\] " "Node \"SRAM_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[14\] " "Node \"SRAM_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[15\] " "Node \"SRAM_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[16\] " "Node \"SRAM_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[17\] " "Node \"SRAM_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[1\] " "Node \"SRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[2\] " "Node \"SRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[3\] " "Node \"SRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[4\] " "Node \"SRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[5\] " "Node \"SRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[6\] " "Node \"SRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[7\] " "Node \"SRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[8\] " "Node \"SRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_A\[9\] " "Node \"SRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_n " "Node \"SRAM_CE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[0\] " "Node \"SRAM_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[10\] " "Node \"SRAM_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[11\] " "Node \"SRAM_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[12\] " "Node \"SRAM_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[13\] " "Node \"SRAM_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[14\] " "Node \"SRAM_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[15\] " "Node \"SRAM_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[1\] " "Node \"SRAM_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[2\] " "Node \"SRAM_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[3\] " "Node \"SRAM_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[4\] " "Node \"SRAM_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[5\] " "Node \"SRAM_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[6\] " "Node \"SRAM_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[7\] " "Node \"SRAM_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[8\] " "Node \"SRAM_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_D\[9\] " "Node \"SRAM_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_n " "Node \"SRAM_LB_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_n " "Node \"SRAM_OE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_n " "Node \"SRAM_UB_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_n " "Node \"SRAM_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563814111688 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563814111688 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563814111697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563814114179 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1563814114503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563814123776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563814140478 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563814141895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563814141895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563814143111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X57_Y12 X68_Y23 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X57_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X57_Y12 to location X68_Y23"} { { 12 { 0 ""} 57 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563814146516 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563814146516 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1563814157087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563814160828 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.75 " "Total time spent on timing analysis during the Fitter is 1.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563814162604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563814162629 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563814163111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563814163111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563814164364 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563814167452 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563814167621 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently enabled " "Pin GPIO\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently enabled " "Pin GPIO\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1563814167635 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1563814167635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/output_files/FPGABlinky.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/output_files/FPGABlinky.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563814167722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 281 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 281 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6795 " "Peak virtual memory: 6795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563814168475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 17:49:28 2019 " "Processing ended: Mon Jul 22 17:49:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563814168475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563814168475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:04 " "Total CPU time (on all processors): 00:03:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563814168475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563814168475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1563814169469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563814169473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 17:49:29 2019 " "Processing started: Mon Jul 22 17:49:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563814169473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1563814169473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGABlinky -c FPGABlinky " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGABlinky -c FPGABlinky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1563814169473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1563814170135 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1563814173641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563814176211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 17:49:36 2019 " "Processing ended: Mon Jul 22 17:49:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563814176211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563814176211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563814176211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1563814176211 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1563814176815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1563814177231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563814177234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 17:49:36 2019 " "Processing started: Mon Jul 22 17:49:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563814177234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1563814177234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGABlinky -c FPGABlinky " "Command: quartus_sta FPGABlinky -c FPGABlinky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1563814177234 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1563814177327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1563814177986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1563814177986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814178020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814178020 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1563814178377 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGABlinky.sdc " "Synopsys Design Constraints File file not found: 'FPGABlinky.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1563814178441 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814178441 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50_B5B CLOCK_50_B5B " "create_clock -period 1.000 -name CLOCK_50_B5B CLOCK_50_B5B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563814178443 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC_RX:pc_rx\|start_packet_decode_cmd_edge PC_RX:pc_rx\|start_packet_decode_cmd_edge " "create_clock -period 1.000 -name PC_RX:pc_rx\|start_packet_decode_cmd_edge PC_RX:pc_rx\|start_packet_decode_cmd_edge" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563814178443 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi:spi0\|spi_clk spi:spi0\|spi_clk " "create_clock -period 1.000 -name spi:spi0\|spi_clk spi:spi0\|spi_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563814178443 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563814178443 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc_rx\|packet_decode_fsm\|r_num_words_payload_to_recv\[1\]~0  from: datac  to: combout " "Cell: pc_rx\|packet_decode_fsm\|r_num_words_payload_to_recv\[1\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563814178446 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1563814178446 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1563814178447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563814178460 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1563814178460 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1563814178468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1563814178509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1563814178509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.877 " "Worst-case setup slack is -6.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.877            -875.296 CLOCK_50_B5B  " "   -6.877            -875.296 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.843            -311.332 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -6.843            -311.332 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.478            -139.782 spi:spi0\|spi_clk  " "   -5.478            -139.782 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814178534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.884 " "Worst-case hold slack is -3.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.884            -118.452 CLOCK_50_B5B  " "   -3.884            -118.452 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919             -17.846 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -1.919             -17.846 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 spi:spi0\|spi_clk  " "    0.301               0.000 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814178541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.870 " "Worst-case recovery slack is -4.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.870             -57.256 spi:spi0\|spi_clk  " "   -4.870             -57.256 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.033             -23.250 CLOCK_50_B5B  " "   -4.033             -23.250 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814178546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.345 " "Worst-case removal slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 CLOCK_50_B5B  " "    0.345               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.921               0.000 spi:spi0\|spi_clk  " "    1.921               0.000 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814178550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -370.187 CLOCK_50_B5B  " "   -2.636            -370.187 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.112            -223.363 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -2.112            -223.363 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -35.553 spi:spi0\|spi_clk  " "   -0.538             -35.553 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814178555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814178555 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1563814178564 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563814178564 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1563814178571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1563814178598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1563814180459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc_rx\|packet_decode_fsm\|r_num_words_payload_to_recv\[1\]~0  from: datac  to: combout " "Cell: pc_rx\|packet_decode_fsm\|r_num_words_payload_to_recv\[1\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563814180626 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1563814180626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563814180638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1563814180649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1563814180649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.041 " "Worst-case setup slack is -7.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.041            -832.052 CLOCK_50_B5B  " "   -7.041            -832.052 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.885            -321.343 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -6.885            -321.343 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.666            -142.034 spi:spi0\|spi_clk  " "   -5.666            -142.034 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814180653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.998 " "Worst-case hold slack is -3.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.998            -136.091 CLOCK_50_B5B  " "   -3.998            -136.091 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.179             -27.916 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -2.179             -27.916 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 spi:spi0\|spi_clk  " "    0.370               0.000 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814180659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.786 " "Worst-case recovery slack is -4.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.786             -56.299 spi:spi0\|spi_clk  " "   -4.786             -56.299 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.632             -20.907 CLOCK_50_B5B  " "   -3.632             -20.907 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814180664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.139 " "Worst-case removal slack is -0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -0.543 CLOCK_50_B5B  " "   -0.139              -0.543 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.760               0.000 spi:spi0\|spi_clk  " "    1.760               0.000 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814180694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -368.697 CLOCK_50_B5B  " "   -2.636            -368.697 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.171            -233.797 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -2.171            -233.797 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -35.345 spi:spi0\|spi_clk  " "   -0.538             -35.345 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814180698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814180698 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1563814180707 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563814180707 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1563814180712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1563814180969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1563814181925 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc_rx\|packet_decode_fsm\|r_num_words_payload_to_recv\[1\]~0  from: datac  to: combout " "Cell: pc_rx\|packet_decode_fsm\|r_num_words_payload_to_recv\[1\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563814182022 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1563814182022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563814182035 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1563814182038 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1563814182038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.606 " "Worst-case setup slack is -3.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.606            -374.151 CLOCK_50_B5B  " "   -3.606            -374.151 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.147            -128.153 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -3.147            -128.153 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.149             -54.675 spi:spi0\|spi_clk  " "   -2.149             -54.675 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814182062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.884 " "Worst-case hold slack is -1.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.884             -45.291 CLOCK_50_B5B  " "   -1.884             -45.291 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060             -10.132 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -1.060             -10.132 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 spi:spi0\|spi_clk  " "    0.016               0.000 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814182083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.239 " "Worst-case recovery slack is -2.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.239             -26.309 spi:spi0\|spi_clk  " "   -2.239             -26.309 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.214             -12.975 CLOCK_50_B5B  " "   -2.214             -12.975 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814182087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.203 " "Worst-case removal slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 CLOCK_50_B5B  " "    0.203               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 spi:spi0\|spi_clk  " "    0.660               0.000 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814182091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -227.134 CLOCK_50_B5B  " "   -2.174            -227.134 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.913             -56.022 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -0.913             -56.022 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 spi:spi0\|spi_clk  " "    0.054               0.000 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814182095 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1563814182105 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563814182105 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1563814182110 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc_rx\|packet_decode_fsm\|r_num_words_payload_to_recv\[1\]~0  from: datac  to: combout " "Cell: pc_rx\|packet_decode_fsm\|r_num_words_payload_to_recv\[1\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563814182266 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1563814182266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563814182279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1563814182282 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1563814182282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.915 " "Worst-case setup slack is -2.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915            -122.192 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -2.915            -122.192 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.909            -299.504 CLOCK_50_B5B  " "   -2.909            -299.504 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.041             -50.809 spi:spi0\|spi_clk  " "   -2.041             -50.809 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814182305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.848 " "Worst-case hold slack is -1.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.848             -54.708 CLOCK_50_B5B  " "   -1.848             -54.708 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982             -10.233 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -0.982             -10.233 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 spi:spi0\|spi_clk  " "    0.043               0.000 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814182311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.971 " "Worst-case recovery slack is -1.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -23.141 spi:spi0\|spi_clk  " "   -1.971             -23.141 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.766             -10.251 CLOCK_50_B5B  " "   -1.766             -10.251 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814182315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.003 " "Worst-case removal slack is 0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 CLOCK_50_B5B  " "    0.003               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 spi:spi0\|spi_clk  " "    0.549               0.000 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814182320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -256.860 CLOCK_50_B5B  " "   -2.174            -256.860 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.765             -47.267 PC_RX:pc_rx\|start_packet_decode_cmd_edge  " "   -0.765             -47.267 PC_RX:pc_rx\|start_packet_decode_cmd_edge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 spi:spi0\|spi_clk  " "    0.063               0.000 spi:spi0\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563814182324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1563814182324 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1563814182333 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1563814182333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1563814183827 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1563814183828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5248 " "Peak virtual memory: 5248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563814183904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 17:49:43 2019 " "Processing ended: Mon Jul 22 17:49:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563814183904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563814183904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563814183904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1563814183904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1563814184874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563814184878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 17:49:44 2019 " "Processing started: Mon Jul 22 17:49:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563814184878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1563814184878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGABlinky -c FPGABlinky " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGABlinky -c FPGABlinky" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1563814184878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1563814185761 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1563814185800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGABlinky.vo C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/simulation/modelsim/ simulation " "Generated file FPGABlinky.vo in folder \"C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1563814186016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563814186087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 17:49:46 2019 " "Processing ended: Mon Jul 22 17:49:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563814186087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563814186087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563814186087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1563814186087 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 541 s " "Quartus Prime Full Compilation was successful. 0 errors, 541 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1563814186733 ""}
