# Reading E:/Applications/modelsim_ase/tcl/vsim/pref.tcl
# do PWM_Generator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Applications/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/E-yantra/Task\ 1/SB#1135_Task1D/PWM {E:/E-yantra/Task 1/SB#1135_Task1D/PWM/PWM_Generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Oct 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/E-yantra/Task 1/SB#1135_Task1D/PWM" E:/E-yantra/Task 1/SB#1135_Task1D/PWM/PWM_Generator.v 
# -- Compiling module PWM_Generator
# 
# Top level modules:
# 	PWM_Generator
# End time: 12:54:59 on Oct 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/E-yantra/Task\ 1/SB#1135_Task1D/PWM/simulation/modelsim {E:/E-yantra/Task 1/SB#1135_Task1D/PWM/simulation/modelsim/PWM_Generator_Verilog_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Oct 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+E:/E-yantra/Task 1/SB#1135_Task1D/PWM/simulation/modelsim" E:/E-yantra/Task 1/SB#1135_Task1D/PWM/simulation/modelsim/PWM_Generator_Verilog_tb.sv 
# -- Compiling module PWM_Generator_Verilog_tb
# 
# Top level modules:
# 	PWM_Generator_Verilog_tb
# End time: 12:54:59 on Oct 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  PWM_Generator_Verilog_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" PWM_Generator_Verilog_tb 
# Start time: 12:55:00 on Oct 05,2022
# Loading sv_std.std
# Loading work.PWM_Generator_Verilog_tb
# Loading work.PWM_Generator
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 9000 ns
# CONGRATULATIONS YOUR DESIGN WORKS FINE
# End time: 12:57:41 on Oct 05,2022, Elapsed time: 0:02:41
# Errors: 0, Warnings: 0
