// Seed: 2764454358
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3 = 1;
  wire id_4;
  assign id_3 = 1;
  wand  id_5  ,  id_6  =  {  1  **  1 'b0 {  id_3  }  }  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  =  id_5  ,  id_13  =  1  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ;
  assign id_2  = 1'b0;
  assign id_10 = 1;
  always_comb disable id_21;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1
);
  assign id_3 = 1;
  module_0(
      id_3, id_3
  );
endmodule
