{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "reducedVarSize5": 32.0, 
        "kernel": "", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "reducedVarSize1": 32.0, 
        "reducedVarSize3": 32.0, 
        "ConversionLocation": "L2", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                333
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "symbolfile": "", 
        "reducedVarSize7": 32.0, 
        "outlierDelay": 0, 
        "thermal_model": null, 
        "reducedVarSize6": 32.0, 
        "cxx_class": "System", 
        "work_begin_cpu_id_exit": -1, 
        "load_offset": 0, 
        "origVarSize4": 32.0, 
        "tol3bus": {
            "point_of_coherency": false, 
            "system": "system", 
            "response_latency": 1, 
            "cxx_class": "CoherentXBar", 
            "forward_latency": 0, 
            "clk_domain": "system.cpu_clk_domain", 
            "width": 64, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.l3.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 1, 
            "slave": {
                "peer": [
                    "system.cpu0.l2.mem_side", 
                    "system.cpu1.l2.mem_side", 
                    "system.cpu2.l2.mem_side", 
                    "system.cpu3.l2.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.tol3bus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 0
            }, 
            "power_model": null, 
            "path": "system.tol3bus", 
            "snoop_response_latency": 1, 
            "name": "tol3bus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "work_begin_exit_count": 0, 
        "ratio": 1.0, 
        "p_state_clk_gate_min": 1000, 
        "thermal_components": [], 
        "memories": [
            "system.mem_ctrls0", 
            "system.mem_ctrls1"
        ], 
        "reducedVarSize2": 32.0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:8589934591:0:0:0:0"
        ], 
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.cpu0.interrupts.pio", 
                    "system.cpu0.interrupts.int_slave", 
                    "system.cpu1.interrupts.pio", 
                    "system.cpu1.interrupts.int_slave", 
                    "system.cpu2.interrupts.pio", 
                    "system.cpu2.interrupts.int_slave", 
                    "system.cpu3.interrupts.pio", 
                    "system.cpu3.interrupts.int_slave", 
                    "system.mem_ctrls0.port", 
                    "system.mem_ctrls1.port"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.system_port", 
                    "system.l3.mem_side", 
                    "system.cpu0.interrupts.int_master", 
                    "system.cpu1.interrupts.int_master", 
                    "system.cpu2.interrupts.int_master", 
                    "system.cpu3.interrupts.int_master"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": null, 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "eventq_index": 0, 
        "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
        "default_p_state": "UNDEFINED", 
        "p_state_clk_gate_max": 1000000000000, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "boot_osflags": "a", 
        "system_port": {
            "peer": "system.membus.slave[0]", 
            "role": "MASTER"
        }, 
        "ConversionDelayWriteBack": 0, 
        "power_model": null, 
        "reducedVarSize8": 32.0, 
        "work_cpus_ckpt_count": 0, 
        "readfile": "", 
        "mem_ctrls": [
            {
                "static_frontend_latency": 10000, 
                "tRFC": 260000, 
                "activation_limit": 4, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": "system.clk_domain", 
                "channels": 2, 
                "write_buffer_size": 64, 
                "device_bus_width": 8, 
                "VDD": "1.5", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.membus.master[8]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.032", 
                "p_state_clk_gate_min": 1000, 
                "null": false, 
                "IDD2P1": "0.032", 
                "eventq_index": 0, 
                "tRRD": 6000, 
                "tRTW": 2500, 
                "IDD4R": "0.157", 
                "burst_length": 8, 
                "tRTP": 7500, 
                "IDD4W": "0.125", 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "devices_per_rank": 8, 
                "IDD2P02": "0.0", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "IDD6": "0.02", 
                "IDD5": "0.235", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "tRRD_L": 0, 
                "IDD0": "0.055", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 2, 
                "page_policy": "open_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "power_model": null, 
                "tCL": 13750, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tCK": 1250, 
                "tRAS": 35000, 
                "tRP": 13750, 
                "tBURST": 5000, 
                "path": "system.mem_ctrls0", 
                "tXP": 6000, 
                "tXS": 270000, 
                "addr_mapping": "RoRaBaCoCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.038", 
                "IDD3N": "0.038", 
                "name": "mem_ctrls0", 
                "tXSDLL": 0, 
                "device_size": 536870912, 
                "kvm_map": true, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "0:8589934591:7:20:1:0", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "p_state_clk_gate_bins": 20, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 1024, 
                "static_backend_latency": 10000, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 7800000
            }, 
            {
                "static_frontend_latency": 10000, 
                "tRFC": 260000, 
                "activation_limit": 4, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": "system.clk_domain", 
                "channels": 2, 
                "write_buffer_size": 64, 
                "device_bus_width": 8, 
                "VDD": "1.5", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.membus.master[9]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.032", 
                "p_state_clk_gate_min": 1000, 
                "null": false, 
                "IDD2P1": "0.032", 
                "eventq_index": 0, 
                "tRRD": 6000, 
                "tRTW": 2500, 
                "IDD4R": "0.157", 
                "burst_length": 8, 
                "tRTP": 7500, 
                "IDD4W": "0.125", 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "devices_per_rank": 8, 
                "IDD2P02": "0.0", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "IDD6": "0.02", 
                "IDD5": "0.235", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "tRRD_L": 0, 
                "IDD0": "0.055", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 2, 
                "page_policy": "open_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "power_model": null, 
                "tCL": 13750, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tCK": 1250, 
                "tRAS": 35000, 
                "tRP": 13750, 
                "tBURST": 5000, 
                "path": "system.mem_ctrls1", 
                "tXP": 6000, 
                "tXS": 270000, 
                "addr_mapping": "RoRaBaCoCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.038", 
                "IDD3N": "0.038", 
                "name": "mem_ctrls1", 
                "tXSDLL": 0, 
                "device_size": 536870912, 
                "kvm_map": true, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "0:8589934591:7:20:1:1", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "p_state_clk_gate_bins": 20, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 1024, 
                "static_backend_latency": 10000, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 7800000
            }
        ], 
        "path": "system", 
        "reducedVarSize4": 32.0, 
        "OutlierRate": 0.0, 
        "work_end_ckpt_count": 0, 
        "ConversionDelay": 1, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "origVarSize8": 32.0, 
        "origVarSize7": 32.0, 
        "origVarSize6": 32.0, 
        "origVarSize5": 32.0, 
        "load_addr_mask": 1099511627775, 
        "origVarSize3": 32.0, 
        "origVarSize2": 32.0, 
        "origVarSize1": 32.0, 
        "cpu": [
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "blockSizeinTLB": 64, 
                    "reducedVarSize8": 32.0, 
                    "cxx_class": "X86ISA::TLB", 
                    "size": 64, 
                    "ratio": 1.0, 
                    "reducedVarSize2": 32.0, 
                    "CpuIDinTLB": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "eventq_index": 0, 
                    "type": "X86TLB", 
                    "path": "system.cpu0.itb", 
                    "name": "itb", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "origVarSize6": 32.0, 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu0.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu0.itb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 0, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": true, 
                "smtIQThreshold": 100, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 100, 
                        "kvmInSE": false, 
                        "cxx_class": "LiveProcess", 
                        "executable": "/zf14/ml2au/AxBenchResults/bin/binRangeFileeffect/fftRange", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "input": "cin", 
                        "ppid": 99, 
                        "type": "LiveProcess", 
                        "cwd": "/net/zf14/ml2au/gem5/UndertestBetaGemv1", 
                        "simpoint": 0, 
                        "euid": 100, 
                        "path": "system.cpu0.workload", 
                        "max_stack_size": 67108864, 
                        "name": "workload", 
                        "cmd": [
                            "/zf14/ml2au/AxBenchResults/bin/binRangeFileeffect/fftRange", 
                            "262144", 
                            "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt_0"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "output": "cout"
                    }
                ], 
                "name": "cpu0", 
                "SSITSize": 1024, 
                "l2": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 12, 
                    "cxx_class": "Cache", 
                    "size": 262144, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu0.tol2bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L2", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol3bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 20, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 262144, 
                        "tag_latency": 12, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 8, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu0.l2.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 12
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu0.l2", 
                    "OutlierRate": 0.0, 
                    "data_latency": 12, 
                    "tag_latency": 12, 
                    "ConversionDelay": 1, 
                    "name": "l2", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 8
                }, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu0.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "tol2bus": {
                    "point_of_coherency": false, 
                    "system": "system", 
                    "response_latency": 1, 
                    "cxx_class": "CoherentXBar", 
                    "forward_latency": 0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "width": 32, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "master": {
                        "peer": [
                            "system.cpu0.l2.cpu_side"
                        ], 
                        "role": "MASTER"
                    }, 
                    "type": "CoherentXBar", 
                    "frontend_latency": 1, 
                    "slave": {
                        "peer": [
                            "system.cpu0.icache.mem_side", 
                            "system.cpu0.dcache.mem_side", 
                            "system.cpu0.itb_walker_cache.mem_side", 
                            "system.cpu0.dtb_walker_cache.mem_side"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "p_state_clk_gate_min": 1000, 
                    "snoop_filter": {
                        "name": "snoop_filter", 
                        "system": "system", 
                        "max_capacity": 8388608, 
                        "eventq_index": 0, 
                        "cxx_class": "SnoopFilter", 
                        "path": "system.cpu0.tol2bus.snoop_filter", 
                        "type": "SnoopFilter", 
                        "lookup_latency": 0
                    }, 
                    "power_model": null, 
                    "path": "system.cpu0.tol2bus", 
                    "snoop_response_latency": 1, 
                    "name": "tol2bus", 
                    "p_state_clk_gate_bins": 20, 
                    "use_default_range": false
                }, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList6.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList6.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList7.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList7.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu0.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu0.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu0.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 4, 
                    "cxx_class": "Cache", 
                    "size": 32768, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu0.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L1_I", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu0.tol2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 32768, 
                        "tag_latency": 4, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu0.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 4
                    }, 
                    "tgts_per_mshr": 20, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": true, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu0.icache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 4, 
                    "tag_latency": 4, 
                    "ConversionDelay": 1, 
                    "name": "icache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "path": "system.cpu0", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 100000000, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "numThreads": 1, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "indirectPathLength": 3, 
                    "globalCtrBits": 2, 
                    "choicePredictorSize": 8192, 
                    "indirectHashGHR": true, 
                    "eventq_index": 0, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "indirectSets": 256, 
                    "indirectWays": 2, 
                    "choiceCtrBits": 2, 
                    "useIndirect": true, 
                    "localCtrBits": 2, 
                    "path": "system.cpu0.branchPred", 
                    "localPredictorSize": 2048, 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192, 
                    "name": "branchPred", 
                    "indirectHashTargets": true, 
                    "instShiftAmt": 2, 
                    "indirectTagSize": 16, 
                    "BTBTagSize": 16
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu0.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dtb_walker_cache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 1024, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu0.dtb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L0", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu0.tol2bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 1024, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu0.dtb_walker_cache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu0.dtb_walker_cache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "ConversionDelay": 1, 
                    "name": "dtb_walker_cache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "dcache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 4, 
                    "cxx_class": "Cache", 
                    "size": 32768, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu0.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L1_D", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu0.tol2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 32768, 
                        "tag_latency": 4, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu0.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 4
                    }, 
                    "tgts_per_mshr": 20, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu0.dcache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 4, 
                    "tag_latency": 4, 
                    "ConversionDelay": 1, 
                    "name": "dcache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "itb_walker_cache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 1024, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu0.itb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L0", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu0.tol2bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 1024, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu0.itb_walker_cache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu0.itb_walker_cache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "ConversionDelay": 1, 
                    "name": "itb_walker_cache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.membus.slave[2]", 
                            "role": "MASTER"
                        }, 
                        "name": "interrupts", 
                        "p_state_clk_gate_min": 1000, 
                        "pio": {
                            "peer": "system.membus.master[0]", 
                            "role": "SLAVE"
                        }, 
                        "int_slave": {
                            "peer": "system.membus.master[1]", 
                            "role": "SLAVE"
                        }, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "pio_latency": 100000, 
                        "clk_domain": "system.cpu0.apic_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu0.interrupts", 
                        "pio_addr": 2305843009213693952, 
                        "type": "X86LocalApic"
                    }
                ], 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "blockSizeinTLB": 64, 
                    "reducedVarSize8": 32.0, 
                    "cxx_class": "X86ISA::TLB", 
                    "size": 64, 
                    "ratio": 1.0, 
                    "reducedVarSize2": 32.0, 
                    "CpuIDinTLB": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "eventq_index": 0, 
                    "type": "X86TLB", 
                    "path": "system.cpu0.dtb", 
                    "name": "dtb", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "origVarSize6": 32.0, 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu0.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu0.dtb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu0.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu0.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "apic_clk_domain": {
                    "name": "apic_clk_domain", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "DerivedClockDomain", 
                    "path": "system.cpu0.apic_clk_domain", 
                    "type": "DerivedClockDomain", 
                    "clk_divider": 16
                }, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "blockSizeinTLB": 64, 
                    "reducedVarSize8": 32.0, 
                    "cxx_class": "X86ISA::TLB", 
                    "size": 64, 
                    "ratio": 1.0, 
                    "reducedVarSize2": 32.0, 
                    "CpuIDinTLB": 1, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "eventq_index": 0, 
                    "type": "X86TLB", 
                    "path": "system.cpu1.itb", 
                    "name": "itb", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "origVarSize6": 32.0, 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu1.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu1.itb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 1, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": true, 
                "smtIQThreshold": 100, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 100, 
                        "kvmInSE": false, 
                        "cxx_class": "LiveProcess", 
                        "executable": "/zf14/ml2au/AxBenchResults/bin/binRangeFileeffect/fftRange", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "input": "cin", 
                        "ppid": 99, 
                        "type": "LiveProcess", 
                        "cwd": "/net/zf14/ml2au/gem5/UndertestBetaGemv1", 
                        "simpoint": 0, 
                        "euid": 100, 
                        "path": "system.cpu1.workload", 
                        "max_stack_size": 67108864, 
                        "name": "workload", 
                        "cmd": [
                            "/zf14/ml2au/AxBenchResults/bin/binRangeFileeffect/fftRange", 
                            "262144", 
                            "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt_1"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "output": "cout"
                    }
                ], 
                "name": "cpu1", 
                "SSITSize": 1024, 
                "l2": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 12, 
                    "cxx_class": "Cache", 
                    "size": 262144, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu1.tol2bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L2", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol3bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 20, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 262144, 
                        "tag_latency": 12, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 8, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu1.l2.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 12
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu1.l2", 
                    "OutlierRate": 0.0, 
                    "data_latency": 12, 
                    "tag_latency": 12, 
                    "ConversionDelay": 1, 
                    "name": "l2", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 8
                }, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu1.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "tol2bus": {
                    "point_of_coherency": false, 
                    "system": "system", 
                    "response_latency": 1, 
                    "cxx_class": "CoherentXBar", 
                    "forward_latency": 0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "width": 32, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "master": {
                        "peer": [
                            "system.cpu1.l2.cpu_side"
                        ], 
                        "role": "MASTER"
                    }, 
                    "type": "CoherentXBar", 
                    "frontend_latency": 1, 
                    "slave": {
                        "peer": [
                            "system.cpu1.icache.mem_side", 
                            "system.cpu1.dcache.mem_side", 
                            "system.cpu1.itb_walker_cache.mem_side", 
                            "system.cpu1.dtb_walker_cache.mem_side"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "p_state_clk_gate_min": 1000, 
                    "snoop_filter": {
                        "name": "snoop_filter", 
                        "system": "system", 
                        "max_capacity": 8388608, 
                        "eventq_index": 0, 
                        "cxx_class": "SnoopFilter", 
                        "path": "system.cpu1.tol2bus.snoop_filter", 
                        "type": "SnoopFilter", 
                        "lookup_latency": 0
                    }, 
                    "power_model": null, 
                    "path": "system.cpu1.tol2bus", 
                    "snoop_response_latency": 1, 
                    "name": "tol2bus", 
                    "p_state_clk_gate_bins": 20, 
                    "use_default_range": false
                }, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList6.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList6.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList7.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList7.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu1.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu1.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu1.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 4, 
                    "cxx_class": "Cache", 
                    "size": 32768, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu1.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L1_I", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu1.tol2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 32768, 
                        "tag_latency": 4, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu1.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 4
                    }, 
                    "tgts_per_mshr": 20, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": true, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu1.icache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 4, 
                    "tag_latency": 4, 
                    "ConversionDelay": 1, 
                    "name": "icache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "path": "system.cpu1", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 100000000, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "numThreads": 1, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "indirectPathLength": 3, 
                    "globalCtrBits": 2, 
                    "choicePredictorSize": 8192, 
                    "indirectHashGHR": true, 
                    "eventq_index": 0, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "indirectSets": 256, 
                    "indirectWays": 2, 
                    "choiceCtrBits": 2, 
                    "useIndirect": true, 
                    "localCtrBits": 2, 
                    "path": "system.cpu1.branchPred", 
                    "localPredictorSize": 2048, 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192, 
                    "name": "branchPred", 
                    "indirectHashTargets": true, 
                    "instShiftAmt": 2, 
                    "indirectTagSize": 16, 
                    "BTBTagSize": 16
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu1.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dtb_walker_cache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 1024, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu1.dtb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L0", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu1.tol2bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 1024, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu1.dtb_walker_cache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu1.dtb_walker_cache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "ConversionDelay": 1, 
                    "name": "dtb_walker_cache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "dcache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 4, 
                    "cxx_class": "Cache", 
                    "size": 32768, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu1.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L1_D", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu1.tol2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 32768, 
                        "tag_latency": 4, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu1.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 4
                    }, 
                    "tgts_per_mshr": 20, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu1.dcache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 4, 
                    "tag_latency": 4, 
                    "ConversionDelay": 1, 
                    "name": "dcache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "itb_walker_cache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 1024, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu1.itb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L0", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu1.tol2bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 1024, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu1.itb_walker_cache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu1.itb_walker_cache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "ConversionDelay": 1, 
                    "name": "itb_walker_cache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.membus.slave[3]", 
                            "role": "MASTER"
                        }, 
                        "name": "interrupts", 
                        "p_state_clk_gate_min": 1000, 
                        "pio": {
                            "peer": "system.membus.master[2]", 
                            "role": "SLAVE"
                        }, 
                        "int_slave": {
                            "peer": "system.membus.master[3]", 
                            "role": "SLAVE"
                        }, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "pio_latency": 100000, 
                        "clk_domain": "system.cpu1.apic_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu1.interrupts", 
                        "pio_addr": 2305843009213693952, 
                        "type": "X86LocalApic"
                    }
                ], 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "blockSizeinTLB": 64, 
                    "reducedVarSize8": 32.0, 
                    "cxx_class": "X86ISA::TLB", 
                    "size": 64, 
                    "ratio": 1.0, 
                    "reducedVarSize2": 32.0, 
                    "CpuIDinTLB": 1, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "eventq_index": 0, 
                    "type": "X86TLB", 
                    "path": "system.cpu1.dtb", 
                    "name": "dtb", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "origVarSize6": 32.0, 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu1.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu1.dtb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu1.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu1.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "apic_clk_domain": {
                    "name": "apic_clk_domain", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "DerivedClockDomain", 
                    "path": "system.cpu1.apic_clk_domain", 
                    "type": "DerivedClockDomain", 
                    "clk_divider": 16
                }, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "blockSizeinTLB": 64, 
                    "reducedVarSize8": 32.0, 
                    "cxx_class": "X86ISA::TLB", 
                    "size": 64, 
                    "ratio": 1.0, 
                    "reducedVarSize2": 32.0, 
                    "CpuIDinTLB": 2, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "eventq_index": 0, 
                    "type": "X86TLB", 
                    "path": "system.cpu2.itb", 
                    "name": "itb", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "origVarSize6": 32.0, 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu2.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu2.itb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 2, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": true, 
                "smtIQThreshold": 100, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 100, 
                        "kvmInSE": false, 
                        "cxx_class": "LiveProcess", 
                        "executable": "/zf14/ml2au/AxBenchResults/bin/binRangeFileeffect/fftRange", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "input": "cin", 
                        "ppid": 99, 
                        "type": "LiveProcess", 
                        "cwd": "/net/zf14/ml2au/gem5/UndertestBetaGemv1", 
                        "simpoint": 0, 
                        "euid": 100, 
                        "path": "system.cpu2.workload", 
                        "max_stack_size": 67108864, 
                        "name": "workload", 
                        "cmd": [
                            "/zf14/ml2au/AxBenchResults/bin/binRangeFileeffect/fftRange", 
                            "262144", 
                            "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt_2"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "output": "cout"
                    }
                ], 
                "name": "cpu2", 
                "SSITSize": 1024, 
                "l2": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 12, 
                    "cxx_class": "Cache", 
                    "size": 262144, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu2.tol2bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L2", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol3bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 20, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 262144, 
                        "tag_latency": 12, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 8, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu2.l2.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 12
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu2.l2", 
                    "OutlierRate": 0.0, 
                    "data_latency": 12, 
                    "tag_latency": 12, 
                    "ConversionDelay": 1, 
                    "name": "l2", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 8
                }, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu2.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "tol2bus": {
                    "point_of_coherency": false, 
                    "system": "system", 
                    "response_latency": 1, 
                    "cxx_class": "CoherentXBar", 
                    "forward_latency": 0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "width": 32, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "master": {
                        "peer": [
                            "system.cpu2.l2.cpu_side"
                        ], 
                        "role": "MASTER"
                    }, 
                    "type": "CoherentXBar", 
                    "frontend_latency": 1, 
                    "slave": {
                        "peer": [
                            "system.cpu2.icache.mem_side", 
                            "system.cpu2.dcache.mem_side", 
                            "system.cpu2.itb_walker_cache.mem_side", 
                            "system.cpu2.dtb_walker_cache.mem_side"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "p_state_clk_gate_min": 1000, 
                    "snoop_filter": {
                        "name": "snoop_filter", 
                        "system": "system", 
                        "max_capacity": 8388608, 
                        "eventq_index": 0, 
                        "cxx_class": "SnoopFilter", 
                        "path": "system.cpu2.tol2bus.snoop_filter", 
                        "type": "SnoopFilter", 
                        "lookup_latency": 0
                    }, 
                    "power_model": null, 
                    "path": "system.cpu2.tol2bus", 
                    "snoop_response_latency": 1, 
                    "name": "tol2bus", 
                    "p_state_clk_gate_bins": 20, 
                    "use_default_range": false
                }, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList6.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList6.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList7.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList7.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu2.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu2.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu2.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 4, 
                    "cxx_class": "Cache", 
                    "size": 32768, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu2.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L1_I", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu2.tol2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 32768, 
                        "tag_latency": 4, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu2.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 4
                    }, 
                    "tgts_per_mshr": 20, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": true, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu2.icache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 4, 
                    "tag_latency": 4, 
                    "ConversionDelay": 1, 
                    "name": "icache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "path": "system.cpu2", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 100000000, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "numThreads": 1, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "indirectPathLength": 3, 
                    "globalCtrBits": 2, 
                    "choicePredictorSize": 8192, 
                    "indirectHashGHR": true, 
                    "eventq_index": 0, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "indirectSets": 256, 
                    "indirectWays": 2, 
                    "choiceCtrBits": 2, 
                    "useIndirect": true, 
                    "localCtrBits": 2, 
                    "path": "system.cpu2.branchPred", 
                    "localPredictorSize": 2048, 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192, 
                    "name": "branchPred", 
                    "indirectHashTargets": true, 
                    "instShiftAmt": 2, 
                    "indirectTagSize": 16, 
                    "BTBTagSize": 16
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu2.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dtb_walker_cache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 1024, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu2.dtb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L0", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu2.tol2bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 1024, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu2.dtb_walker_cache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu2.dtb_walker_cache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "ConversionDelay": 1, 
                    "name": "dtb_walker_cache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "dcache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 4, 
                    "cxx_class": "Cache", 
                    "size": 32768, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu2.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L1_D", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu2.tol2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 32768, 
                        "tag_latency": 4, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu2.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 4
                    }, 
                    "tgts_per_mshr": 20, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu2.dcache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 4, 
                    "tag_latency": 4, 
                    "ConversionDelay": 1, 
                    "name": "dcache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "itb_walker_cache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 1024, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu2.itb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L0", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu2.tol2bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 1024, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu2.itb_walker_cache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu2.itb_walker_cache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "ConversionDelay": 1, 
                    "name": "itb_walker_cache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.membus.slave[4]", 
                            "role": "MASTER"
                        }, 
                        "name": "interrupts", 
                        "p_state_clk_gate_min": 1000, 
                        "pio": {
                            "peer": "system.membus.master[4]", 
                            "role": "SLAVE"
                        }, 
                        "int_slave": {
                            "peer": "system.membus.master[5]", 
                            "role": "SLAVE"
                        }, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "pio_latency": 100000, 
                        "clk_domain": "system.cpu2.apic_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu2.interrupts", 
                        "pio_addr": 2305843009213693952, 
                        "type": "X86LocalApic"
                    }
                ], 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "blockSizeinTLB": 64, 
                    "reducedVarSize8": 32.0, 
                    "cxx_class": "X86ISA::TLB", 
                    "size": 64, 
                    "ratio": 1.0, 
                    "reducedVarSize2": 32.0, 
                    "CpuIDinTLB": 2, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "eventq_index": 0, 
                    "type": "X86TLB", 
                    "path": "system.cpu2.dtb", 
                    "name": "dtb", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "origVarSize6": 32.0, 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu2.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu2.dtb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu2.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu2.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "apic_clk_domain": {
                    "name": "apic_clk_domain", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "DerivedClockDomain", 
                    "path": "system.cpu2.apic_clk_domain", 
                    "type": "DerivedClockDomain", 
                    "clk_divider": 16
                }, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }, 
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "blockSizeinTLB": 64, 
                    "reducedVarSize8": 32.0, 
                    "cxx_class": "X86ISA::TLB", 
                    "size": 64, 
                    "ratio": 1.0, 
                    "reducedVarSize2": 32.0, 
                    "CpuIDinTLB": 3, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "eventq_index": 0, 
                    "type": "X86TLB", 
                    "path": "system.cpu3.itb", 
                    "name": "itb", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "origVarSize6": 32.0, 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu3.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu3.itb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 3, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": true, 
                "smtIQThreshold": 100, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 100, 
                        "kvmInSE": false, 
                        "cxx_class": "LiveProcess", 
                        "executable": "/zf14/ml2au/AxBenchResults/bin/binRangeFileeffect/fftRange", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "input": "cin", 
                        "ppid": 99, 
                        "type": "LiveProcess", 
                        "cwd": "/net/zf14/ml2au/gem5/UndertestBetaGemv1", 
                        "simpoint": 0, 
                        "euid": 100, 
                        "path": "system.cpu3.workload", 
                        "max_stack_size": 67108864, 
                        "name": "workload", 
                        "cmd": [
                            "/zf14/ml2au/AxBenchResults/bin/binRangeFileeffect/fftRange", 
                            "262144", 
                            "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt_3"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "output": "cout"
                    }
                ], 
                "name": "cpu3", 
                "SSITSize": 1024, 
                "l2": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 12, 
                    "cxx_class": "Cache", 
                    "size": 262144, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu3.tol2bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L2", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol3bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 20, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 262144, 
                        "tag_latency": 12, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 8, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu3.l2.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 12
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu3.l2", 
                    "OutlierRate": 0.0, 
                    "data_latency": 12, 
                    "tag_latency": 12, 
                    "ConversionDelay": 1, 
                    "name": "l2", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 8
                }, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu3.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "tol2bus": {
                    "point_of_coherency": false, 
                    "system": "system", 
                    "response_latency": 1, 
                    "cxx_class": "CoherentXBar", 
                    "forward_latency": 0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "width": 32, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "master": {
                        "peer": [
                            "system.cpu3.l2.cpu_side"
                        ], 
                        "role": "MASTER"
                    }, 
                    "type": "CoherentXBar", 
                    "frontend_latency": 1, 
                    "slave": {
                        "peer": [
                            "system.cpu3.icache.mem_side", 
                            "system.cpu3.dcache.mem_side", 
                            "system.cpu3.itb_walker_cache.mem_side", 
                            "system.cpu3.dtb_walker_cache.mem_side"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "p_state_clk_gate_min": 1000, 
                    "snoop_filter": {
                        "name": "snoop_filter", 
                        "system": "system", 
                        "max_capacity": 8388608, 
                        "eventq_index": 0, 
                        "cxx_class": "SnoopFilter", 
                        "path": "system.cpu3.tol2bus.snoop_filter", 
                        "type": "SnoopFilter", 
                        "lookup_latency": 0
                    }, 
                    "power_model": null, 
                    "path": "system.cpu3.tol2bus", 
                    "snoop_response_latency": 1, 
                    "name": "tol2bus", 
                    "p_state_clk_gate_bins": 20, 
                    "use_default_range": false
                }, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList6.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList6.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList7.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList7.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu3.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu3.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu3.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 4, 
                    "cxx_class": "Cache", 
                    "size": 32768, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu3.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L1_I", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu3.tol2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": true, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 32768, 
                        "tag_latency": 4, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu3.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 4
                    }, 
                    "tgts_per_mshr": 20, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": true, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu3.icache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 4, 
                    "tag_latency": 4, 
                    "ConversionDelay": 1, 
                    "name": "icache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "path": "system.cpu3", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 100000000, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "numThreads": 1, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "indirectPathLength": 3, 
                    "globalCtrBits": 2, 
                    "choicePredictorSize": 8192, 
                    "indirectHashGHR": true, 
                    "eventq_index": 0, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "indirectSets": 256, 
                    "indirectWays": 2, 
                    "choiceCtrBits": 2, 
                    "useIndirect": true, 
                    "localCtrBits": 2, 
                    "path": "system.cpu3.branchPred", 
                    "localPredictorSize": 2048, 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192, 
                    "name": "branchPred", 
                    "indirectHashTargets": true, 
                    "instShiftAmt": 2, 
                    "indirectTagSize": 16, 
                    "BTBTagSize": 16
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu3.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dtb_walker_cache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 1024, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu3.dtb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L0", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu3.tol2bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 1024, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu3.dtb_walker_cache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu3.dtb_walker_cache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "ConversionDelay": 1, 
                    "name": "dtb_walker_cache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "dcache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 4, 
                    "cxx_class": "Cache", 
                    "size": 32768, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu3.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L1_D", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu3.tol2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 32768, 
                        "tag_latency": 4, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu3.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 4
                    }, 
                    "tgts_per_mshr": 20, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu3.dcache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 4, 
                    "tag_latency": 4, 
                    "ConversionDelay": 1, 
                    "name": "dcache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "itb_walker_cache": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "clusivity": "mostly_incl", 
                    "reducedVarSize8": 32.0, 
                    "outlierDelay": 0, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 1024, 
                    "ratio": 1.0, 
                    "cpu_side": {
                        "peer": "system.cpu3.itb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "reducedVarSize2": 32.0, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "cacheLevel": "L0", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.cpu3.tol2bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "p_state_clk_gate_bins": 20, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 1024, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu3.itb_walker_cache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 12, 
                    "ConversionDelayWriteBack": 0, 
                    "demand_mshr_reserve": 1, 
                    "power_model": null, 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetcher": null, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu3.itb_walker_cache", 
                    "OutlierRate": 0.0, 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "ConversionDelay": 1, 
                    "name": "itb_walker_cache", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "type": "Cache", 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "sequential_access": false, 
                    "origVarSize6": 32.0, 
                    "assoc": 2
                }, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.membus.slave[5]", 
                            "role": "MASTER"
                        }, 
                        "name": "interrupts", 
                        "p_state_clk_gate_min": 1000, 
                        "pio": {
                            "peer": "system.membus.master[6]", 
                            "role": "SLAVE"
                        }, 
                        "int_slave": {
                            "peer": "system.membus.master[7]", 
                            "role": "SLAVE"
                        }, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "pio_latency": 100000, 
                        "clk_domain": "system.cpu3.apic_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu3.interrupts", 
                        "pio_addr": 2305843009213693952, 
                        "type": "X86LocalApic"
                    }
                ], 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "reducedVarSize5": 32.0, 
                    "reducedVarSize4": 32.0, 
                    "reducedVarSize7": 32.0, 
                    "reducedVarSize6": 32.0, 
                    "reducedVarSize1": 32.0, 
                    "reducedVarSize3": 32.0, 
                    "ConversionLocation": "L2", 
                    "blockSizeinTLB": 64, 
                    "reducedVarSize8": 32.0, 
                    "cxx_class": "X86ISA::TLB", 
                    "size": 64, 
                    "ratio": 1.0, 
                    "reducedVarSize2": 32.0, 
                    "CpuIDinTLB": 3, 
                    "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
                    "eventq_index": 0, 
                    "type": "X86TLB", 
                    "path": "system.cpu3.dtb", 
                    "name": "dtb", 
                    "origVarSize8": 32.0, 
                    "origVarSize7": 32.0, 
                    "origVarSize6": 32.0, 
                    "origVarSize5": 32.0, 
                    "origVarSize4": 32.0, 
                    "origVarSize3": 32.0, 
                    "origVarSize2": 32.0, 
                    "origVarSize1": 32.0, 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu3.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu3.dtb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu3.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu3.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "apic_clk_domain": {
                    "name": "apic_clk_domain", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "DerivedClockDomain", 
                    "path": "system.cpu3.apic_clk_domain", 
                    "type": "DerivedClockDomain", 
                    "clk_divider": 16
                }, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }
        ], 
        "multi_thread": false, 
        "l3": {
            "reducedVarSize5": 32.0, 
            "reducedVarSize4": 32.0, 
            "reducedVarSize7": 32.0, 
            "reducedVarSize6": 32.0, 
            "reducedVarSize1": 32.0, 
            "reducedVarSize3": 32.0, 
            "ConversionLocation": "L2", 
            "clusivity": "mostly_incl", 
            "reducedVarSize8": 32.0, 
            "outlierDelay": 0, 
            "system": "system", 
            "write_buffers": 256, 
            "response_latency": 36, 
            "cxx_class": "Cache", 
            "size": 8388608, 
            "ratio": 1.0, 
            "cpu_side": {
                "peer": "system.tol3bus.master[0]", 
                "role": "SLAVE"
            }, 
            "reducedVarSize2": 32.0, 
            "clk_domain": "system.cpu_clk_domain", 
            "cacheLevel": "L3", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "rangeFileName": "/bigtemp/ml2au/NoHupToDelete/OutlierSensivity4Core/fft/13.txt", 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "mem_side": {
                "peer": "system.membus.slave[1]", 
                "role": "MASTER"
            }, 
            "mshrs": 512, 
            "p_state_clk_gate_bins": 20, 
            "writeback_clean": false, 
            "p_state_clk_gate_min": 1000, 
            "tags": {
                "size": 8388608, 
                "tag_latency": 36, 
                "name": "tags", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "clk_domain": "system.cpu_clk_domain", 
                "power_model": null, 
                "sequential_access": false, 
                "assoc": 16, 
                "cxx_class": "LRU", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.l3.tags", 
                "block_size": 64, 
                "type": "LRU", 
                "data_latency": 36
            }, 
            "tgts_per_mshr": 20, 
            "ConversionDelayWriteBack": 0, 
            "demand_mshr_reserve": 1, 
            "power_model": null, 
            "addr_ranges": [
                "0:18446744073709551615:0:0:0:0"
            ], 
            "is_read_only": false, 
            "prefetcher": null, 
            "prefetch_on_access": false, 
            "path": "system.l3", 
            "OutlierRate": 0.0, 
            "data_latency": 36, 
            "tag_latency": 36, 
            "ConversionDelay": 1, 
            "name": "l3", 
            "origVarSize8": 32.0, 
            "origVarSize7": 32.0, 
            "type": "Cache", 
            "origVarSize5": 32.0, 
            "origVarSize4": 32.0, 
            "origVarSize3": 32.0, 
            "origVarSize2": 32.0, 
            "origVarSize1": 32.0, 
            "sequential_access": false, 
            "origVarSize6": 32.0, 
            "assoc": 16
        }, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "p_state_clk_gate_bins": 20, 
        "work_begin_ckpt_count": 0, 
        "num_work_ids": 16, 
        "work_item_id": -1, 
        "exit_on_work_items": false
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}