

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Fri Dec  9 11:05:00 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.320 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       50|  8734366|  0.250 us|  43.672 ms|   50|  8734366|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max    | min | max |   Type   |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |grp_dataflow_in_loop_VITIS_LOOP_208_1_fu_102  |dataflow_in_loop_VITIS_LOOP_208_1  |       65|     2224|  0.325 us|  11.120 us|   18|  533|  dataflow|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+-----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_208_1  |       49|  8734365|  68 ~ 2227|          -|          -|  0 ~ 16384|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 1024, void @empty_2, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 7 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln208_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln208"   --->   Operation 8 'read' 'mul_ln208_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%pn_1 = phi i32 0, void %newFuncRoot, i32 %pn, void %for.inc"   --->   Operation 10 'phi' 'pn_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.11ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %pn_1, i32 %mul_ln208_read"   --->   Operation 11 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln208 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i32 %pn_1, i32 %mul_ln208, i32 0" [src/fft.cpp:208]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.20ns)   --->   "%pn = add i32 %pn_1, i32 1" [src/fft.cpp:208]   --->   Operation 13 'add' 'pn' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln1027, void %for.inc, void %for.end.exitStub" [src/fft.cpp:208]   --->   Operation 14 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 15 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 16 [2/2] (2.08ns)   --->   "%call_ln257 = call void @dataflow_in_loop_VITIS_LOOP_208_1, i128 %gmem, i64 %in_read, i32 %ctrl1_regp, i32 %pn_1, i32 %actp_regp, i64 %out_st, i32 %rd_ptr, i16 %w, i16 %w_10, i16 %w_6, i16 %w_11, i16 %w_7, i16 %w_12, i16 %w_8, i16 %w_13, i16 %w_9, i16 %w_14" [src/fft.cpp:257]   --->   Operation 16 'call' 'call_ln257' <Predicate = (!icmp_ln1027)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln210 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16384, i64 8192" [src/fft.cpp:210]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln210' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/fft.cpp:221]   --->   Operation 18 'specloopname' 'specloopname_ln221' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln257 = call void @dataflow_in_loop_VITIS_LOOP_208_1, i128 %gmem, i64 %in_read, i32 %ctrl1_regp, i32 %pn_1, i32 %actp_regp, i64 %out_st, i32 %rd_ptr, i16 %w, i16 %w_10, i16 %w_6, i16 %w_11, i16 %w_7, i16 %w_12, i16 %w_8, i16 %w_13, i16 %w_9, i16 %w_14" [src/fft.cpp:257]   --->   Operation 19 'call' 'call_ln257' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln208 = br void %for.cond" [src/fft.cpp:208]   --->   Operation 20 'br' 'br_ln208' <Predicate = (!icmp_ln1027)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln208]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl1_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ actp_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rd_ptr]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
in_read                    (read                ) [ 00111]
mul_ln208_read             (read                ) [ 00111]
br_ln0                     (br                  ) [ 01111]
pn_1                       (phi                 ) [ 00111]
icmp_ln1027                (icmp                ) [ 00111]
specdataflowpipeline_ln208 (specdataflowpipeline) [ 00000]
pn                         (add                 ) [ 01111]
br_ln208                   (br                  ) [ 00000]
ret_ln0                    (ret                 ) [ 00000]
speclooptripcount_ln210    (speclooptripcount   ) [ 00000]
specloopname_ln221         (specloopname        ) [ 00000]
call_ln257                 (call                ) [ 00000]
br_ln208                   (br                  ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln208">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl1_regp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_regp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="actp_regp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="actp_regp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_st">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_st"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rd_ptr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_ptr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_10"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_8"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_13"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_208_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="in_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mul_ln208_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln208_read/1 "/>
</bind>
</comp>

<comp id="90" class="1005" name="pn_1_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pn_1 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="pn_1_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pn_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_208_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="0"/>
<pin id="105" dir="0" index="2" bw="64" slack="2"/>
<pin id="106" dir="0" index="3" bw="32" slack="0"/>
<pin id="107" dir="0" index="4" bw="32" slack="1"/>
<pin id="108" dir="0" index="5" bw="32" slack="0"/>
<pin id="109" dir="0" index="6" bw="64" slack="0"/>
<pin id="110" dir="0" index="7" bw="32" slack="0"/>
<pin id="111" dir="0" index="8" bw="16" slack="0"/>
<pin id="112" dir="0" index="9" bw="16" slack="0"/>
<pin id="113" dir="0" index="10" bw="16" slack="0"/>
<pin id="114" dir="0" index="11" bw="16" slack="0"/>
<pin id="115" dir="0" index="12" bw="16" slack="0"/>
<pin id="116" dir="0" index="13" bw="16" slack="0"/>
<pin id="117" dir="0" index="14" bw="16" slack="0"/>
<pin id="118" dir="0" index="15" bw="16" slack="0"/>
<pin id="119" dir="0" index="16" bw="16" slack="0"/>
<pin id="120" dir="0" index="17" bw="16" slack="0"/>
<pin id="121" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln257/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln1027_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pn_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pn/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="in_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="2"/>
<pin id="152" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="mul_ln208_read_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln208_read "/>
</bind>
</comp>

<comp id="160" class="1005" name="icmp_ln1027_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="164" class="1005" name="pn_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pn "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="125"><net_src comp="90" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="102" pin=6"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="102" pin=8"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="102" pin=9"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="102" pin=10"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="102" pin=11"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="102" pin=12"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="102" pin=13"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="102" pin=14"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="102" pin=15"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="102" pin=16"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="102" pin=17"/></net>

<net id="143"><net_src comp="94" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="94" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="78" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="158"><net_src comp="84" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="163"><net_src comp="139" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="144" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="94" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_st | {3 4 }
	Port: rd_ptr | {3 4 }
 - Input state : 
	Port: dataflow_parent_loop_proc : mul_ln208 | {1 }
	Port: dataflow_parent_loop_proc : gmem | {3 4 }
	Port: dataflow_parent_loop_proc : in_r | {1 }
	Port: dataflow_parent_loop_proc : ctrl1_regp | {3 4 }
	Port: dataflow_parent_loop_proc : actp_regp | {3 4 }
	Port: dataflow_parent_loop_proc : rd_ptr | {3 4 }
	Port: dataflow_parent_loop_proc : w | {3 4 }
	Port: dataflow_parent_loop_proc : w_10 | {3 4 }
	Port: dataflow_parent_loop_proc : w_6 | {3 4 }
	Port: dataflow_parent_loop_proc : w_11 | {3 4 }
	Port: dataflow_parent_loop_proc : w_7 | {3 4 }
	Port: dataflow_parent_loop_proc : w_12 | {3 4 }
	Port: dataflow_parent_loop_proc : w_8 | {3 4 }
	Port: dataflow_parent_loop_proc : w_13 | {3 4 }
	Port: dataflow_parent_loop_proc : w_9 | {3 4 }
	Port: dataflow_parent_loop_proc : w_14 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln1027 : 1
		specdataflowpipeline_ln208 : 1
		pn : 1
		br_ln208 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_208_1_fu_102 |   128   |   223   | 143.689 |  26141  |  21404  |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                   pn_fu_144                  |    0    |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |              icmp_ln1027_fu_139              |    0    |    0    |    0    |    0    |    20   |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|
|   read   |              in_read_read_fu_78              |    0    |    0    |    0    |    0    |    0    |
|          |           mul_ln208_read_read_fu_84          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                              |   128   |   223   | 143.689 |  26141  |  21463  |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln1027_reg_160 |    1   |
|    in_read_reg_150   |   64   |
|mul_ln208_read_reg_155|   32   |
|      pn_1_reg_90     |   32   |
|      pn_reg_164      |   32   |
+----------------------+--------+
|         Total        |   161  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| pn_1_reg_90 |  p0  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   64   ||  0.489  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   128  |   223  |   143  |  26141 |  21463 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   161  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   128  |   223  |   144  |  26302 |  21472 |
+-----------+--------+--------+--------+--------+--------+
