{"componentChunkName":"component---src-templates-blog-post-js","path":"/zynq-prediction/","result":{"data":{"site":{"siteMetadata":{"title":"且听龙吟"}},"markdownRemark":{"id":"0c397703-6b61-5274-ac53-819f74175e84","excerpt":"经验 Vivado使用经验 doesn't exist问题/自定义ip核not found问题(HLS ip核尤其可能发生)/任何block design的奇怪问题 先尝试重新打开vivado,如果没解决,进行下一步 在block design中删除对应ip,保存,然后重新添加(ctrl+z…","html":"<h2 id=\"经验\" style=\"position:relative;\">经验<a href=\"#%E7%BB%8F%E9%AA%8C\" aria-label=\"经验 permalink\" class=\"custom-class after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h2>\n<h3 id=\"Vivado使用经验\" style=\"position:relative;\">Vivado使用经验<a href=\"#Vivado%E4%BD%BF%E7%94%A8%E7%BB%8F%E9%AA%8C\" aria-label=\"Vivado使用经验 permalink\" class=\"custom-class after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<h4>doesn't exist问题/自定义ip核not found问题(HLS ip核尤其可能发生)/任何block design的奇怪问题</h4>\n<ol>\n<li>先尝试重新打开vivado,如果没解决,进行下一步</li>\n<li>在block design中删除对应ip,保存,然后重新添加(ctrl+z或者重新加入重新连)</li>\n</ol>\n<h4>vivado版本不同ip核升级问题</h4>\n<p>a. 不升级ip核,以只读方式查看</p>\n<p>b. 安装对应版本vivado</p>\n<h4>vivado block design interface连线问题</h4>\n<p>一旦interface中的任何signal被从interface中展开, 那么对于这个interface的interface级别的连线都不会包含这个signal</p>\n<h3 id=\"Vitis-HLS使用经验\" style=\"position:relative;\">Vitis HLS使用经验<a href=\"#Vitis-HLS%E4%BD%BF%E7%94%A8%E7%BB%8F%E9%AA%8C\" aria-label=\"Vitis HLS使用经验 permalink\" class=\"custom-class after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<h4>提升代码编写效率</h4>\n<p>不管是Vitis HLS还是Xilinx Vitis,它们的代码提示功能都不是很好,所以可以使用vscode进行代码编写,将相应头文件编辑入\r\nvscode插件的include path中, 可以获得更好的代码提示</p>\n<p>并且,copilot插件可以帮助我们生成代码及获得建议</p>\n<h3 id=\"Vitis使用经验\" style=\"position:relative;\">Vitis使用经验<a href=\"#Vitis%E4%BD%BF%E7%94%A8%E7%BB%8F%E9%AA%8C\" aria-label=\"Vitis使用经验 permalink\" class=\"custom-class after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<h4>update hardware specification后program FPGA时依旧是旧硬件问题</h4>\n<p>vitis的run configuration取消勾选reset entire system和program FPGA选项,\r\n通过vivado端program FPGA,然后再在Vitis端进行PS代码的烧录</p>\n<p>但是,如果PL端的ip核更新,一定要在vivado端重新生成bitstream,然后在vitis端重新update hardware specification</p>\n<h2 id=\"预测\" style=\"position:relative;\">预测<a href=\"#%E9%A2%84%E6%B5%8B\" aria-label=\"预测 permalink\" class=\"custom-class after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h2>\n<h3 id=\"目前方式verilogHLS的PL端神经网络加速不会成为主流\" style=\"position:relative;\">目前方式(verilog/HLS)的PL端神经网络加速不会成为主流<a href=\"#%E7%9B%AE%E5%89%8D%E6%96%B9%E5%BC%8FverilogHLS%E7%9A%84PL%E7%AB%AF%E7%A5%9E%E7%BB%8F%E7%BD%91%E7%BB%9C%E5%8A%A0%E9%80%9F%E4%B8%8D%E4%BC%9A%E6%88%90%E4%B8%BA%E4%B8%BB%E6%B5%81\" aria-label=\"目前方式verilogHLS的PL端神经网络加速不会成为主流 permalink\" class=\"custom-class after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<p>目前的PL端神经网络加速的问题,一言以蔽之,就是生态不好,设计和验证成本太高,目前的PL端加速在我看来没有太大的搞头,\r\n在未来这种设计方式必然被一种更具通用性的设计方式取代,如现在rknn-toolkit的方式,神经网络进行转化或者读取之后直接地进行部署\r\n,并提供sdk,使得对神经网络新发或者小众的层可以由用户写下相应算子供toolkit转换</p>\n<p>同时,Versal的推出,意味着主流的趋势是PL端专门一个特化的AI处理器,然后对其进行软件开发(目前为C语言),\r\n这样的设计方式更具通用性,容易维护、开发</p>\n<p>下图为Versal的架构图</p>\n<p><span\n      class=\"gatsby-resp-image-wrapper\"\n      style=\"position: relative; display: block; margin-left: auto; margin-right: auto; max-width: 630px; \"\n    >\n      <a\n    class=\"gatsby-resp-image-link\"\n    href=\"/static/9b4b4f15151a05ccb54100a4be4a340c/889a4/versal-arch.png\"\n    style=\"display: block\"\n    target=\"_blank\"\n    rel=\"noopener\"\n  >\n    <span\n    class=\"gatsby-resp-image-background-image\"\n    style=\"padding-bottom: 105.69620253164558%; position: relative; bottom: 0; left: 0; background-image: url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAVCAIAAADJt1n/AAAACXBIWXMAAAsTAAALEwEAmpwYAAAEVklEQVR42m1US4/aVhT2P+umv6Cq1E03zaKbdNuusmmVSm0VVe0kTZpJFCWd0Tx4zSQME4bBYMAGzPvlN/ht/MA2NthAgBl66bpXumd1v3O+c+73Heh+t9uCu9tRFIVhWLVaDcNwtVoFQTCdTufzeRB6s7kLntgkxuQidjMpFs95+Gg1EaGlqzt9ZKFzsqIUCwVVVUEimqLeX15mMhlFUbgx1hvC47E+oasangyI7DAfQc8OXIWFQpUdpw99CgsWS1kZ86LSaHZkzVDHxt3dHWDBKCVaxtbrT7o4pDu4NxmvVwt/Ot1ut9DSEp1KxKErU39GsnwexZ8fvml0KYIZAaRlWYSIMFrVUvhpI2kiJz5bFwQeTUUcTYA8lVPyRxMCFSWFGcnNPpMrVhLJdK3Vs0xTkqQBn6OVskD3Z62rSfHEIbARQyInB2K3AgX6aNVLBnzDnwWeP3M9H/TZ6XR4QQDNg7FxGtZiYJElNjS847IuXeVoAk+81OnmnvaWuF6Kbct2sghSrDVwkknB+ZNoLFtEPc9jNYySsakhu80rB4+ZBMZzdCn6t0o1IZMnuPRrlyrTQ/7hm+iDOPJtAvn6deyL56ePk4gqCn0hNzLqgWOQ6XdS7kjrFlVxVLt8pTMtSGG6zdhTAO72Bw+T2JcR5LNHTz5//OyrD/j3H4poHsaJa1LCQtekM0fj0qnL1hxzzObO7FEPCg3erkS0dp4XpSeZ8ndvog9fHD34/eU3L45/il0zxKDUuCx3P67ndunsaeXsD7mVJ3sdoRDdg5cTcUuCnlu26yUzcAqt3tbb6WozDhfzWHk6dYd6eajXAtcYl+MGdq73iwxJoPFXwqAGeQo7wc5mXE2Q5HiDOK5Tv0WuDq7ga8lFCcYyDFopgX8GPa+pLCizENsESfXbtd3ubk8bgJV2TpTkWKXz1zXy6+nFwfvM6zx+izeF4ZCUCtwYB+AFkdlxcCC0ao1WLB6/v7+Hlqaw7ScXQtOyXRir4AOyzQ6bNJctV0mWm/k+q2JAntvNJvCmTbyia+pmvfF9H6gACifKgsq7XLNLc8+Tt6UusVmtvKlXRtF+twfsRe+1jc7ms6FA3cBX1XrJsvfm2YPnE7V7ey4NcGA8VpSHvIwjg8jRVSqBdKrscDii5CItoQQ5gLELrJm6TP9TqKaAK/bgzWoROuPQs4ESF2HgOt75u9QvP/756Iefo8cpx3ZppUCIBYal+xwKo3HZ6hmGkUhcAPFBoT+laXqx+gSWQSwWJQm6eNO6PM2ev01hcMfzfFHvjpS2YerCmEAq6T5XlzX55vYGeAZSdb7eqM5mc13XgdfsidvC2LeHZ4nTNNWWQGWS7XA8uQjD7Mfji9Nn+au3g1pc5Rv39zuIkKxcqaKPNd+fmaY5GBCWZTqOw/MC4ALW0AYMersPtib7lrYN3LU/WQf/TTuYB6ZhaBoA+7ZtcxwHIlgDwJgg13K53P3fCYLQtu1/Ac1RHIBa3B+hAAAAAElFTkSuQmCC'); background-size: cover; display: block;\"\n  ></span>\n  <img\n        class=\"gatsby-resp-image-image\"\n        alt=\"versal-arch.png\"\n        title=\"\"\n        src=\"/static/9b4b4f15151a05ccb54100a4be4a340c/f058b/versal-arch.png\"\n        srcset=\"/static/9b4b4f15151a05ccb54100a4be4a340c/c26ae/versal-arch.png 158w,\n/static/9b4b4f15151a05ccb54100a4be4a340c/6bdcf/versal-arch.png 315w,\n/static/9b4b4f15151a05ccb54100a4be4a340c/f058b/versal-arch.png 630w,\n/static/9b4b4f15151a05ccb54100a4be4a340c/889a4/versal-arch.png 658w\"\n        sizes=\"(max-width: 630px) 100vw, 630px\"\n        style=\"width:100%;height:100%;margin:0;vertical-align:middle;position:absolute;top:0;left:0;\"\n        loading=\"lazy\"\n        decoding=\"async\"\n      />\n  </a>\n    </span></p>\n<p>下图为vitis中开发AI引擎的选项\r\n<span\n      class=\"gatsby-resp-image-wrapper\"\n      style=\"position: relative; display: block; margin-left: auto; margin-right: auto; max-width: 630px; \"\n    >\n      <a\n    class=\"gatsby-resp-image-link\"\n    href=\"/static/47c6e966676b931f98f8c2102b1c672f/42d54/vitis-ai.png\"\n    style=\"display: block\"\n    target=\"_blank\"\n    rel=\"noopener\"\n  >\n    <span\n    class=\"gatsby-resp-image-background-image\"\n    style=\"padding-bottom: 72.15189873417721%; position: relative; bottom: 0; left: 0; background-image: url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAOCAIAAACgpqunAAAACXBIWXMAAAsTAAALEwEAmpwYAAACMElEQVR42mWSbVPaQBSF8+v9IZ1+0GFER6ZFoxHRVtBiVUQREpJ9f08CQdoPFdIb7VhsT57Z3GxydnNP4nU63Zvr24qb/uBxjKUiUhMu4gmKJiiOsRBKyr/ApTWmez38sHPoZVlWFMV0Bsd0jtAiip7C8ImxxeJpPi9+/liUq+XqjeWfYjpfYKE9jLHgXGgj7h/QZj0864bBKd7cFjoVLhc25yb7H+GmmCsviqLxOIwQIqMx2vscBe2Jf0ybvtRWGCeNFVDA0tpCzZVVxikLpIRLTzDqNLOSpkZkik4FYdAuSgjGMFJKAEYpxYQzFsVEa22tAYTgXvcu3rlku5es1qHbF6LZt4gpQjCqzEgqpddk18Q593oPuDUq2uOZ/wAUwXBGuKakcsJ+SikYGWPwKGQNob4hhPBgjXJNkKd2LsEY4FJqY5TRABTGOftGmnKtPZgFz3L1wrL8VZbmboB2G8gPqB8Q/zhp+mGjOfm0jw+OdPuLbn/Vp+c6aPPD4P3Oq9WqLOXJWWOzXQtGW/vD2mHYOIkardHe8Wjr4LF2FNZbcf0k2d5/HHys//vay7K0g3tYWHW+8bOu7vRm3/vFdR/G/Kqf924z4Kqfda/YUcszr69d/TqVnp+fXZZVDVoAujPQsjPaGpWnjnEppJrlWZ6lkIgHQaZp6tYETghZVoKz4kImVMYUXFqIatK8qEo7msQvU+/0aoZPRHF8fpds7Aw36sPeEFOcEErgFjgppb8Bn+fn5C8JLXEAAAAASUVORK5CYII='); background-size: cover; display: block;\"\n  ></span>\n  <img\n        class=\"gatsby-resp-image-image\"\n        alt=\"vitis-ai.png\"\n        title=\"\"\n        src=\"/static/47c6e966676b931f98f8c2102b1c672f/f058b/vitis-ai.png\"\n        srcset=\"/static/47c6e966676b931f98f8c2102b1c672f/c26ae/vitis-ai.png 158w,\n/static/47c6e966676b931f98f8c2102b1c672f/6bdcf/vitis-ai.png 315w,\n/static/47c6e966676b931f98f8c2102b1c672f/f058b/vitis-ai.png 630w,\n/static/47c6e966676b931f98f8c2102b1c672f/42d54/vitis-ai.png 858w\"\n        sizes=\"(max-width: 630px) 100vw, 630px\"\n        style=\"width:100%;height:100%;margin:0;vertical-align:middle;position:absolute;top:0;left:0;\"\n        loading=\"lazy\"\n        decoding=\"async\"\n      />\n  </a>\n    </span></p>\n<h3 id=\"FPGA部分为什么重要\" style=\"position:relative;\">FPGA部分为什么重要<a href=\"#FPGA%E9%83%A8%E5%88%86%E4%B8%BA%E4%BB%80%E4%B9%88%E9%87%8D%E8%A6%81\" aria-label=\"FPGA部分为什么重要 permalink\" class=\"custom-class after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<p>如果说现实也有一个帧率\"现实帧率\",那么FPGA的重要性就体现在FPGA可以提供更高的帧率,以图逼近现实帧率,\r\n更快地处理速度使FPGA在控制系统中具有十分重要的地位,这种价值在工业商业应用上体现在它的实时性上,\r\n换言之,只要工业商业对于实时性的要求不减,那么FPGA的地位就不会被取代</p>\n<h3 id=\"异核处理器将成为主流\" style=\"position:relative;\">异核处理器将成为主流<a href=\"#%E5%BC%82%E6%A0%B8%E5%A4%84%E7%90%86%E5%99%A8%E5%B0%86%E6%88%90%E4%B8%BA%E4%B8%BB%E6%B5%81\" aria-label=\"异核处理器将成为主流 permalink\" class=\"custom-class after\"><svg aria-hidden=\"true\" height=\"20\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"20\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a></h3>\n<p>FPGA的高速处理能力和ARM的通用处理能力结合,甚至更高端嵌入式的fpga+npu的结合,将成为主流.\r\n从Versal的架构中包含了PL,PS和ai引擎这一特征中,也可以看出这种结合的趋势</p>\n<p>商业前景:</p>\n<ol>\n<li>车机系统,车机系统的要求是出于安全考虑要求实时性高,处理速度快,而且需要神经网络来进行识别和避障</li>\n<li>工业控制系统,工业控制系统对于实时性的要求也是很高的,而且需要神经网络来进行识别和控制</li>\n<li>搭载自动驾驶的无人机,理由同上</li>\n</ol>","tableOfContents":"<ul>\n<li>\n<p><a href=\"#%E7%BB%8F%E9%AA%8C\">经验</a></p>\n<ul>\n<li>\n<p><a href=\"#vivado%E4%BD%BF%E7%94%A8%E7%BB%8F%E9%AA%8C\">Vivado使用经验</a></p>\n<ul>\n<li><a href=\"#doesnt-exist%E9%97%AE%E9%A2%98%E8%87%AA%E5%AE%9A%E4%B9%89ip%E6%A0%B8not-found%E9%97%AE%E9%A2%98hls-ip%E6%A0%B8%E5%B0%A4%E5%85%B6%E5%8F%AF%E8%83%BD%E5%8F%91%E7%94%9F%E4%BB%BB%E4%BD%95block-design%E7%9A%84%E5%A5%87%E6%80%AA%E9%97%AE%E9%A2%98\">doesn't exist问题/自定义ip核not found问题(HLS ip核尤其可能发生)/任何block design的奇怪问题</a></li>\n<li><a href=\"#vivado%E7%89%88%E6%9C%AC%E4%B8%8D%E5%90%8Cip%E6%A0%B8%E5%8D%87%E7%BA%A7%E9%97%AE%E9%A2%98\">vivado版本不同ip核升级问题</a></li>\n<li><a href=\"#vivado-block-design-interface%E8%BF%9E%E7%BA%BF%E9%97%AE%E9%A2%98\">vivado block design interface连线问题</a></li>\n</ul>\n</li>\n<li>\n<p><a href=\"#vitis-hls%E4%BD%BF%E7%94%A8%E7%BB%8F%E9%AA%8C\">Vitis HLS使用经验</a></p>\n<ul>\n<li><a href=\"#%E6%8F%90%E5%8D%87%E4%BB%A3%E7%A0%81%E7%BC%96%E5%86%99%E6%95%88%E7%8E%87\">提升代码编写效率</a></li>\n</ul>\n</li>\n<li>\n<p><a href=\"#vitis%E4%BD%BF%E7%94%A8%E7%BB%8F%E9%AA%8C\">Vitis使用经验</a></p>\n<ul>\n<li><a href=\"#update-hardware-specification%E5%90%8Eprogram-fpga%E6%97%B6%E4%BE%9D%E6%97%A7%E6%98%AF%E6%97%A7%E7%A1%AC%E4%BB%B6%E9%97%AE%E9%A2%98\">update hardware specification后program FPGA时依旧是旧硬件问题</a></li>\n</ul>\n</li>\n</ul>\n</li>\n<li>\n<p><a href=\"#%E9%A2%84%E6%B5%8B\">预测</a></p>\n<ul>\n<li><a href=\"#%E7%9B%AE%E5%89%8D%E6%96%B9%E5%BC%8Fveriloghls%E7%9A%84pl%E7%AB%AF%E7%A5%9E%E7%BB%8F%E7%BD%91%E7%BB%9C%E5%8A%A0%E9%80%9F%E4%B8%8D%E4%BC%9A%E6%88%90%E4%B8%BA%E4%B8%BB%E6%B5%81\">目前方式(verilog/HLS)的PL端神经网络加速不会成为主流</a></li>\n<li><a href=\"#fpga%E9%83%A8%E5%88%86%E4%B8%BA%E4%BB%80%E4%B9%88%E9%87%8D%E8%A6%81\">FPGA部分为什么重要</a></li>\n<li><a href=\"#%E5%BC%82%E6%A0%B8%E5%A4%84%E7%90%86%E5%99%A8%E5%B0%86%E6%88%90%E4%B8%BA%E4%B8%BB%E6%B5%81\">异核处理器将成为主流</a></li>\n</ul>\n</li>\n</ul>","headings":[{"value":"经验","depth":2},{"value":"Vivado使用经验","depth":3},{"value":"doesn't exist问题/自定义ip核not found问题(HLS ip核尤其可能发生)/任何block design的奇怪问题","depth":4},{"value":"vivado版本不同ip核升级问题","depth":4},{"value":"vivado block design interface连线问题","depth":4},{"value":"Vitis HLS使用经验","depth":3},{"value":"提升代码编写效率","depth":4},{"value":"Vitis使用经验","depth":3},{"value":"update hardware specification后program FPGA时依旧是旧硬件问题","depth":4},{"value":"预测","depth":2},{"value":"目前方式(verilog/HLS)的PL端神经网络加速不会成为主流","depth":3},{"value":"FPGA部分为什么重要","depth":3},{"value":"异核处理器将成为主流","depth":3}],"frontmatter":{"title":"zynq经历与预测","date":"September 07, 2024","description":"记录了使用zynq平台的使用经验,并对zynq未来的发展进行了预测"}},"previous":{"fields":{"slug":"/zynq-mnist/"},"frontmatter":{"title":"zynq手写数字识别"}},"next":{"fields":{"slug":"/rviz2_h1_robot/"},"frontmatter":{"title":"在rviz2中仿真并操控h1机器人"}}},"pageContext":{"id":"0c397703-6b61-5274-ac53-819f74175e84","previousPostId":"2979f8f2-7e5a-5cc1-aa50-46a3de37d6d5","nextPostId":"6cbd254c-3623-5ce4-820d-261d7a40376f"}},"staticQueryHashes":["230163734","2841359383"],"slicesMap":{}}