{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686603796127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686603796130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:03:16 2023 " "Processing started: Mon Jun 12 14:03:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686603796130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603796130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603796130 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1686603796512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686603796547 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picoblaze_template.v(136) " "Verilog HDL warning at picoblaze_template.v(136): extended using \"x\" or \"z\"" {  } { { "picoblaze_template.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/picoblaze_template.v" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686603802391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoblaze_template.v 1 1 " "Found 1 design units, including 1 entities, in source file picoblaze_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoblaze_template " "Found entity 1: picoblaze_template" {  } { { "picoblaze_template.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/picoblaze_template.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacoblaze_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file pacoblaze_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze_instruction_memory " "Found entity 1: pacoblaze_instruction_memory" {  } { { "pacoblaze_instruction_memory.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze_instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider " "Found entity 1: Clk_Divider" {  } { { "Clk_Divider.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/Clk_Divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603802953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603802953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686603803000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_mem_next_address simple_ipod_solution.sv(237) " "Verilog HDL or VHDL warning at simple_ipod_solution.sv(237): object \"flash_mem_next_address\" assigned a value but never read" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686603803002 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startA simple_ipod_solution.sv(284) " "Verilog HDL or VHDL warning at simple_ipod_solution.sv(284): object \"startA\" assigned a value but never read" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686603803002 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finishedA simple_ipod_solution.sv(285) " "Verilog HDL or VHDL warning at simple_ipod_solution.sv(285): object \"finishedA\" assigned a value but never read" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686603803002 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "backward simple_ipod_solution.sv(288) " "Verilog HDL or VHDL warning at simple_ipod_solution.sv(288): object \"backward\" assigned a value but never read" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686603803002 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.sv(278) " "Verilog HDL assignment warning at simple_ipod_solution.sv(278): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803003 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.sv(279) " "Verilog HDL assignment warning at simple_ipod_solution.sv(279): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803003 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.sv(566) " "Verilog HDL assignment warning at simple_ipod_solution.sv(566): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803005 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.sv(624) " "Verilog HDL assignment warning at simple_ipod_solution.sv(624): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803005 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(639) " "Verilog HDL assignment warning at simple_ipod_solution.sv(639): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803005 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(640) " "Verilog HDL assignment warning at simple_ipod_solution.sv(640): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803005 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(641) " "Verilog HDL assignment warning at simple_ipod_solution.sv(641): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803005 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(642) " "Verilog HDL assignment warning at simple_ipod_solution.sv(642): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803005 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(643) " "Verilog HDL assignment warning at simple_ipod_solution.sv(643): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803006 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.sv(644) " "Verilog HDL assignment warning at simple_ipod_solution.sv(644): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803006 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR simple_ipod_solution.sv(110) " "Output port \"DRAM_ADDR\" at simple_ipod_solution.sv(110) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803007 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA simple_ipod_solution.sv(111) " "Output port \"DRAM_BA\" at simple_ipod_solution.sv(111) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803007 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N simple_ipod_solution.sv(112) " "Output port \"DRAM_CAS_N\" at simple_ipod_solution.sv(112) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803007 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE simple_ipod_solution.sv(113) " "Output port \"DRAM_CKE\" at simple_ipod_solution.sv(113) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803007 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK simple_ipod_solution.sv(114) " "Output port \"DRAM_CLK\" at simple_ipod_solution.sv(114) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803007 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N simple_ipod_solution.sv(115) " "Output port \"DRAM_CS_N\" at simple_ipod_solution.sv(115) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803007 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM simple_ipod_solution.sv(117) " "Output port \"DRAM_LDQM\" at simple_ipod_solution.sv(117) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803007 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM simple_ipod_solution.sv(118) " "Output port \"DRAM_UDQM\" at simple_ipod_solution.sv(118) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803007 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N simple_ipod_solution.sv(119) " "Output port \"DRAM_RAS_N\" at simple_ipod_solution.sv(119) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803007 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N simple_ipod_solution.sv(120) " "Output port \"DRAM_WE_N\" at simple_ipod_solution.sv(120) has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803007 "|simple_ipod_solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "simple_ipod_solution.sv" "flash_inst" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider Clk_Divider:Generate_audio_Clk " "Elaborating entity \"Clk_Divider\" for hierarchy \"Clk_Divider:Generate_audio_Clk\"" {  } { { "simple_ipod_solution.sv" "Generate_audio_Clk" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "simple_ipod_solution.sv" "controller" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid controller.sv(66) " "Verilog HDL or VHDL warning at controller.sv(66): object \"valid\" assigned a value but never read" {  } { { "controller.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/controller.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686603803057 "|simple_ipod_solution|controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoblaze_template picoblaze_template:picoblaze_template_inst " "Elaborating entity \"picoblaze_template\" for hierarchy \"picoblaze_template:picoblaze_template_inst\"" {  } { { "simple_ipod_solution.sv" "picoblaze_template_inst" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "event_1hz picoblaze_template.v(38) " "Verilog HDL or VHDL warning at picoblaze_template.v(38): object \"event_1hz\" assigned a value but never read" {  } { { "picoblaze_template.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/picoblaze_template.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686603803073 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 picoblaze_template.v(98) " "Verilog HDL assignment warning at picoblaze_template.v(98): truncated value with size 32 to match size of target (27)" {  } { { "picoblaze_template.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/picoblaze_template.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803073 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 picoblaze_template.v(107) " "Verilog HDL assignment warning at picoblaze_template.v(107): truncated value with size 8 to match size of target (1)" {  } { { "picoblaze_template.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/picoblaze_template.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803074 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sseg picoblaze_template.v(13) " "Output port \"sseg\" at picoblaze_template.v(13) has no driver" {  } { { "picoblaze_template.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/picoblaze_template.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803074 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst"}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "operation_is pacoblaze_alu.v 44 pacoblaze.v(56) " "Verilog HDL macro warning at pacoblaze.v(56): overriding existing definition for macro \"operation_is\", which was defined in \"pacoblaze_alu.v\", line 44" {  } { { "pacoblaze.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1686603803092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pacoblaze/pacoblaze3.v 6 6 " "Using design file pacoblaze/pacoblaze3.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze3_idu " "Found entity 1: pacoblaze3_idu" {  } { { "pacoblaze_idu.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze_idu.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803092 ""} { "Info" "ISGN_ENTITY_NAME" "2 pacoblaze3_alu " "Found entity 2: pacoblaze3_alu" {  } { { "pacoblaze_alu.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze_alu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803092 ""} { "Info" "ISGN_ENTITY_NAME" "3 pacoblaze3_stack " "Found entity 3: pacoblaze3_stack" {  } { { "pacoblaze_stack.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze_stack.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803092 ""} { "Info" "ISGN_ENTITY_NAME" "4 pacoblaze3_register " "Found entity 4: pacoblaze3_register" {  } { { "pacoblaze_register.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze_register.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803092 ""} { "Info" "ISGN_ENTITY_NAME" "5 pacoblaze3_scratch " "Found entity 5: pacoblaze3_scratch" {  } { { "pacoblaze_scratch.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze_scratch.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803092 ""} { "Info" "ISGN_ENTITY_NAME" "6 pacoblaze3 " "Found entity 6: pacoblaze3" {  } { { "pacoblaze.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686603803092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3 picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm " "Elaborating entity \"pacoblaze3\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\"" {  } { { "picoblaze_template.v" "led_8seg_kcpsm" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/picoblaze_template.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_alu pacoblaze.v(195) " "Verilog HDL or VHDL warning at pacoblaze.v(195): object \"is_alu\" assigned a value but never read" {  } { { "pacoblaze.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686603803097 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze.v(251) " "Verilog HDL assignment warning at pacoblaze.v(251): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803098 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(268) " "Verilog HDL assignment warning at pacoblaze.v(268): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803098 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(274) " "Verilog HDL assignment warning at pacoblaze.v(274): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803098 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze.v(322) " "Verilog HDL Synthesis Attribute warning at pacoblaze.v(322): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 322 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1686603803099 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_idu picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu " "Elaborating entity \"pacoblaze3_idu\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu\"" {  } { { "pacoblaze.v" "idu" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803107 ""}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "pacoblaze_idu.v(169) " "Verilog HDL Case Statement warning at pacoblaze_idu.v(169): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "pacoblaze_idu.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze_idu.v" 169 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1686603803107 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_idu:idu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_alu picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu " "Elaborating entity \"pacoblaze3_alu\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu\"" {  } { { "pacoblaze.v" "alu" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze_alu.v(96) " "Verilog HDL assignment warning at pacoblaze_alu.v(96): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze_alu.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze_alu.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803112 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze_alu.v(180) " "Verilog HDL Synthesis Attribute warning at pacoblaze_alu.v(180): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze_alu.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze_alu.v" 180 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1686603803113 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_register picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register " "Elaborating entity \"pacoblaze3_register\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\"" {  } { { "pacoblaze.v" "register" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_stack picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack " "Elaborating entity \"pacoblaze3_stack\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\"" {  } { { "pacoblaze.v" "stack" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pacoblaze_stack.v(51) " "Verilog HDL assignment warning at pacoblaze_stack.v(51): truncated value with size 32 to match size of target (5)" {  } { { "pacoblaze_stack.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze_stack.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803132 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_scratch picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch " "Elaborating entity \"pacoblaze3_scratch\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch\"" {  } { { "pacoblaze.v" "scratch" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze/pacoblaze.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze_instruction_memory picoblaze_template:picoblaze_template_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst " "Elaborating entity \"pacoblaze_instruction_memory\" for hierarchy \"picoblaze_template:picoblaze_template_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst\"" {  } { { "picoblaze_template.v" "pacoblaze_instruction_memory_inst" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/picoblaze_template.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 pacoblaze_instruction_memory.v(14) " "Verilog HDL assignment warning at pacoblaze_instruction_memory.v(14): truncated value with size 20 to match size of target (18)" {  } { { "pacoblaze_instruction_memory.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/pacoblaze_instruction_memory.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803201 "|simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803268 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686603803268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:ps2c_doublsync " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:ps2c_doublsync\"" {  } { { "simple_ipod_solution.sv" "ps2c_doublsync" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803268 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kbd_ctrl.v 1 1 " "Using design file kbd_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Kbd_ctrl " "Found entity 1: Kbd_ctrl" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/kbd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686603803279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kbd_ctrl Kbd_ctrl:Kbd_Controller " "Elaborating entity \"Kbd_ctrl\" for hierarchy \"Kbd_ctrl:Kbd_Controller\"" {  } { { "simple_ipod_solution.sv" "Kbd_Controller" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803279 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "old_kbd_data kbd_ctrl.v(31) " "Output port \"old_kbd_data\" at kbd_ctrl.v(31) has no driver" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/kbd_ctrl.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803281 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "very_old_kbd_data kbd_ctrl.v(32) " "Output port \"very_old_kbd_data\" at kbd_ctrl.v(32) has no driver" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/kbd_ctrl.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603803281 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold " "Elaborating entity \"async_trap_and_reset\" for hierarchy \"Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold\"" {  } { { "kbd_ctrl.v" "ensure_data_ready_hold" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/kbd_ctrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key2ascii.v 1 1 " "Using design file key2ascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686603803312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii key2ascii:kbd2ascii " "Elaborating entity \"key2ascii\" for hierarchy \"key2ascii:kbd2ascii\"" {  } { { "simple_ipod_solution.sv" "kbd2ascii" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803313 ""}
{ "Warning" "WSGN_SEARCH_FILE" "write_kbd_to_scope_lcd.v 1 1 " "Using design file write_kbd_to_scope_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_Scope_LCD " "Found entity 1: Write_Kbd_To_Scope_LCD" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686603803353 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(47) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(47): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686603803353 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(48) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(48): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686603803353 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(49) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(49): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686603803353 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(50) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(50): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686603803353 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(51) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(51): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686603803353 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(52) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(52): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686603803353 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(53) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(53): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686603803354 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(54) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(54): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686603803354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1 " "Elaborating entity \"Write_Kbd_To_Scope_LCD\" for hierarchy \"Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\"" {  } { { "simple_ipod_solution.sv" "Write_Kbd_To_LCD1" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 write_kbd_to_scope_lcd.v(104) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(104): truncated value with size 17 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803355 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_kbd_to_scope_lcd.v(125) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(125): truncated value with size 32 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603803355 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "simple_ipod_solution.sv" "LCD_scope_channelA" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803399 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Using design file lcd_scope_encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/lcd_scope_encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603803426 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686603803426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "simple_ipod_solution.sv" "LCD_LED_scope" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/lcd_scope_encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "simple_ipod_solution.sv" "make_speedup_pulse" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "simple_ipod_solution.sv" "speed_reg_control_inst" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "simple_ipod_solution.sv" "SevenSegmentDisplayDecoder_inst0" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "simple_ipod_solution.sv" "interface_actual_audio_data_right" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "simple_ipod_solution.sv" "audio_control" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603803568 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1686603803693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eee4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eee4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eee4 " "Found entity 1: altsyncram_eee4" {  } { { "db/altsyncram_eee4.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/altsyncram_eee4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603805385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603805385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603805558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603805558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603805611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603805611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iai " "Found entity 1: cntr_iai" {  } { { "db/cntr_iai.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/cntr_iai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603805685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603805685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603805719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603805719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603805763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603805763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603805825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603805825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603805858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603805858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603805902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603805902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603805934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603805934 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603806312 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686603806396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.12.14:03:28 Progress: Loading sldcdeaedfc/alt_sld_fab_wrapper_hw.tcl " "2023.06.12.14:03:28 Progress: Loading sldcdeaedfc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603808730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603810933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603811024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603814062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603814118 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603814175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603814245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603814248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603814248 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686603814932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcdeaedfc/alt_sld_fab.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/ip/sldcdeaedfc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603815066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603815066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603815114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603815114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603815116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603815116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603815151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603815151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603815203 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603815203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603815203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/db/ip/sldcdeaedfc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603815239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603815239 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686603815951 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686603817077 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686603817155 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1686603817155 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603817734 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686603817734 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603817735 "|simple_ipod_solution|DRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686603817735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603817865 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelASignal " "Logic cell \"ScopeChannelASignal\"" {  } { { "simple_ipod_solution.sv" "ScopeChannelASignal" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 438 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603818547 ""} { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelBSignal " "Logic cell \"ScopeChannelBSignal\"" {  } { { "simple_ipod_solution.sv" "ScopeChannelBSignal" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 439 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603818547 ""} { "Info" "ISCL_SCL_CELL_NAME" "scope_clk " "Logic cell \"scope_clk\"" {  } { { "simple_ipod_solution.sv" "scope_clk" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 413 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603818547 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1686603818547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.map.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603818709 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 633 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 633 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1686603819650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686603819759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603819759 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "134 " "Optimize away 134 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|flash_csr_waitrequest " "Node: \"flash:flash_inst\|flash_csr_waitrequest\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820018 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1686603820018 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820289 "|simple_ipod_solution|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603820289 "|simple_ipod_solution|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686603820289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9913 " "Implemented 9913 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686603820307 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686603820307 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "94 " "Implemented 94 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1686603820307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9392 " "Implemented 9392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686603820307 ""} { "Info" "ICUT_CUT_TM_RAMS" "326 " "Implemented 326 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686603820307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686603820307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5036 " "Peak virtual memory: 5036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686603820379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:03:40 2023 " "Processing ended: Mon Jun 12 14:03:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686603820379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686603820379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686603820379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603820379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686603821476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686603821479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:03:41 2023 " "Processing started: Mon Jun 12 14:03:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686603821479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1686603821479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1686603821479 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821687 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Using synthesis netlist for partition \"LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/lcd_scope_encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821729 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Using synthesis netlist for partition \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 632 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821749 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1 " "Using synthesis netlist for partition \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 633 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821752 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2 " "Using synthesis netlist for partition \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 634 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821756 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3 " "Using synthesis netlist for partition \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 635 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821759 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4 " "Using synthesis netlist for partition \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 636 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821762 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5 " "Using synthesis netlist for partition \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 637 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821765 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "async_trap_and_reset:ensure_data_ready_hold " "Using synthesis netlist for partition \"async_trap_and_reset:ensure_data_ready_hold\"" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/kbd_ctrl.v" 49 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821768 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "async_trap_and_reset:ensure_data_ready_reset " "Using synthesis netlist for partition \"async_trap_and_reset:ensure_data_ready_reset\"" {  } { { "kbd_ctrl.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/kbd_ctrl.v" 52 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821772 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "async_trap_and_reset:make_kbd_ready_signal " "Using synthesis netlist for partition \"async_trap_and_reset:make_kbd_ready_signal\"" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/write_kbd_to_scope_lcd.v" 60 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821775 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "async_trap_and_reset_gen_1_pulse:make_speedown_pulse " "Using synthesis netlist for partition \"async_trap_and_reset_gen_1_pulse:make_speedown_pulse\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 593 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821778 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Using synthesis netlist for partition \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 583 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821782 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "audio_controller:audio_control " "Using synthesis netlist for partition \"audio_controller:audio_control\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 724 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821785 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "flash:flash_inst " "Using synthesis netlist for partition \"flash:flash_inst\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 253 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821789 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "scope_capture:LCD_scope_channelA " "Using synthesis netlist for partition \"scope_capture:LCD_scope_channelA\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 450 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821809 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "scope_capture:LCD_scope_channelB " "Using synthesis netlist for partition \"scope_capture:LCD_scope_channelB\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 458 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821812 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "speed_reg_control:speed_reg_control_inst " "Using synthesis netlist for partition \"speed_reg_control:speed_reg_control_inst\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 616 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821817 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "to_slow_clk_interface:interface_actual_audio_data_left " "Using synthesis netlist for partition \"to_slow_clk_interface:interface_actual_audio_data_left\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 701 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821824 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "to_slow_clk_interface:interface_actual_audio_data_right " "Using synthesis netlist for partition \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 693 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821829 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821845 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603821860 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 633 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 633 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1686603821955 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "22 " "Resolved and merged 22 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1686603821958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686603822064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822064 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1686603822329 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "134 " "Optimize away 134 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|flash_csr_waitrequest " "Node: \"flash:flash_inst\|flash_csr_waitrequest\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822362 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Design Software" 0 -1 1686603822362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822435 "|simple_ipod_solution|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686603822435 "|simple_ipod_solution|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1686603822435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9913 " "Implemented 9913 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686603822450 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686603822450 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "94 " "Implemented 94 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1686603822450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9392 " "Implemented 9392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686603822450 ""} { "Info" "ICUT_CUT_TM_RAMS" "326 " "Implemented 326 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686603822450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1686603822450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 4 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686603822734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:03:42 2023 " "Processing ended: Mon Jun 12 14:03:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686603822734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686603822734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686603822734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1686603822734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686603823764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686603823767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:03:43 2023 " "Processing started: Mon Jun 12 14:03:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686603823767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686603823767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686603823767 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686603823846 ""}
{ "Info" "0" "" "Project  = simple_ipod_solution" {  } {  } 0 0 "Project  = simple_ipod_solution" 0 0 "Fitter" 0 0 1686603823846 ""}
{ "Info" "0" "" "Revision = simple_ipod_solution" {  } {  } 0 0 "Revision = simple_ipod_solution" 0 0 "Fitter" 0 0 1686603823846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686603824038 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_ipod_solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"simple_ipod_solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686603824094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686603824124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686603824124 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686603824495 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1686603824682 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686603824684 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1686603832584 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2725 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 2725 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1686603832974 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_CLK27~inputCLKENA0 33 global CLKCTRL_G15 " "TD_CLK27~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1686603832974 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1686603832974 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686603832974 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603833347 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1686603833347 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686603833349 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1686603836368 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "85 " "Following 85 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 552 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 458 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 459 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 460 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 461 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 462 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 463 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 464 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 471 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 485 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 486 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 487 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 488 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 489 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 491 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 492 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 493 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 494 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 495 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 496 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 497 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 498 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 499 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 500 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 501 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 502 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 503 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 504 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 505 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 506 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 507 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 509 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 510 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 511 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 512 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 513 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 514 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 515 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 516 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 517 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 518 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 519 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 520 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 521 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 523 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 524 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 525 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 526 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 527 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 528 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 529 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 530 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 531 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 532 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 534 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 535 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 536 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 538 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 539 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 540 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 541 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 542 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 543 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 544 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 545 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 551 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 558 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 559 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 482 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 483 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 484 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686603836409 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1686603836409 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1686603836795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 75 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5487 " "Peak virtual memory: 5487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686603836831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:03:56 2023 " "Processing ended: Mon Jun 12 14:03:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686603836831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686603836831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686603836831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686603836831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686603837890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686603837894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:03:57 2023 " "Processing started: Mon Jun 12 14:03:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686603837894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686603837894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686603837894 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686603837975 ""}
{ "Info" "0" "" "Project  = simple_ipod_solution" {  } {  } 0 0 "Project  = simple_ipod_solution" 0 0 "Fitter" 0 0 1686603837975 ""}
{ "Info" "0" "" "Revision = simple_ipod_solution" {  } {  } 0 0 "Revision = simple_ipod_solution" 0 0 "Fitter" 0 0 1686603837975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686603838189 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_ipod_solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"simple_ipod_solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686603838244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686603838275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686603838275 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1686603838636 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686603838653 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1686603838869 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686603838871 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1686603838983 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1686603846738 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2725 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 2725 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1686603847132 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_CLK27~inputCLKENA0 33 global CLKCTRL_G15 " "TD_CLK27~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1686603847132 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1686603847132 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686603847133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686603847179 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686603847188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686603847214 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686603847231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686603847231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686603847239 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686603848330 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686603848330 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686603848330 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1686603848330 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1686603848330 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1686603848363 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name controller:controller\|state\[3\] controller:controller\|state\[3\] " "create_clock -period 40.000 -name controller:controller\|state\[3\] controller:controller\|state\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_Divider:Gen_1KHz_clk\|outclk Clk_Divider:Gen_1KHz_clk\|outclk " "create_clock -period 40.000 -name Clk_Divider:Gen_1KHz_clk\|outclk Clk_Divider:Gen_1KHz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready " "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name controller:controller\|state\[1\] controller:controller\|state\[1\] " "create_clock -period 40.000 -name controller:controller\|state\[1\] controller:controller\|state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name controller:controller\|ff2 controller:controller\|ff2 " "create_clock -period 40.000 -name controller:controller\|ff2 controller:controller\|ff2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_Divider:Gen_2Hz_clk\|outclk Clk_Divider:Gen_2Hz_clk\|outclk " "create_clock -period 40.000 -name Clk_Divider:Gen_2Hz_clk\|outclk Clk_Divider:Gen_2Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_Divider:Generate_LCD_scope_Clk\|outclk Clk_Divider:Generate_LCD_scope_Clk\|outclk " "create_clock -period 40.000 -name Clk_Divider:Generate_LCD_scope_Clk\|outclk Clk_Divider:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686603848372 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1686603848372 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1686603848373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1686603848448 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1686603848451 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 23 clocks " "Found 23 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Clk_Divider:Gen_1KHz_clk\|outclk " "  40.000 Clk_Divider:Gen_1KHz_clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Clk_Divider:Gen_2Hz_clk\|outclk " "  40.000 Clk_Divider:Gen_2Hz_clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk " "  40.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 controller:controller\|ff2 " "  40.000 controller:controller\|ff2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 controller:controller\|state\[1\] " "  40.000 controller:controller\|state\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 controller:controller\|state\[3\] " "  40.000 controller:controller\|state\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:key2_doublsync\|reg2 " "  40.000 doublesync:key2_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:ps2c_doublsync\|reg2 " "  40.000 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Kbd_ctrl:Kbd_Controller\|data_ready " "  40.000 Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_down_event_trigger " "  40.000 speed_down_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_up_event_trigger " "  40.000 speed_up_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.000     TD_CLK27 " "  37.000     TD_CLK27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "  40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686603848451 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686603848451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686603848958 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Block RAM " "Packed 18 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1686603848969 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686603848969 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1686603849068 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1686603850002 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 439 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 439 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1686603852812 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1686603854033 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686603854312 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686603854355 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686603854355 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686603854369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686603855107 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1686603855123 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686603855123 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686603855440 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1686603855440 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686603855442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686603858982 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1686603860458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:33 " "Fitter placement preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686603891758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686603938581 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686603947760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686603947760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686603949964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.3% " "4e+03 ns of routing delay (approximately 2.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1686603959632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "60 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686603961591 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686603961591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686603973714 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.00 " "Total time spent on timing analysis during the Fitter is 19.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686603983302 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686603983424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686603985854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686603985859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686603988084 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:41 " "Fitter post-fit operations ending: elapsed time is 00:00:41" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686604024374 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1686604025024 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "85 " "Following 85 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 552 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 458 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 459 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 460 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 461 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 462 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 463 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 464 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 471 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 485 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 486 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 487 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 488 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 489 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 491 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 492 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 493 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 494 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 495 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 496 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 497 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 498 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 499 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 500 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 501 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 502 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 503 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 504 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 505 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 506 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 507 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 509 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 510 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 511 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 512 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 513 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 514 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 515 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 516 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 517 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 518 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 519 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 520 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 521 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 523 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 524 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 525 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 526 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 527 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 528 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 529 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 530 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 531 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 532 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 534 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 535 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 536 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 538 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 539 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 540 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 541 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 542 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 543 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 544 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 545 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 551 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 558 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 559 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 482 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 483 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "simple_ipod_solution.sv" "" { Text "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/" { { 0 { 0 ""} 0 484 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686604025101 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1686604025101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.fit.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_3/rtl/lab3/simple_ipod_solution.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686604025708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 75 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7649 " "Peak virtual memory: 7649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686604028747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:07:08 2023 " "Processing ended: Mon Jun 12 14:07:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686604028747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:11 " "Elapsed time: 00:03:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686604028747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:28 " "Total CPU time (on all processors): 00:04:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686604028747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686604028747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686604029748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686604029752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:07:09 2023 " "Processing started: Mon Jun 12 14:07:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686604029752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686604029752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686604029752 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686604037344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686604037703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:07:17 2023 " "Processing ended: Mon Jun 12 14:07:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686604037703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686604037703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686604037703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686604037703 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686604038370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686604038799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686604038802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:07:18 2023 " "Processing started: Mon Jun 12 14:07:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686604038802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604038802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_ipod_solution -c simple_ipod_solution " "Command: quartus_sta simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604038803 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1686604038904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604039954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604039984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604039984 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686604040747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686604040747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1686604040747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1686604040747 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604040747 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604040788 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name controller:controller\|state\[3\] controller:controller\|state\[3\] " "create_clock -period 40.000 -name controller:controller\|state\[3\] controller:controller\|state\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready " "create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller\|data_ready Kbd_ctrl:Kbd_Controller\|data_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:ps2c_doublsync\|reg2 doublesync:ps2c_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_Divider:Gen_1KHz_clk\|outclk Clk_Divider:Gen_1KHz_clk\|outclk " "create_clock -period 40.000 -name Clk_Divider:Gen_1KHz_clk\|outclk Clk_Divider:Gen_1KHz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name controller:controller\|state\[1\] controller:controller\|state\[1\] " "create_clock -period 40.000 -name controller:controller\|state\[1\] controller:controller\|state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name controller:controller\|ff2 controller:controller\|ff2 " "create_clock -period 40.000 -name controller:controller\|ff2 controller:controller\|ff2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " "create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_Divider:Gen_2Hz_clk\|outclk Clk_Divider:Gen_2Hz_clk\|outclk " "create_clock -period 40.000 -name Clk_Divider:Gen_2Hz_clk\|outclk Clk_Divider:Gen_2Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_Divider:Generate_LCD_scope_Clk\|outclk Clk_Divider:Generate_LCD_scope_Clk\|outclk " "create_clock -period 40.000 -name Clk_Divider:Generate_LCD_scope_Clk\|outclk Clk_Divider:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686604040798 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604040798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604040798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604064927 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1686604064930 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1686604065166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604065166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.561 " "Worst-case setup slack is -3.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.561            -113.838 TD_CLK27  " "   -3.561            -113.838 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408              -1.408 CLOCK_50  " "   -1.408              -1.408 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.051               0.000 altera_reserved_tck  " "   10.051               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.095               0.000 controller:controller\|state\[1\]  " "   13.095               0.000 controller:controller\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.098               0.000 controller:controller\|ff2  " "   13.098               0.000 controller:controller\|ff2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.110               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk  " "   14.110               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.761               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   14.761               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.996               0.000 Clk_Divider:Gen_2Hz_clk\|outclk  " "   14.996               0.000 Clk_Divider:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.096               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "   15.096               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.539               0.000 doublesync:ps2c_doublsync\|reg2  " "   15.539               0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.605               0.000 controller:controller\|state\[3\]  " "   15.605               0.000 controller:controller\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.606               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.606               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.479               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.479               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.480               0.000 Clk_Divider:Gen_1KHz_clk\|outclk  " "   17.480               0.000 Clk_Divider:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.301               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]  " "   32.301               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.023               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   35.023               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.710               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   36.710               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.120               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "   37.120               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604065168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk  " "    0.094               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 CLOCK_50  " "    0.216               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 Clk_Divider:Gen_1KHz_clk\|outclk  " "    0.237               0.000 Clk_Divider:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.268               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 altera_reserved_tck  " "    0.269               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 TD_CLK27  " "    0.375               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 doublesync:ps2c_doublsync\|reg2  " "    0.529               0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]  " "    0.591               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 controller:controller\|ff2  " "    0.606               0.000 controller:controller\|ff2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.718               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.751               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "    0.772               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 controller:controller\|state\[1\]  " "    0.913               0.000 controller:controller\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.057               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    1.057               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.709               0.000 controller:controller\|state\[3\]  " "    1.709               0.000 controller:controller\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.984               0.000 Clk_Divider:Gen_2Hz_clk\|outclk  " "    1.984               0.000 Clk_Divider:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.342               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.342               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.164               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "   20.164               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604065224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.858 " "Worst-case recovery slack is 4.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.858               0.000 speed_up_event_trigger  " "    4.858               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.922               0.000 Kbd_ctrl:Kbd_Controller\|data_ready  " "    4.922               0.000 Kbd_ctrl:Kbd_Controller\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.008               0.000 doublesync:ps2c_doublsync\|reg2  " "    5.008               0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.077               0.000 speed_down_event_trigger  " "    5.077               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.269               0.000 CLOCK_50  " "    6.269               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.020               0.000 doublesync:key2_doublsync\|reg2  " "   14.020               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.867               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   14.867               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.898               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "   14.898               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.978               0.000 controller:controller\|state\[1\]  " "   14.978               0.000 controller:controller\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.093               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]  " "   15.093               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.384               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   15.384               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.278               0.000 altera_reserved_tck  " "   27.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604065239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.551 " "Worst-case removal slack is 0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 CLOCK_50  " "    0.551               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.992               0.000 altera_reserved_tck  " "    0.992               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.095               0.000 doublesync:ps2c_doublsync\|reg2  " "    2.095               0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.941               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.941               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.088               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]  " "    3.088               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.252               0.000 controller:controller\|state\[1\]  " "    3.252               0.000 controller:controller\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.370               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "    3.370               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.383               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.383               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.948               0.000 doublesync:key2_doublsync\|reg2  " "    3.948               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.140               0.000 speed_down_event_trigger  " "   13.140               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.224               0.000 Kbd_ctrl:Kbd_Controller\|data_ready  " "   13.224               0.000 Kbd_ctrl:Kbd_Controller\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.386               0.000 speed_up_event_trigger  " "   13.386               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604065253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.460 " "Worst-case minimum pulse width slack is 8.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.460               0.000 CLOCK_50  " "    8.460               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.054               0.000 altera_reserved_tck  " "   15.054               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.729               0.000 TD_CLK27  " "   17.729               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.724               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk  " "   18.724               0.000 Clk_Divider:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.210               0.000 Clk_Divider:Gen_1KHz_clk\|outclk  " "   19.210               0.000 Clk_Divider:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.232               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.232               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.241               0.000 controller:controller\|state\[3\]  " "   19.241               0.000 controller:controller\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.248               0.000 doublesync:ps2c_doublsync\|reg2  " "   19.248               0.000 doublesync:ps2c_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.262               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.262               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.312               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.312               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.319               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\]  " "   19.319               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.321               0.000 Clk_Divider:Gen_2Hz_clk\|outclk  " "   19.321               0.000 Clk_Divider:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.334               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.334               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.356               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.356               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.387               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\]  " "   19.387               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.401               0.000 speed_up_event_trigger  " "   19.401               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.408               0.000 Kbd_ctrl:Kbd_Controller\|data_ready  " "   19.408               0.000 Kbd_ctrl:Kbd_Controller\|data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.409               0.000 doublesync:key2_doublsync\|reg2  " "   19.409               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.413               0.000 controller:controller\|state\[1\]  " "   19.413               0.000 controller:controller\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.419               0.000 controller:controller\|ff2  " "   19.419               0.000 controller:controller\|ff2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.421               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\]  " "   19.421               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.427               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\]  " "   19.427               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\|state\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.431               0.000 speed_down_event_trigger  " "   19.431               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686604065257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604065257 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 190 synchronizer chains. " "Report Metastability: Found 190 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686604065322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 190 " "Number of Synchronizer Chains Found: 190" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686604065322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686604065322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686604065322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.571 ns " "Worst Case Available Settling Time: 24.571 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686604065322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686604065322 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604065322 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604065911 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604065912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5106 " "Peak virtual memory: 5106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686604066028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:07:46 2023 " "Processing ended: Mon Jun 12 14:07:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686604066028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686604066028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686604066028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604066028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686604066972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686604066975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:07:46 2023 " "Processing started: Mon Jun 12 14:07:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686604066975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604066975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp simple_ipod_solution -c simple_ipod_solution --netlist_type=sgate " "Command: quartus_npp simple_ipod_solution -c simple_ipod_solution --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604066975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686604067342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:07:47 2023 " "Processing ended: Mon Jun 12 14:07:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686604067342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686604067342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686604067342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604067342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604068136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686604068140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:07:48 2023 " "Processing started: Mon Jun 12 14:07:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686604068140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604068140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp simple_ipod_solution -c simple_ipod_solution --netlist_type=atom_map " "Command: quartus_npp simple_ipod_solution -c simple_ipod_solution --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604068140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686604068689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:07:48 2023 " "Processing ended: Mon Jun 12 14:07:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686604068689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686604068689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686604068689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604068689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604069480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686604069484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:07:49 2023 " "Processing started: Mon Jun 12 14:07:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686604069484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604069484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp simple_ipod_solution -c simple_ipod_solution --netlist_type=atom_fit " "Command: quartus_npp simple_ipod_solution -c simple_ipod_solution --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604069484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686604070899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:07:50 2023 " "Processing ended: Mon Jun 12 14:07:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686604070899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686604070899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686604070899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604070899 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 340 s " "Quartus Prime Full Compilation was successful. 0 errors, 340 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686604071513 ""}
