INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlAlgo'
ERROR: [VRFC 10-8820] cannot read from 'out' object 'algenablecpt'; use 'buffer' or 'inout' instead [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:121]
ERROR: [VRFC 10-8350] formal port 'enable' of mode 'in' cannot be associated with actual port 'algenablecpt' of mode 'out' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:121]
ERROR: [VRFC 10-3031] 'algenablecpt' with mode 'out' cannot be read [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:121]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:52]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd' is ignored due to errors
