TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE    1

       1                    ;******************************************************************************
       2                    ;* TMS320C6x C/C++ Codegen                                          PC v7.4.2 *
       3                    ;* Date/Time created: Sat Sep 26 11:12:05 2015                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --c64p_l1d_workaround=off --endian=little --hll_source=on --long_pre
       6                    
       7                    ;******************************************************************************
       8                    ;* GLOBAL FILE PARAMETERS                                                     *
       9                    ;*                                                                            *
      10                    ;*   Architecture      : TMS320C66xx                                          *
      11                    ;*   Optimization      : Enabled at level 3                                   *
      12                    ;*   Optimizing for    : Speed                                                *
      13                    ;*                       Based on options: -o3, no -ms                        *
      14                    ;*   Endian            : Little                                               *
      15                    ;*   Interrupt Thrshld : 10000                                                *
      16                    ;*   Data Access Model : Far                                                  *
      17                    ;*   Pipelining        : Enabled                                              *
      18                    ;*   Speculate Loads   : Enabled with threshold = 0                           *
      19                    ;*   Memory Aliases    : Presume are aliases (pessimistic)                    *
      20                    ;*   Debug Info        : DWARF Debug w/Optimization                           *
      21                    ;*                                                                            *
      22                    ;******************************************************************************
      23                    
      24                            .asg    A15, FP
      25                            .asg    B14, DP
      26                            .asg    B15, SP
      27                            .global $bss
      28                    
      29                    
      30                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
      31                            .dwattr $C$DW$CU, DW_AT_name("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_
      32                            .dwattr $C$DW$CU, DW_AT_producer("TI TMS320C6x C/C++ Codegen PC v7.4.2 Copyright (c) 1996-2012
      33                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      34                            .dwattr $C$DW$CU, DW_AT_comp_dir("c:\nightlybuilds\vlib\ti\vlib\vlib\examples")
      35                    
      36                    $C$DW$1 .dwtag  DW_TAG_subprogram, DW_AT_name("_itoll")
      37                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("_itoll")
      38                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$14)
      39                            .dwattr $C$DW$1, DW_AT_declaration
      40                            .dwattr $C$DW$1, DW_AT_external
      41                            .dwattr $C$DW$1, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/c
      42                            .dwattr $C$DW$1, DW_AT_decl_line(0xdf)
      43                            .dwattr $C$DW$1, DW_AT_decl_column(0x0b)
      44                    $C$DW$2 .dwtag  DW_TAG_formal_parameter
      45                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$11)
      46                    $C$DW$3 .dwtag  DW_TAG_formal_parameter
      47                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$11)
      48                            .dwendtag $C$DW$1
      49                    
      50                    
      51                    $C$DW$4 .dwtag  DW_TAG_subprogram, DW_AT_name("printf")
      52                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("printf")
      53                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$10)
      54                            .dwattr $C$DW$4, DW_AT_declaration
      55                            .dwattr $C$DW$4, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE    2

      56                            .dwattr $C$DW$4, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      57                            .dwattr $C$DW$4, DW_AT_decl_line(0xb8)
      58                            .dwattr $C$DW$4, DW_AT_decl_column(0x19)
      59                    $C$DW$5 .dwtag  DW_TAG_formal_parameter
      60                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$110)
      61                    $C$DW$6 .dwtag  DW_TAG_unspecified_parameters
      62                            .dwendtag $C$DW$4
      63                    
      64                    
      65                    $C$DW$7 .dwtag  DW_TAG_subprogram, DW_AT_name("sprintf")
      66                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("sprintf")
      67                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$10)
      68                            .dwattr $C$DW$7, DW_AT_declaration
      69                            .dwattr $C$DW$7, DW_AT_external
      70                            .dwattr $C$DW$7, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      71                            .dwattr $C$DW$7, DW_AT_decl_line(0xbc)
      72                            .dwattr $C$DW$7, DW_AT_decl_column(0x19)
      73                    $C$DW$8 .dwtag  DW_TAG_formal_parameter
      74                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$25)
      75                    $C$DW$9 .dwtag  DW_TAG_formal_parameter
      76                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$110)
      77                    $C$DW$10        .dwtag  DW_TAG_unspecified_parameters
      78                            .dwendtag $C$DW$7
      79                    
      80                    
      81                    $C$DW$11        .dwtag  DW_TAG_subprogram, DW_AT_name("malloc")
      82                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("malloc")
      83                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$3)
      84                            .dwattr $C$DW$11, DW_AT_declaration
      85                            .dwattr $C$DW$11, DW_AT_external
      86                            .dwattr $C$DW$11, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
      87                            .dwattr $C$DW$11, DW_AT_decl_line(0x82)
      88                            .dwattr $C$DW$11, DW_AT_decl_column(0x19)
      89                    $C$DW$12        .dwtag  DW_TAG_formal_parameter
      90                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$54)
      91                            .dwendtag $C$DW$11
      92                    
      93                    
      94                    $C$DW$13        .dwtag  DW_TAG_subprogram, DW_AT_name("free")
      95                            .dwattr $C$DW$13, DW_AT_TI_symbol_name("free")
      96                            .dwattr $C$DW$13, DW_AT_declaration
      97                            .dwattr $C$DW$13, DW_AT_external
      98                            .dwattr $C$DW$13, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
      99                            .dwattr $C$DW$13, DW_AT_decl_line(0x86)
     100                            .dwattr $C$DW$13, DW_AT_decl_column(0x19)
     101                    $C$DW$14        .dwtag  DW_TAG_formal_parameter
     102                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$3)
     103                            .dwendtag $C$DW$13
     104                    
     105                    
     106                    $C$DW$15        .dwtag  DW_TAG_subprogram, DW_AT_name("sqrt")
     107                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("sqrt")
     108                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$17)
     109                            .dwattr $C$DW$15, DW_AT_declaration
     110                            .dwattr $C$DW$15, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE    3

     111                            .dwattr $C$DW$15, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
     112                            .dwattr $C$DW$15, DW_AT_decl_line(0x4c)
     113                            .dwattr $C$DW$15, DW_AT_decl_column(0x11)
     114                    $C$DW$16        .dwtag  DW_TAG_formal_parameter
     115                            .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$17)
     116                            .dwendtag $C$DW$15
     117                    
     118                    
     119                    $C$DW$17        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_cache_inval")
     120                            .dwattr $C$DW$17, DW_AT_TI_symbol_name("VLIB_cache_inval")
     121                            .dwattr $C$DW$17, DW_AT_type(*$C$DW$T$10)
     122                            .dwattr $C$DW$17, DW_AT_declaration
     123                            .dwattr $C$DW$17, DW_AT_external
     124                            .dwattr $C$DW$17, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c6x/
     125                            .dwattr $C$DW$17, DW_AT_decl_line(0x58)
     126                            .dwattr $C$DW$17, DW_AT_decl_column(0x05)
     127                    
     128                    $C$DW$18        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_init")
     129                            .dwattr $C$DW$18, DW_AT_TI_symbol_name("VLIB_profile_init")
     130                            .dwattr $C$DW$18, DW_AT_declaration
     131                            .dwattr $C$DW$18, DW_AT_external
     132                            .dwattr $C$DW$18, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     133                            .dwattr $C$DW$18, DW_AT_decl_line(0x7b)
     134                            .dwattr $C$DW$18, DW_AT_decl_column(0x06)
     135                    $C$DW$19        .dwtag  DW_TAG_formal_parameter
     136                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$10)
     137                    $C$DW$20        .dwtag  DW_TAG_formal_parameter
     138                            .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$25)
     139                            .dwendtag $C$DW$18
     140                    
     141                    
     142                    $C$DW$21        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_setMode")
     143                            .dwattr $C$DW$21, DW_AT_TI_symbol_name("VLIB_profile_setMode")
     144                            .dwattr $C$DW$21, DW_AT_declaration
     145                            .dwattr $C$DW$21, DW_AT_external
     146                            .dwattr $C$DW$21, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     147                            .dwattr $C$DW$21, DW_AT_decl_line(0x7c)
     148                            .dwattr $C$DW$21, DW_AT_decl_column(0x06)
     149                    $C$DW$22        .dwtag  DW_TAG_formal_parameter
     150                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$10)
     151                    $C$DW$23        .dwtag  DW_TAG_formal_parameter
     152                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$10)
     153                    $C$DW$24        .dwtag  DW_TAG_formal_parameter
     154                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$25)
     155                    $C$DW$25        .dwtag  DW_TAG_formal_parameter
     156                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$10)
     157                            .dwendtag $C$DW$21
     158                    
     159                    
     160                    $C$DW$26        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_formula_add_test")
     161                            .dwattr $C$DW$26, DW_AT_TI_symbol_name("VLIB_formula_add_test")
     162                            .dwattr $C$DW$26, DW_AT_declaration
     163                            .dwattr $C$DW$26, DW_AT_external
     164                            .dwattr $C$DW$26, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     165                            .dwattr $C$DW$26, DW_AT_decl_line(0x7d)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE    4

     166                            .dwattr $C$DW$26, DW_AT_decl_column(0x06)
     167                    $C$DW$27        .dwtag  DW_TAG_formal_parameter
     168                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$10)
     169                    $C$DW$28        .dwtag  DW_TAG_formal_parameter
     170                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$10)
     171                    $C$DW$29        .dwtag  DW_TAG_formal_parameter
     172                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$10)
     173                    $C$DW$30        .dwtag  DW_TAG_formal_parameter
     174                            .dwattr $C$DW$30, DW_AT_type(*$C$DW$T$10)
     175                    $C$DW$31        .dwtag  DW_TAG_formal_parameter
     176                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$25)
     177                    $C$DW$32        .dwtag  DW_TAG_formal_parameter
     178                            .dwattr $C$DW$32, DW_AT_type(*$C$DW$T$10)
     179                            .dwendtag $C$DW$26
     180                    
     181                    
     182                    $C$DW$33        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_skip_test")
     183                            .dwattr $C$DW$33, DW_AT_TI_symbol_name("VLIB_skip_test")
     184                            .dwattr $C$DW$33, DW_AT_declaration
     185                            .dwattr $C$DW$33, DW_AT_external
     186                            .dwattr $C$DW$33, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     187                            .dwattr $C$DW$33, DW_AT_decl_line(0x7e)
     188                            .dwattr $C$DW$33, DW_AT_decl_column(0x06)
     189                    $C$DW$34        .dwtag  DW_TAG_formal_parameter
     190                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$25)
     191                            .dwendtag $C$DW$33
     192                    
     193                    
     194                    $C$DW$35        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_cycle_report")
     195                            .dwattr $C$DW$35, DW_AT_TI_symbol_name("VLIB_profile_cycle_report")
     196                            .dwattr $C$DW$35, DW_AT_declaration
     197                            .dwattr $C$DW$35, DW_AT_external
     198                            .dwattr $C$DW$35, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     199                            .dwattr $C$DW$35, DW_AT_decl_line(0x7f)
     200                            .dwattr $C$DW$35, DW_AT_decl_column(0x06)
     201                    $C$DW$36        .dwtag  DW_TAG_formal_parameter
     202                            .dwattr $C$DW$36, DW_AT_type(*$C$DW$T$10)
     203                    $C$DW$37        .dwtag  DW_TAG_formal_parameter
     204                            .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$25)
     205                    $C$DW$38        .dwtag  DW_TAG_formal_parameter
     206                            .dwattr $C$DW$38, DW_AT_type(*$C$DW$T$25)
     207                            .dwendtag $C$DW$35
     208                    
     209                    
     210                    $C$DW$39        .dwtag  DW_TAG_subprogram, DW_AT_name("initStack")
     211                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("initStack")
     212                            .dwattr $C$DW$39, DW_AT_declaration
     213                            .dwattr $C$DW$39, DW_AT_external
     214                            .dwattr $C$DW$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     215                            .dwattr $C$DW$39, DW_AT_decl_line(0x80)
     216                            .dwattr $C$DW$39, DW_AT_decl_column(0x06)
     217                    $C$DW$40        .dwtag  DW_TAG_formal_parameter
     218                            .dwattr $C$DW$40, DW_AT_type(*$C$DW$T$69)
     219                            .dwendtag $C$DW$39
     220                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE    5

     221                    
     222                    $C$DW$41        .dwtag  DW_TAG_subprogram, DW_AT_name("setStackDepth")
     223                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("setStackDepth")
     224                            .dwattr $C$DW$41, DW_AT_declaration
     225                            .dwattr $C$DW$41, DW_AT_external
     226                            .dwattr $C$DW$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     227                            .dwattr $C$DW$41, DW_AT_decl_line(0x81)
     228                            .dwattr $C$DW$41, DW_AT_decl_column(0x06)
     229                    
     230                    $C$DW$42        .dwtag  DW_TAG_subprogram, DW_AT_name("getSP")
     231                            .dwattr $C$DW$42, DW_AT_TI_symbol_name("getSP")
     232                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$69)
     233                            .dwattr $C$DW$42, DW_AT_declaration
     234                            .dwattr $C$DW$42, DW_AT_external
     235                            .dwattr $C$DW$42, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     236                            .dwattr $C$DW$42, DW_AT_decl_line(0x82)
     237                            .dwattr $C$DW$42, DW_AT_decl_column(0x0a)
     238                    
     239                    $C$DW$43        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_stack_memory")
     240                            .dwattr $C$DW$43, DW_AT_TI_symbol_name("VLIB_stack_memory")
     241                            .dwattr $C$DW$43, DW_AT_declaration
     242                            .dwattr $C$DW$43, DW_AT_external
     243                            .dwattr $C$DW$43, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     244                            .dwattr $C$DW$43, DW_AT_decl_line(0x83)
     245                            .dwattr $C$DW$43, DW_AT_decl_column(0x06)
     246                    
     247                    $C$DW$44        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_fillBuffer")
     248                            .dwattr $C$DW$44, DW_AT_TI_symbol_name("VLIB_fillBuffer")
     249                            .dwattr $C$DW$44, DW_AT_declaration
     250                            .dwattr $C$DW$44, DW_AT_external
     251                            .dwattr $C$DW$44, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLIB
     252                            .dwattr $C$DW$44, DW_AT_decl_line(0x7a)
     253                            .dwattr $C$DW$44, DW_AT_decl_column(0x06)
     254                    $C$DW$45        .dwtag  DW_TAG_formal_parameter
     255                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$19)
     256                    $C$DW$46        .dwtag  DW_TAG_formal_parameter
     257                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$19)
     258                    $C$DW$47        .dwtag  DW_TAG_formal_parameter
     259                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$3)
     260                    $C$DW$48        .dwtag  DW_TAG_formal_parameter
     261                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$3)
     262                    $C$DW$49        .dwtag  DW_TAG_formal_parameter
     263                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$75)
     264                    $C$DW$50        .dwtag  DW_TAG_formal_parameter
     265                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$75)
     266                    $C$DW$51        .dwtag  DW_TAG_formal_parameter
     267                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$75)
     268                    $C$DW$52        .dwtag  DW_TAG_formal_parameter
     269                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$19)
     270                    $C$DW$53        .dwtag  DW_TAG_formal_parameter
     271                            .dwattr $C$DW$53, DW_AT_type(*$C$DW$T$25)
     272                            .dwendtag $C$DW$44
     273                    
     274                    
     275                    $C$DW$54        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_malloc")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE    6

     276                            .dwattr $C$DW$54, DW_AT_TI_symbol_name("VLIB_malloc")
     277                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$3)
     278                            .dwattr $C$DW$54, DW_AT_declaration
     279                            .dwattr $C$DW$54, DW_AT_external
     280                            .dwattr $C$DW$54, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLIB
     281                            .dwattr $C$DW$54, DW_AT_decl_line(0xb2)
     282                            .dwattr $C$DW$54, DW_AT_decl_column(0x07)
     283                    $C$DW$55        .dwtag  DW_TAG_formal_parameter
     284                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$54)
     285                            .dwendtag $C$DW$54
     286                    
     287                    
     288                    $C$DW$56        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_free")
     289                            .dwattr $C$DW$56, DW_AT_TI_symbol_name("VLIB_free")
     290                            .dwattr $C$DW$56, DW_AT_declaration
     291                            .dwattr $C$DW$56, DW_AT_external
     292                            .dwattr $C$DW$56, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLIB
     293                            .dwattr $C$DW$56, DW_AT_decl_line(0xb7)
     294                            .dwattr $C$DW$56, DW_AT_decl_column(0x07)
     295                    $C$DW$57        .dwtag  DW_TAG_formal_parameter
     296                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$3)
     297                            .dwendtag $C$DW$56
     298                    
     299                    
     300                    $C$DW$58        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_matchTemplate")
     301                            .dwattr $C$DW$58, DW_AT_TI_symbol_name("VLIB_matchTemplate")
     302                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$21)
     303                            .dwattr $C$DW$58, DW_AT_declaration
     304                            .dwattr $C$DW$58, DW_AT_external
     305                            .dwattr $C$DW$58, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\c66/VLIB_match
     306                            .dwattr $C$DW$58, DW_AT_decl_line(0x56)
     307                            .dwattr $C$DW$58, DW_AT_decl_column(0x0c)
     308                    $C$DW$59        .dwtag  DW_TAG_formal_parameter
     309                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$99)
     310                    $C$DW$60        .dwtag  DW_TAG_formal_parameter
     311                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$21)
     312                    $C$DW$61        .dwtag  DW_TAG_formal_parameter
     313                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$21)
     314                    $C$DW$62        .dwtag  DW_TAG_formal_parameter
     315                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$21)
     316                    $C$DW$63        .dwtag  DW_TAG_formal_parameter
     317                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$105)
     318                    $C$DW$64        .dwtag  DW_TAG_formal_parameter
     319                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$21)
     320                    $C$DW$65        .dwtag  DW_TAG_formal_parameter
     321                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$21)
     322                    $C$DW$66        .dwtag  DW_TAG_formal_parameter
     323                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$21)
     324                    $C$DW$67        .dwtag  DW_TAG_formal_parameter
     325                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$22)
     326                    $C$DW$68        .dwtag  DW_TAG_formal_parameter
     327                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$19)
     328                    $C$DW$69        .dwtag  DW_TAG_formal_parameter
     329                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$19)
     330                    $C$DW$70        .dwtag  DW_TAG_formal_parameter
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE    7

     331                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$21)
     332                    $C$DW$71        .dwtag  DW_TAG_formal_parameter
     333                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$21)
     334                    $C$DW$72        .dwtag  DW_TAG_formal_parameter
     335                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$117)
     336                    $C$DW$73        .dwtag  DW_TAG_formal_parameter
     337                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$99)
     338                            .dwendtag $C$DW$58
     339                    
     340                    
     341                    $C$DW$74        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_matchTemplate_cn")
     342                            .dwattr $C$DW$74, DW_AT_TI_symbol_name("VLIB_matchTemplate_cn")
     343                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$21)
     344                            .dwattr $C$DW$74, DW_AT_declaration
     345                            .dwattr $C$DW$74, DW_AT_external
     346                            .dwattr $C$DW$74, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTemp
     347                            .dwattr $C$DW$74, DW_AT_decl_line(0x22)
     348                            .dwattr $C$DW$74, DW_AT_decl_column(0x0c)
     349                    $C$DW$75        .dwtag  DW_TAG_formal_parameter
     350                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$20)
     351                    $C$DW$76        .dwtag  DW_TAG_formal_parameter
     352                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$21)
     353                    $C$DW$77        .dwtag  DW_TAG_formal_parameter
     354                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$21)
     355                    $C$DW$78        .dwtag  DW_TAG_formal_parameter
     356                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$21)
     357                    $C$DW$79        .dwtag  DW_TAG_formal_parameter
     358                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$104)
     359                    $C$DW$80        .dwtag  DW_TAG_formal_parameter
     360                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$21)
     361                    $C$DW$81        .dwtag  DW_TAG_formal_parameter
     362                            .dwattr $C$DW$81, DW_AT_type(*$C$DW$T$21)
     363                    $C$DW$82        .dwtag  DW_TAG_formal_parameter
     364                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$21)
     365                    $C$DW$83        .dwtag  DW_TAG_formal_parameter
     366                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$22)
     367                    $C$DW$84        .dwtag  DW_TAG_formal_parameter
     368                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$19)
     369                    $C$DW$85        .dwtag  DW_TAG_formal_parameter
     370                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$19)
     371                    $C$DW$86        .dwtag  DW_TAG_formal_parameter
     372                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$21)
     373                    $C$DW$87        .dwtag  DW_TAG_formal_parameter
     374                            .dwattr $C$DW$87, DW_AT_type(*$C$DW$T$21)
     375                    $C$DW$88        .dwtag  DW_TAG_formal_parameter
     376                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$23)
     377                    $C$DW$89        .dwtag  DW_TAG_formal_parameter
     378                            .dwattr $C$DW$89, DW_AT_type(*$C$DW$T$20)
     379                            .dwendtag $C$DW$74
     380                    
     381                    
     382                    $C$DW$90        .dwtag  DW_TAG_subprogram, DW_AT_name("matchTemplate_getTestParams")
     383                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("matchTemplate_getTestParams")
     384                            .dwattr $C$DW$90, DW_AT_declaration
     385                            .dwattr $C$DW$90, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE    8

     386                            .dwattr $C$DW$90, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTemp
     387                            .dwattr $C$DW$90, DW_AT_decl_line(0x35)
     388                            .dwattr $C$DW$90, DW_AT_decl_column(0x06)
     389                    $C$DW$91        .dwtag  DW_TAG_formal_parameter
     390                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$46)
     391                    $C$DW$92        .dwtag  DW_TAG_formal_parameter
     392                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$78)
     393                            .dwendtag $C$DW$90
     394                    
     395                    $C$DW$93        .dwtag  DW_TAG_variable, DW_AT_name("test_cases")
     396                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("test_cases")
     397                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$21)
     398                            .dwattr $C$DW$93, DW_AT_declaration
     399                            .dwattr $C$DW$93, DW_AT_external
     400                            .dwattr $C$DW$93, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLIB
     401                            .dwattr $C$DW$93, DW_AT_decl_line(0x60)
     402                            .dwattr $C$DW$93, DW_AT_decl_column(0x13)
     403                    $C$DW$94        .dwtag  DW_TAG_variable, DW_AT_name("act_kernel")
     404                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("act_kernel")
     405                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$10)
     406                            .dwattr $C$DW$94, DW_AT_declaration
     407                            .dwattr $C$DW$94, DW_AT_external
     408                            .dwattr $C$DW$94, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLIB
     409                            .dwattr $C$DW$94, DW_AT_decl_line(0x62)
     410                            .dwattr $C$DW$94, DW_AT_decl_column(0x13)
     411                    $C$DW$95        .dwtag  DW_TAG_variable, DW_AT_name("desc")
     412                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("desc")
     413                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$169)
     414                            .dwattr $C$DW$95, DW_AT_declaration
     415                            .dwattr $C$DW$95, DW_AT_external
     416                            .dwattr $C$DW$95, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLIB
     417                            .dwattr $C$DW$95, DW_AT_decl_line(0x63)
     418                            .dwattr $C$DW$95, DW_AT_decl_column(0x13)
     419                    $C$DW$96        .dwtag  DW_TAG_variable, DW_AT_name("testPatternString")
     420                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("testPatternString")
     421                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$169)
     422                            .dwattr $C$DW$96, DW_AT_declaration
     423                            .dwattr $C$DW$96, DW_AT_external
     424                            .dwattr $C$DW$96, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLIB
     425                            .dwattr $C$DW$96, DW_AT_decl_line(0x64)
     426                            .dwattr $C$DW$96, DW_AT_decl_column(0x13)
     427                    $C$DW$97        .dwtag  DW_TAG_variable, DW_AT_name("est_test")
     428                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("est_test")
     429                            .dwattr $C$DW$97, DW_AT_type(*$C$DW$T$10)
     430                            .dwattr $C$DW$97, DW_AT_declaration
     431                            .dwattr $C$DW$97, DW_AT_external
     432                            .dwattr $C$DW$97, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     433                            .dwattr $C$DW$97, DW_AT_decl_line(0x75)
     434                            .dwattr $C$DW$97, DW_AT_decl_column(0x14)
     435                    $C$DW$98        .dwtag  DW_TAG_variable, DW_AT_name("beg_count")
     436                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("beg_count")
     437                            .dwattr $C$DW$98, DW_AT_type(*$C$DW$T$157)
     438                            .dwattr $C$DW$98, DW_AT_declaration
     439                            .dwattr $C$DW$98, DW_AT_external
     440                            .dwattr $C$DW$98, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE    9

     441                            .dwattr $C$DW$98, DW_AT_decl_line(0x76)
     442                            .dwattr $C$DW$98, DW_AT_decl_column(0x14)
     443                    $C$DW$99        .dwtag  DW_TAG_variable, DW_AT_name("end_count")
     444                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("end_count")
     445                            .dwattr $C$DW$99, DW_AT_type(*$C$DW$T$157)
     446                            .dwattr $C$DW$99, DW_AT_declaration
     447                            .dwattr $C$DW$99, DW_AT_external
     448                            .dwattr $C$DW$99, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB
     449                            .dwattr $C$DW$99, DW_AT_decl_line(0x77)
     450                            .dwattr $C$DW$99, DW_AT_decl_column(0x14)
     451                    $C$DW$100       .dwtag  DW_TAG_variable, DW_AT_name("overhead")
     452                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("overhead")
     453                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$157)
     454                            .dwattr $C$DW$100, DW_AT_declaration
     455                            .dwattr $C$DW$100, DW_AT_external
     456                            .dwattr $C$DW$100, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLI
     457                            .dwattr $C$DW$100, DW_AT_decl_line(0x78)
     458                            .dwattr $C$DW$100, DW_AT_decl_column(0x14)
     459                    $C$DW$101       .dwtag  DW_TAG_variable, DW_AT_name("cycles")
     460                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("cycles")
     461                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$158)
     462                            .dwattr $C$DW$101, DW_AT_declaration
     463                            .dwattr $C$DW$101, DW_AT_external
     464                            .dwattr $C$DW$101, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLI
     465                            .dwattr $C$DW$101, DW_AT_decl_line(0x79)
     466                            .dwattr $C$DW$101, DW_AT_decl_column(0x14)
     467                    ;       C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\bin\opt6x.exe C:\\Users\\gtbldadm\\AppData\
     468 00000000                   .sect   ".text"
     469                            .clink
     470                            .global VLIB_matchTemplate_d
     471                    
     472                    $C$DW$102       .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_matchTemplate_d")
     473                            .dwattr $C$DW$102, DW_AT_low_pc(VLIB_matchTemplate_d)
     474                            .dwattr $C$DW$102, DW_AT_high_pc(0x00)
     475                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("VLIB_matchTemplate_d")
     476                            .dwattr $C$DW$102, DW_AT_external
     477                            .dwattr $C$DW$102, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matc
     478                            .dwattr $C$DW$102, DW_AT_TI_begin_line(0x27)
     479                            .dwattr $C$DW$102, DW_AT_TI_begin_column(0x06)
     480                            .dwattr $C$DW$102, DW_AT_decl_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTem
     481                            .dwattr $C$DW$102, DW_AT_decl_line(0x27)
     482                            .dwattr $C$DW$102, DW_AT_decl_column(0x06)
     483                            .dwattr $C$DW$102, DW_AT_TI_max_frame_size(0xa0)
     484                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 40,col
     485                    
     486                            .dwfde $C$DW$CIE, VLIB_matchTemplate_d
     487                    $C$DW$103       .dwtag  DW_TAG_formal_parameter, DW_AT_name("LevelOfFeedback")
     488                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("LevelOfFeedback")
     489                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$19)
     490                            .dwattr $C$DW$103, DW_AT_location[DW_OP_reg4]
     491                    ;----------------------------------------------------------------------
     492                    ;  39 | void VLIB_matchTemplate_d (uint8_t LevelOfFeedback)                    
     493                    ;----------------------------------------------------------------------
     494                    
     495                    ;******************************************************************************
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   10

     496                    ;* FUNCTION NAME: VLIB_matchTemplate_d                                        *
     497                    ;*                                                                            *
     498                    ;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     499                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     500                    ;*                           B13,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,A25,  *
     501                    ;*                           A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20,B21, *
     502                    ;*                           B22,B23,B24,B25,B26,B27,B28,B29,B30,B31          *
     503                    ;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     504                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     505                    ;*                           B13,DP,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,   *
     506                    ;*                           A25,A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20, *
     507                    ;*                           B21,B22,B23,B24,B25,B26,B27,B28,B29,B30,B31      *
     508                    ;*   Local Frame Size  : 24 Args + 80 Auto + 56 Save = 160 byte               *
     509                    ;******************************************************************************
     510                    
     511                    ;******************************************************************************
     512                    ;*                                                                            *
     513                    ;* Using -g (debug) with optimization (-o3) may disable key optimizations!    *
     514                    ;*                                                                            *
     515                    ;******************************************************************************
     516 00000000           VLIB_matchTemplate_d:
     517                    ;** --------------------------------------------------------------------------*
     518                    ;          EXCLUSIVE CPU CYCLES: 15
     519                    ;** 46  -----------------------    matchTemplate_getTestParams(&prm, &test_cases);
     520                    ;** 49  -----------------------    VLIB_profile_init(2, "VLIB_matchTemplate");
     521                    ;** 52  -----------------------    if ( test_cases <= 0 ) goto g42;
     522                            .dwcfi  cfa_offset, 0
     523                    ;----------------------------------------------------------------------
     524                    ;  41 | int32_t    tpi;  /* test parameter index */                            
     525                    ;  44 | matchTemplate_testParams_t   *prm;                                     
     526                    ;----------------------------------------------------------------------
     527 00000000     25f7             STW     .D2T1   A11,*SP--(8)      ; |40| 
     528                            .dwcfi  cfa_offset, 8
     529                            .dwcfi  save_reg_to_mem, 11, 0
     530 00000002     2577             STW     .D2T1   A10,*SP--(8)      ; |40| 
     531                            .dwcfi  cfa_offset, 16
     532                            .dwcfi  save_reg_to_mem, 10, -8
     533 00000004     9677             STDW    .D2T2   B13:B12,*SP--     ; |40| 
     534                            .dwcfi  cfa_offset, 24
     535                            .dwcfi  save_reg_to_mem, 29, -12
     536                            .dwcfi  save_reg_to_mem, 28, -16
     537 00000006     9577             STDW    .D2T2   B11:B10,*SP--     ; |40| 
     538                            .dwcfi  cfa_offset, 32
     539                            .dwcfi  save_reg_to_mem, 27, -20
     540                            .dwcfi  save_reg_to_mem, 26, -24
     541 00000008     8777             STDW    .D2T1   A15:A14,*SP--     ; |40| 
     542                            .dwcfi  cfa_offset, 40
     543                            .dwcfi  save_reg_to_mem, 15, -28
     544                            .dwcfi  save_reg_to_mem, 14, -32
     545 0000000a     8677             STDW    .D2T1   A13:A12,*SP--     ; |40| 
     546                            .dwcfi  cfa_offset, 48
     547                            .dwcfi  save_reg_to_mem, 13, -36
     548                            .dwcfi  save_reg_to_mem, 12, -40
     549 0000000c 01bf94f6             STW     .D2T2   B3,*SP--(112)     ; |40| 
     550                            .dwcfi  cfa_offset, 160
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   11

     551                            .dwcfi  save_reg_to_mem, 19, 0
     552                    $C$DW$104       .dwtag  DW_TAG_variable, DW_AT_name("$O$C3")
     553                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("$O$C3")
     554                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$82)
     555                            .dwattr $C$DW$104, DW_AT_location[DW_OP_reg26]
     556                    $C$DW$105       .dwtag  DW_TAG_variable, DW_AT_name("$O$C4")
     557                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("$O$C4")
     558                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$82)
     559                            .dwattr $C$DW$105, DW_AT_location[DW_OP_reg10]
     560                    $C$DW$106       .dwtag  DW_TAG_variable, DW_AT_name("$O$C5")
     561                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("$O$C5")
     562                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$42)
     563                            .dwattr $C$DW$106, DW_AT_location[DW_OP_reg21]
     564                    $C$DW$107       .dwtag  DW_TAG_variable, DW_AT_name("$O$C6")
     565                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("$O$C6")
     566                            .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$42)
     567                            .dwattr $C$DW$107, DW_AT_location[DW_OP_reg21]
     568                    $C$DW$108       .dwtag  DW_TAG_variable, DW_AT_name("$O$C7")
     569                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("$O$C7")
     570                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$42)
     571                            .dwattr $C$DW$108, DW_AT_location[DW_OP_reg21]
     572                    $C$DW$109       .dwtag  DW_TAG_variable, DW_AT_name("$O$C8")
     573                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("$O$C8")
     574                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$10)
     575                            .dwattr $C$DW$109, DW_AT_location[DW_OP_reg8]
     576                    $C$DW$110       .dwtag  DW_TAG_variable, DW_AT_name("$O$C9")
     577                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("$O$C9")
     578                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$10)
     579                            .dwattr $C$DW$110, DW_AT_location[DW_OP_reg3]
     580                    $C$DW$111       .dwtag  DW_TAG_variable, DW_AT_name("$O$C10")
     581                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("$O$C10")
     582                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$16)
     583                            .dwattr $C$DW$111, DW_AT_location[DW_OP_reg10]
     584                    $C$DW$112       .dwtag  DW_TAG_variable, DW_AT_name("$O$C11")
     585                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("$O$C11")
     586                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$10)
     587                            .dwattr $C$DW$112, DW_AT_location[DW_OP_reg3]
     588                    $C$DW$113       .dwtag  DW_TAG_variable, DW_AT_name("$O$C12")
     589                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("$O$C12")
     590                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$10)
     591                            .dwattr $C$DW$113, DW_AT_location[DW_OP_reg23]
     592                    $C$DW$114       .dwtag  DW_TAG_variable, DW_AT_name("$O$C13")
     593                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("$O$C13")
     594                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$10)
     595                            .dwattr $C$DW$114, DW_AT_location[DW_OP_reg10]
     596                    $C$DW$115       .dwtag  DW_TAG_variable, DW_AT_name("$O$C14")
     597                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("$O$C14")
     598                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$10)
     599                            .dwattr $C$DW$115, DW_AT_location[DW_OP_reg10]
     600                    $C$DW$116       .dwtag  DW_TAG_variable, DW_AT_name("$O$U13")
     601                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("$O$U13")
     602                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$42)
     603                            .dwattr $C$DW$116, DW_AT_location[DW_OP_reg11]
     604                    $C$DW$117       .dwtag  DW_TAG_variable, DW_AT_name("$O$K72")
     605                            .dwattr $C$DW$117, DW_AT_TI_symbol_name("$O$K72")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   12

     606                            .dwattr $C$DW$117, DW_AT_type(*$C$DW$T$82)
     607                            .dwattr $C$DW$117, DW_AT_location[DW_OP_reg12]
     608                    $C$DW$118       .dwtag  DW_TAG_variable, DW_AT_name("$O$K78")
     609                            .dwattr $C$DW$118, DW_AT_TI_symbol_name("$O$K78")
     610                            .dwattr $C$DW$118, DW_AT_type(*$C$DW$T$10)
     611                            .dwattr $C$DW$118, DW_AT_location[DW_OP_reg20]
     612                    $C$DW$119       .dwtag  DW_TAG_variable, DW_AT_name("$O$U116")
     613                            .dwattr $C$DW$119, DW_AT_TI_symbol_name("$O$U116")
     614                            .dwattr $C$DW$119, DW_AT_type(*$C$DW$T$102)
     615                            .dwattr $C$DW$119, DW_AT_location[DW_OP_reg21]
     616                    $C$DW$120       .dwtag  DW_TAG_variable, DW_AT_name("$O$K128")
     617                            .dwattr $C$DW$120, DW_AT_TI_symbol_name("$O$K128")
     618                            .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$16)
     619                            .dwattr $C$DW$120, DW_AT_location[DW_OP_reg21]
     620                    $C$DW$121       .dwtag  DW_TAG_variable, DW_AT_name("$O$K142")
     621                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("$O$K142")
     622                            .dwattr $C$DW$121, DW_AT_type(*$C$DW$T$156)
     623                            .dwattr $C$DW$121, DW_AT_location[DW_OP_reg13]
     624                    $C$DW$122       .dwtag  DW_TAG_variable, DW_AT_name("$O$U171")
     625                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("$O$U171")
     626                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$6)
     627                            .dwattr $C$DW$122, DW_AT_location[DW_OP_reg10]
     628                    $C$DW$123       .dwtag  DW_TAG_variable, DW_AT_name("$O$U179")
     629                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("$O$U179")
     630                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$6)
     631                            .dwattr $C$DW$123, DW_AT_location[DW_OP_reg13]
     632                    $C$DW$124       .dwtag  DW_TAG_variable, DW_AT_name("$O$U169")
     633                            .dwattr $C$DW$124, DW_AT_TI_symbol_name("$O$U169")
     634                            .dwattr $C$DW$124, DW_AT_type(*$C$DW$T$42)
     635                            .dwattr $C$DW$124, DW_AT_location[DW_OP_reg28]
     636                    $C$DW$125       .dwtag  DW_TAG_variable, DW_AT_name("$O$U183")
     637                            .dwattr $C$DW$125, DW_AT_TI_symbol_name("$O$U183")
     638                            .dwattr $C$DW$125, DW_AT_type(*$C$DW$T$162)
     639                            .dwattr $C$DW$125, DW_AT_location[DW_OP_breg31 32]
     640                    $C$DW$126       .dwtag  DW_TAG_variable, DW_AT_name("$O$K198")
     641                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("$O$K198")
     642                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$10)
     643                            .dwattr $C$DW$126, DW_AT_location[DW_OP_reg5]
     644                    $C$DW$127       .dwtag  DW_TAG_variable, DW_AT_name("$O$U107")
     645                            .dwattr $C$DW$127, DW_AT_TI_symbol_name("$O$U107")
     646                            .dwattr $C$DW$127, DW_AT_type(*$C$DW$T$10)
     647                            .dwattr $C$DW$127, DW_AT_location[DW_OP_breg31 36]
     648                    $C$DW$128       .dwtag  DW_TAG_variable, DW_AT_name("$O$K232")
     649                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("$O$K232")
     650                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$82)
     651                            .dwattr $C$DW$128, DW_AT_location[DW_OP_reg8]
     652                    $C$DW$129       .dwtag  DW_TAG_variable, DW_AT_name("$O$U51")
     653                            .dwattr $C$DW$129, DW_AT_TI_symbol_name("$O$U51")
     654                            .dwattr $C$DW$129, DW_AT_type(*$C$DW$T$10)
     655                            .dwattr $C$DW$129, DW_AT_location[DW_OP_reg10]
     656                    $C$DW$130       .dwtag  DW_TAG_variable, DW_AT_name("$O$U12")
     657                            .dwattr $C$DW$130, DW_AT_TI_symbol_name("$O$U12")
     658                            .dwattr $C$DW$130, DW_AT_type(*$C$DW$T$10)
     659                            .dwattr $C$DW$130, DW_AT_location[DW_OP_breg31 40]
     660                    $C$DW$131       .dwtag  DW_TAG_variable, DW_AT_name("$O$L1")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   13

     661                            .dwattr $C$DW$131, DW_AT_TI_symbol_name("$O$L1")
     662                            .dwattr $C$DW$131, DW_AT_type(*$C$DW$T$10)
     663                            .dwattr $C$DW$131, DW_AT_location[DW_OP_reg16]
     664                    $C$DW$132       .dwtag  DW_TAG_variable, DW_AT_name("$O$L2")
     665                            .dwattr $C$DW$132, DW_AT_TI_symbol_name("$O$L2")
     666                            .dwattr $C$DW$132, DW_AT_type(*$C$DW$T$10)
     667                            .dwattr $C$DW$132, DW_AT_location[DW_OP_reg27]
     668                    $C$DW$133       .dwtag  DW_TAG_variable, DW_AT_name("$O$L3")
     669                            .dwattr $C$DW$133, DW_AT_TI_symbol_name("$O$L3")
     670                            .dwattr $C$DW$133, DW_AT_type(*$C$DW$T$10)
     671                            .dwattr $C$DW$133, DW_AT_location[DW_OP_reg16]
     672                    $C$DW$134       .dwtag  DW_TAG_variable, DW_AT_name("$O$L4")
     673                            .dwattr $C$DW$134, DW_AT_TI_symbol_name("$O$L4")
     674                            .dwattr $C$DW$134, DW_AT_type(*$C$DW$T$10)
     675                            .dwattr $C$DW$134, DW_AT_location[DW_OP_reg27]
     676                    $C$DW$135       .dwtag  DW_TAG_variable, DW_AT_name("LevelOfFeedback")
     677                            .dwattr $C$DW$135, DW_AT_TI_symbol_name("LevelOfFeedback")
     678                            .dwattr $C$DW$135, DW_AT_type(*$C$DW$T$100)
     679                            .dwattr $C$DW$135, DW_AT_location[DW_OP_breg31 44]
     680                    $C$DW$136       .dwtag  DW_TAG_variable, DW_AT_name("tpi")
     681                            .dwattr $C$DW$136, DW_AT_TI_symbol_name("tpi")
     682                            .dwattr $C$DW$136, DW_AT_type(*$C$DW$T$21)
     683                            .dwattr $C$DW$136, DW_AT_location[DW_OP_breg31 48]
     684                    $C$DW$137       .dwtag  DW_TAG_variable, DW_AT_name("prm")
     685                            .dwattr $C$DW$137, DW_AT_TI_symbol_name("prm")
     686                            .dwattr $C$DW$137, DW_AT_type(*$C$DW$T$45)
     687                            .dwattr $C$DW$137, DW_AT_location[DW_OP_breg31 28]
     688                    $C$DW$138       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_int")
     689                            .dwattr $C$DW$138, DW_AT_TI_symbol_name("status_nat_vs_int")
     690                            .dwattr $C$DW$138, DW_AT_type(*$C$DW$T$21)
     691                            .dwattr $C$DW$138, DW_AT_location[DW_OP_reg26]
     692                    $C$DW$139       .dwtag  DW_TAG_variable, DW_AT_name("status_int")
     693                            .dwattr $C$DW$139, DW_AT_TI_symbol_name("status_int")
     694                            .dwattr $C$DW$139, DW_AT_type(*$C$DW$T$21)
     695                            .dwattr $C$DW$139, DW_AT_location[DW_OP_breg31 52]
     696                    $C$DW$140       .dwtag  DW_TAG_variable, DW_AT_name("status_nat")
     697                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("status_nat")
     698                            .dwattr $C$DW$140, DW_AT_type(*$C$DW$T$21)
     699                            .dwattr $C$DW$140, DW_AT_location[DW_OP_breg31 56]
     700                    $C$DW$141       .dwtag  DW_TAG_variable, DW_AT_name("orgImgWidth")
     701                            .dwattr $C$DW$141, DW_AT_TI_symbol_name("orgImgWidth")
     702                            .dwattr $C$DW$141, DW_AT_type(*$C$DW$T$21)
     703                            .dwattr $C$DW$141, DW_AT_location[DW_OP_breg31 32]
     704                    $C$DW$142       .dwtag  DW_TAG_variable, DW_AT_name("orgImgHeight")
     705                            .dwattr $C$DW$142, DW_AT_TI_symbol_name("orgImgHeight")
     706                            .dwattr $C$DW$142, DW_AT_type(*$C$DW$T$21)
     707                            .dwattr $C$DW$142, DW_AT_location[DW_OP_breg31 56]
     708                    $C$DW$143       .dwtag  DW_TAG_variable, DW_AT_name("orgImgPitch")
     709                            .dwattr $C$DW$143, DW_AT_TI_symbol_name("orgImgPitch")
     710                            .dwattr $C$DW$143, DW_AT_type(*$C$DW$T$21)
     711                            .dwattr $C$DW$143, DW_AT_location[DW_OP_breg31 60]
     712                    $C$DW$144       .dwtag  DW_TAG_variable, DW_AT_name("tempImgWidth")
     713                            .dwattr $C$DW$144, DW_AT_TI_symbol_name("tempImgWidth")
     714                            .dwattr $C$DW$144, DW_AT_type(*$C$DW$T$21)
     715                            .dwattr $C$DW$144, DW_AT_location[DW_OP_reg27]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   14

     716                    $C$DW$145       .dwtag  DW_TAG_variable, DW_AT_name("tempImgHeight")
     717                            .dwattr $C$DW$145, DW_AT_TI_symbol_name("tempImgHeight")
     718                            .dwattr $C$DW$145, DW_AT_type(*$C$DW$T$21)
     719                            .dwattr $C$DW$145, DW_AT_location[DW_OP_reg15]
     720                    $C$DW$146       .dwtag  DW_TAG_variable, DW_AT_name("tempImgPitch")
     721                            .dwattr $C$DW$146, DW_AT_TI_symbol_name("tempImgPitch")
     722                            .dwattr $C$DW$146, DW_AT_type(*$C$DW$T$21)
     723                            .dwattr $C$DW$146, DW_AT_location[DW_OP_reg29]
     724                    $C$DW$147       .dwtag  DW_TAG_variable, DW_AT_name("outScorePitch")
     725                            .dwattr $C$DW$147, DW_AT_TI_symbol_name("outScorePitch")
     726                            .dwattr $C$DW$147, DW_AT_type(*$C$DW$T$21)
     727                            .dwattr $C$DW$147, DW_AT_location[DW_OP_breg31 64]
     728                    $C$DW$148       .dwtag  DW_TAG_variable, DW_AT_name("outScoreWidth")
     729                            .dwattr $C$DW$148, DW_AT_TI_symbol_name("outScoreWidth")
     730                            .dwattr $C$DW$148, DW_AT_type(*$C$DW$T$21)
     731                            .dwattr $C$DW$148, DW_AT_location[DW_OP_reg14]
     732                    $C$DW$149       .dwtag  DW_TAG_variable, DW_AT_name("outScoreHeight")
     733                            .dwattr $C$DW$149, DW_AT_TI_symbol_name("outScoreHeight")
     734                            .dwattr $C$DW$149, DW_AT_type(*$C$DW$T$21)
     735                            .dwattr $C$DW$149, DW_AT_location[DW_OP_breg31 68]
     736                    $C$DW$150       .dwtag  DW_TAG_variable, DW_AT_name("orgImg")
     737                            .dwattr $C$DW$150, DW_AT_TI_symbol_name("orgImg")
     738                            .dwattr $C$DW$150, DW_AT_type(*$C$DW$T$20)
     739                            .dwattr $C$DW$150, DW_AT_location[DW_OP_breg31 72]
     740                    $C$DW$151       .dwtag  DW_TAG_variable, DW_AT_name("tempImgU08")
     741                            .dwattr $C$DW$151, DW_AT_TI_symbol_name("tempImgU08")
     742                            .dwattr $C$DW$151, DW_AT_type(*$C$DW$T$20)
     743                            .dwattr $C$DW$151, DW_AT_location[DW_OP_breg31 76]
     744                    $C$DW$152       .dwtag  DW_TAG_variable, DW_AT_name("tempImg")
     745                            .dwattr $C$DW$152, DW_AT_TI_symbol_name("tempImg")
     746                            .dwattr $C$DW$152, DW_AT_type(*$C$DW$T$104)
     747                            .dwattr $C$DW$152, DW_AT_location[DW_OP_breg31 80]
     748                    $C$DW$153       .dwtag  DW_TAG_variable, DW_AT_name("outScore")
     749                            .dwattr $C$DW$153, DW_AT_TI_symbol_name("outScore")
     750                            .dwattr $C$DW$153, DW_AT_type(*$C$DW$T$23)
     751                            .dwattr $C$DW$153, DW_AT_location[DW_OP_breg31 84]
     752                    $C$DW$154       .dwtag  DW_TAG_variable, DW_AT_name("outScore_cn")
     753                            .dwattr $C$DW$154, DW_AT_TI_symbol_name("outScore_cn")
     754                            .dwattr $C$DW$154, DW_AT_type(*$C$DW$T$23)
     755                            .dwattr $C$DW$154, DW_AT_location[DW_OP_breg31 88]
     756                    $C$DW$155       .dwtag  DW_TAG_variable, DW_AT_name("scratch1")
     757                            .dwattr $C$DW$155, DW_AT_TI_symbol_name("scratch1")
     758                            .dwattr $C$DW$155, DW_AT_type(*$C$DW$T$20)
     759                            .dwattr $C$DW$155, DW_AT_location[DW_OP_breg31 92]
     760                    $C$DW$156       .dwtag  DW_TAG_variable, DW_AT_name("fail")
     761                            .dwattr $C$DW$156, DW_AT_TI_symbol_name("fail")
     762                            .dwattr $C$DW$156, DW_AT_type(*$C$DW$T$21)
     763                            .dwattr $C$DW$156, DW_AT_location[DW_OP_reg26]
     764                    $C$DW$157       .dwtag  DW_TAG_variable, DW_AT_name("tempImgAvg")
     765                            .dwattr $C$DW$157, DW_AT_TI_symbol_name("tempImgAvg")
     766                            .dwattr $C$DW$157, DW_AT_type(*$C$DW$T$21)
     767                            .dwattr $C$DW$157, DW_AT_location[DW_OP_reg6]
     768                    $C$DW$158       .dwtag  DW_TAG_variable, DW_AT_name("tempImgVar")
     769                            .dwattr $C$DW$158, DW_AT_TI_symbol_name("tempImgVar")
     770                            .dwattr $C$DW$158, DW_AT_type(*$C$DW$T$21)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   15

     771                            .dwattr $C$DW$158, DW_AT_location[DW_OP_reg5]
     772                    $C$DW$159       .dwtag  DW_TAG_variable, DW_AT_name("tempImgVarF")
     773                            .dwattr $C$DW$159, DW_AT_TI_symbol_name("tempImgVarF")
     774                            .dwattr $C$DW$159, DW_AT_type(*$C$DW$T$22)
     775                            .dwattr $C$DW$159, DW_AT_location[DW_OP_reg12]
     776                    $C$DW$160       .dwtag  DW_TAG_variable, DW_AT_name("mode")
     777                            .dwattr $C$DW$160, DW_AT_TI_symbol_name("mode")
     778                            .dwattr $C$DW$160, DW_AT_type(*$C$DW$T$21)
     779                            .dwattr $C$DW$160, DW_AT_location[DW_OP_breg31 96]
     780                    $C$DW$161       .dwtag  DW_TAG_variable, DW_AT_name("$O$U95")
     781                            .dwattr $C$DW$161, DW_AT_TI_symbol_name("$O$U95")
     782                            .dwattr $C$DW$161, DW_AT_type(*$C$DW$T$27)
     783                            .dwattr $C$DW$161, DW_AT_location[DW_OP_reg4]
     784                    $C$DW$162       .dwtag  DW_TAG_variable, DW_AT_name("$O$U95")
     785                            .dwattr $C$DW$162, DW_AT_TI_symbol_name("$O$U95")
     786                            .dwattr $C$DW$162, DW_AT_type(*$C$DW$T$27)
     787                            .dwattr $C$DW$162, DW_AT_location[DW_OP_reg4]
     788                    $C$DW$163       .dwtag  DW_TAG_variable, DW_AT_name("$O$U160")
     789                            .dwattr $C$DW$163, DW_AT_TI_symbol_name("$O$U160")
     790                            .dwattr $C$DW$163, DW_AT_type(*$C$DW$T$10)
     791                            .dwattr $C$DW$163, DW_AT_location[DW_OP_reg3]
     792                    $C$DW$164       .dwtag  DW_TAG_variable, DW_AT_name("$O$U160")
     793                            .dwattr $C$DW$164, DW_AT_TI_symbol_name("$O$U160")
     794                            .dwattr $C$DW$164, DW_AT_type(*$C$DW$T$10)
     795                            .dwattr $C$DW$164, DW_AT_location[DW_OP_reg4]
     796                    $C$DW$165       .dwtag  DW_TAG_variable, DW_AT_name("i")
     797                            .dwattr $C$DW$165, DW_AT_TI_symbol_name("i")
     798                            .dwattr $C$DW$165, DW_AT_type(*$C$DW$T$21)
     799                            .dwattr $C$DW$165, DW_AT_location[DW_OP_reg7]
     800                    $C$DW$166       .dwtag  DW_TAG_variable, DW_AT_name("i")
     801                            .dwattr $C$DW$166, DW_AT_TI_symbol_name("i")
     802                            .dwattr $C$DW$166, DW_AT_type(*$C$DW$T$21)
     803                            .dwattr $C$DW$166, DW_AT_location[DW_OP_reg7]
     804                    $C$DW$167       .dwtag  DW_TAG_variable, DW_AT_name("i")
     805                            .dwattr $C$DW$167, DW_AT_TI_symbol_name("i")
     806                            .dwattr $C$DW$167, DW_AT_type(*$C$DW$T$21)
     807                            .dwattr $C$DW$167, DW_AT_location[DW_OP_reg12]
     808                    $C$DW$168       .dwtag  DW_TAG_variable, DW_AT_name("i")
     809                            .dwattr $C$DW$168, DW_AT_TI_symbol_name("i")
     810                            .dwattr $C$DW$168, DW_AT_type(*$C$DW$T$21)
     811                            .dwattr $C$DW$168, DW_AT_location[DW_OP_reg12]
     812                    $C$DW$169       .dwtag  DW_TAG_variable, DW_AT_name("j")
     813                            .dwattr $C$DW$169, DW_AT_TI_symbol_name("j")
     814                            .dwattr $C$DW$169, DW_AT_type(*$C$DW$T$21)
     815                            .dwattr $C$DW$169, DW_AT_location[DW_OP_reg5]
     816                    $C$DW$170       .dwtag  DW_TAG_variable, DW_AT_name("j")
     817                            .dwattr $C$DW$170, DW_AT_TI_symbol_name("j")
     818                            .dwattr $C$DW$170, DW_AT_type(*$C$DW$T$21)
     819                            .dwattr $C$DW$170, DW_AT_location[DW_OP_reg3]
     820                    $C$DW$171       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     821                            .dwattr $C$DW$171, DW_AT_TI_symbol_name("$O$v2")
     822                            .dwattr $C$DW$171, DW_AT_type(*$C$DW$T$157)
     823                            .dwattr $C$DW$171, DW_AT_location[DW_OP_reg20]
     824                    $C$DW$172       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     825                            .dwattr $C$DW$172, DW_AT_TI_symbol_name("$O$v2")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   16

     826                            .dwattr $C$DW$172, DW_AT_type(*$C$DW$T$157)
     827                            .dwattr $C$DW$172, DW_AT_location[DW_OP_reg22]
     828 00000010 0200002a!            MVKL    .S2     test_cases,B4
     829 00000014 0200006a!            MVKH    .S2     test_cases,B4
     830                    $C$DW$173       .dwtag  DW_TAG_TI_branch
     831                            .dwattr $C$DW$173, DW_AT_low_pc(0x00)
     832                            .dwattr $C$DW$173, DW_AT_name("matchTemplate_getTestParams")
     833                            .dwattr $C$DW$173, DW_AT_TI_call
     834                    
     835 00000018 10000013!            CALLP   .S2     matchTemplate_getTestParams,B3
     836 00000020     ed45  ||         STW     .D2T1   A4,*+SP(44)       ; |40| 
     837 00000022     e636  ||         ADDAW   .D1X    SP,7,A4           ; |46| 
     838                    
     839                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 46,col
     840                    ;----------------------------------------------------------------------
     841                    ;  46 | matchTemplate_getTestParams(&prm, &test_cases);                        
     842                    ;----------------------------------------------------------------------
     843 00000024           $C$RL4:    ; CALL OCCURS {matchTemplate_getTestParams} {0}  ; |46| 
     844                    ;** --------------------------------------------------------------------------*
     845                    ;          EXCLUSIVE CPU CYCLES: 8
     846 00000024 0200002a!            MVKL    .S2     $C$SL1+0,B4
     847 00000028 0200006a!            MVKH    .S2     $C$SL1+0,B4
     848                    $C$DW$174       .dwtag  DW_TAG_TI_branch
     849                            .dwattr $C$DW$174, DW_AT_low_pc(0x00)
     850                            .dwattr $C$DW$174, DW_AT_name("VLIB_profile_init")
     851                            .dwattr $C$DW$174, DW_AT_TI_call
     852                    
     853 0000002c 10000013!            CALLP   .S2     VLIB_profile_init,B3
     854 00000030 0208a358  ||         MVK     .L1     0x2,A4            ; |49| 
     855                    
     856                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 49,col
     857                    ;----------------------------------------------------------------------
     858                    ;  49 | VLIB_profile_init(2, "VLIB_matchTemplate");                            
     859                    ;----------------------------------------------------------------------
     860 00000034           $C$RL5:    ; CALL OCCURS {VLIB_profile_init} {0}  ; |49| 
     861                    ;** --------------------------------------------------------------------------*
     862                    ;          EXCLUSIVE CPU CYCLES: 14
     863                    ;**     -----------------------    K$72 = &testPatternString[0];
     864                    ;**     -----------------------    K$78 = 255;
     865                    ;**     -----------------------    K$232 = &desc[0];
     866                    ;**     -----------------------    U$13 = prm-56;
     867                    ;**     -----------------------    K$54 = 40u;
     868                    ;**     -----------------------    U$12 = 0;
     869                    ;** 52  -----------------------    tpi = 0;
     870                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
     871                    
     872 00000034 01800029!            MVKL    .S1     test_cases,A3
     873 00000038     fced  ||         LDW     .D2T2   *+SP(28),B6
     874 0000003a     0627  ||         ZERO    .L2     B4                ; |52| 
     875                    
     876 00000040 01800068!            MVKH    .S1     test_cases,A3
     877                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 52,col
     878                    ;----------------------------------------------------------------------
     879                    ;  52 | for( tpi=0; tpi < test_cases; tpi++ ) {                                
     880                    ;  55 |     int32_t    status_nat_vs_int = vlib_KERNEL_PASS; /* Test status : N
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   17

     881                    ;     | atural c vs. Optimized */                                              
     882                    ;  56 |     int32_t    status_nat_vs_ref = vlib_KERNEL_PASS; /* Test status : N
     883                    ;     | atural c vs. Static Reference */                                       
     884                    ;  57 |     int32_t    status_int        = vlib_KERNEL_PASS; /* Test status : O
     885                    ;     | ptimized return code */                                                
     886                    ;  58 |     int32_t    status_nat        = vlib_KERNEL_PASS; /* Test status : N
     887                    ;     | atural return code */                                                  
     888                    ;----------------------------------------------------------------------
     889 00000044 018c0264             LDW     .D1T1   *A3,A3            ; |52| 
     890 00000048     dd45             STW     .D2T2   B4,*+SP(40)
     891 0000004a     1a32             MVK     .S1     56,A4
     892 0000004c 0590d2f8             SUB     .L1X    B6,A4,A11
     893                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 60,col
     894                    ;----------------------------------------------------------------------
     895                    ;  60 | int32_t    orgImgWidth          = prm[tpi].orgImgWidth;                
     896                    ;  61 | int32_t    orgImgHeight         = prm[tpi].orgImgHeight;               
     897                    ;----------------------------------------------------------------------
     898 00000050 05801c50             ADDK    .S1     56,A11            ; |60| 
     899                    
     900 00000054     11a6             CMPGT   .L1     A3,0,A0           ; |52| 
     901 00000056     0192  ||         ZERO    .S1     A3                ; |52| 
     902                    
     903 00000058 d0013291     [!A0]   B       .S1     $C$L33            ; |52| 
     904 00000060 01bd82f4  ||         STW     .D2T1   A3,*+SP(48)
     905                    
     906                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 62,col
     907                    ;----------------------------------------------------------------------
     908                    ;  62 | int32_t    orgImgPitch          = prm[tpi].orgImgPitch;                
     909                    ;----------------------------------------------------------------------
     910 00000064 cfac8264     [ A0]   LDW     .D1T1   *+A11(16),A31     ; |62| 
     911                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 61,col
     912 00000068 c1ac6264     [ A0]   LDW     .D1T1   *+A11(12),A3      ; |61| 
     913 0000006c 00004000             NOP             3
     914                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 52,col
     915                               ; BRANCHCC OCCURS {$C$L33}        ; |52| 
     916                    ;** --------------------------------------------------------------------------*
     917                    ;          EXCLUSIVE CPU CYCLES: 4
     918                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 62,col
     919                    ;----------------------------------------------------------------------
     920                    ;  64 | int32_t    tempImgWidth         = prm[tpi].tempImgWidth;               
     921                    ;  65 | int32_t    tempImgHeight        = prm[tpi].tempImgHeight;              
     922                    ;  66 | int32_t    tempImgPitch         = prm[tpi].tempImgPitch;               
     923                    ;----------------------------------------------------------------------
     924 00000070 0fbde2f4             STW     .D2T1   A31,*+SP(60)      ; |62| 
     925                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 68,col
     926                    ;----------------------------------------------------------------------
     927                    ;  68 | int32_t    outScorePitch        = prm[tpi].outScorePitch;              
     928                    ;----------------------------------------------------------------------
     929 00000074 0f2d4264             LDW     .D1T1   *+A11(40),A30     ; |68| 
     930                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 66,col
     931 00000078 06ad0266             LDW     .D1T2   *+A11(32),B13     ; |66| 
     932                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 64,col
     933 0000007c 05acc266             LDW     .D1T2   *+A11(24),B11     ; |64| 
     934                    ;** --------------------------------------------------------------------------*
     935                    ;**   BEGIN LOOP $C$L1
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   18

     936                    ;** --------------------------------------------------------------------------*
     937 00000080           $C$L1:    
     938                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 52,col
     939 00000080           $C$DW$L$VLIB_matchTemplate_d$5$B:
     940                    ;          EXCLUSIVE CPU CYCLES: 9
     941                    ;**     -----------------------g3:
     942                    ;** 60  -----------------------    orgImgWidth = (*(U$13 += 56)).orgImgWidth;
     943                    ;** 61  -----------------------    orgImgHeight = (*U$13).orgImgHeight;
     944                    ;** 62  -----------------------    orgImgPitch = (*U$13).orgImgPitch;
     945                    ;** 64  -----------------------    tempImgWidth = (*U$13).tempImgWidth;
     946                    ;** 65  -----------------------    tempImgHeight = (*U$13).tempImgHeight;
     947                    ;** 66  -----------------------    tempImgPitch = (*U$13).tempImgPitch;
     948                    ;** 68  -----------------------    outScorePitch = (*U$13).outScorePitch;
     949                    ;** 69  -----------------------    outScoreWidth = orgImgWidth-tempImgWidth+1;
     950                    ;** 70  -----------------------    outScoreHeight = orgImgHeight-tempImgHeight+1;
     951                    ;** 74  -----------------------    orgImg = VLIB_malloc((unsigned)(orgImgPitch*orgImgHeight));
     952                    ;** 75  -----------------------    C$14 = tempImgPitch*tempImgHeight;
     953                    ;** 75  -----------------------    tempImgU08 = VLIB_malloc((unsigned)C$14);
     954                    ;** 76  -----------------------    tempImg = VLIB_malloc((unsigned)(C$14*2));
     955                    ;** 77  -----------------------    C$13 = outScorePitch*outScoreHeight*4;
     956                    ;** 77  -----------------------    outScore = VLIB_malloc((unsigned)C$13);
     957                    ;** 78  -----------------------    outScore_cn = malloc((unsigned)C$13);
     958                    ;** 79  -----------------------    U$51 = outScoreHeight*outScoreWidth;
     959                    ;** 79  -----------------------    scratch1 = VLIB_malloc(U$51*20u+K$54);
     960                    ;** 82  -----------------------    if ( !((orgImg != NULL)&(tempImgU08 != NULL)&(tempImg != NULL)&(out
     961                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 68,col
     962                    ;----------------------------------------------------------------------
     963                    ;  69 | int32_t    outScoreWidth        = prm[tpi].orgImgWidth - (prm[tpi].temp
     964                    ;     | ImgWidth - 1);                                                         
     965                    ;  70 | int32_t    outScoreHeight       = prm[tpi].orgImgHeight - (prm[tpi].tem
     966                    ;     | pImgHeight - 1);                                                       
     967                    ;----------------------------------------------------------------------
     968 00000080 0ebde2e4             LDW     .D2T1   *+SP(60),A29      ; |68| 
     969 00000084     81c6             MV      .L1     A3,A4             ; |68| 
     970                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 61,col
     971 00000086     cdb5             STW     .D2T1   A3,*+SP(56)       ; |61| 
     972                    $C$DW$175       .dwtag  DW_TAG_TI_branch
     973                            .dwattr $C$DW$175, DW_AT_low_pc(0x00)
     974                            .dwattr $C$DW$175, DW_AT_name("VLIB_malloc")
     975                            .dwattr $C$DW$175, DW_AT_TI_call
     976                    
     977 00000088 00000011!            CALL    .S1     VLIB_malloc       ; |74| 
     978 0000008c 01ac4264  ||         LDW     .D1T1   *+A11(8),A3       ; |60| 
     979                    
     980                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 65,col
     981 00000090 07ace264             LDW     .D1T1   *+A11(28),A15     ; |65| 
     982                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 74,col
     983                    ;----------------------------------------------------------------------
     984                    ;  74 | uint8_t    *orgImg     = VLIB_malloc(orgImgPitch * orgImgHeight);      
     985                    ;----------------------------------------------------------------------
     986 00000094 02748800             MPY32   .M1     A4,A29,A4         ; |74| 
     987                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 68,col
     988 00000098 0f3e02f4             STW     .D2T1   A30,*+SP(64)      ; |68| 
     989                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 74,col
     990 000000a0 01820162             ADDKPC  .S2     $C$RL6,B3,0       ; |74| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   19

     991 000000a4 01bd02f4             STW     .D2T1   A3,*+SP(32)       ; |74| 
     992 000000a8           $C$RL6:    ; CALL OCCURS {VLIB_malloc} {0}   ; |74| 
     993 000000a8           $C$DW$L$VLIB_matchTemplate_d$5$E:
     994                    ;** --------------------------------------------------------------------------*
     995 000000a8           $C$DW$L$VLIB_matchTemplate_d$6$B:
     996                    ;          EXCLUSIVE CPU CYCLES: 59
     997                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 75,col
     998                    ;----------------------------------------------------------------------
     999                    ;  75 | uint8_t    *tempImgU08 = VLIB_malloc(tempImgPitch * tempImgHeight);    
    1000                    ;----------------------------------------------------------------------
    1001 000000a8 0535f800             MPY32   .M1X    A15,B13,A10       ; |75| 
    1002                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 74,col
    1003 000000ac     ce45             STW     .D2T1   A4,*+SP(72)       ; |74| 
    1004 000000ae     2c6e             NOP             2
    1005                    $C$DW$176       .dwtag  DW_TAG_TI_branch
    1006                            .dwattr $C$DW$176, DW_AT_low_pc(0x04)
    1007                            .dwattr $C$DW$176, DW_AT_name("VLIB_malloc")
    1008                            .dwattr $C$DW$176, DW_AT_TI_call
    1009                    
    1010 000000b4     8506             MV      .L1     A10,A4            ; |75| 
    1011 000000b0 10000013! ||         CALLP   .S2     VLIB_malloc,B3
    1012                    
    1013                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 75,col
    1014                    $C$RL7:    ; CALL OCCURS {VLIB_malloc} {0}   ; |75| 
    1015                    $C$DW$177       .dwtag  DW_TAG_TI_branch
    1016                            .dwattr $C$DW$177, DW_AT_low_pc(0x00)
    1017                            .dwattr $C$DW$177, DW_AT_name("VLIB_malloc")
    1018                            .dwattr $C$DW$177, DW_AT_TI_call
    1019                    
    1020 000000c0 10000013!            CALLP   .S2     VLIB_malloc,B3
    1021 000000c8     ee45  ||         STW     .D2T1   A4,*+SP(76)       ; |75| 
    1022 000000c4 02294079  ||         ADD     .L1     A10,A10,A4        ; |76| 
    1023                    
    1024                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 76,col
    1025                    ;----------------------------------------------------------------------
    1026                    ;  76 | int16_t    *tempImg    = VLIB_malloc(tempImgPitch * tempImgHeight * siz
    1027                    ;     | eof(int16_t));                                                         
    1028                    ;----------------------------------------------------------------------
    1029 000000ca           $C$RL8:    ; CALL OCCURS {VLIB_malloc} {0}   ; |76| 
    1030 000000ca     cdbd             LDW     .D2T1   *+SP(56),A3       ; |76| 
    1031                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 70,col
    1032 000000cc 0fbe02e4             LDW     .D2T1   *+SP(64),A31      ; |70| 
    1033                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 76,col
    1034 000000d0     8ec5             STW     .D2T1   A4,*+SP(80)       ; |76| 
    1035 000000d2     2c6e             NOP             2
    1036                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 70,col
    1037 000000d4 01bc60f8             SUB     .L1     A3,A15,A3         ; |70| 
    1038                    
    1039 000000d8     25c0             ADD     .L1     1,A3,A4           ; |70| 
    1040 000000da     25ae  ||         ADD     .S1     1,A3,A3           ; |70| 
    1041                    
    1042 000000e4     ae35             STW     .D2T1   A3,*+SP(68)       ; |70| 
    1043 000000e0 01fc8801  ||         MPY32   .M1     A4,A31,A3         ; |77| 
    1044                    
    1045 000000e6     4c6e             NOP             3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   20

    1046                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 77,col
    1047                    ;----------------------------------------------------------------------
    1048                    ;  77 | VLIB_F32   *outScore   = VLIB_malloc(outScorePitch * outScoreHeight * s
    1049                    ;     | izeof(VLIB_F32));                                                      
    1050                    ;----------------------------------------------------------------------
    1051 000000e8 050c4ca0             SHL     .S1     A3,2,A10          ; |77| 
    1052                    $C$DW$178       .dwtag  DW_TAG_TI_branch
    1053                            .dwattr $C$DW$178, DW_AT_low_pc(0x00)
    1054                            .dwattr $C$DW$178, DW_AT_name("VLIB_malloc")
    1055                            .dwattr $C$DW$178, DW_AT_TI_call
    1056                    
    1057 000000ec 10000013!            CALLP   .S2     VLIB_malloc,B3
    1058 000000f0 02280fd8  ||         MV      .L1     A10,A4            ; |77| 
    1059                    
    1060                    $C$RL9:    ; CALL OCCURS {VLIB_malloc} {0}   ; |77| 
    1061                    $C$DW$179       .dwtag  DW_TAG_TI_branch
    1062                            .dwattr $C$DW$179, DW_AT_low_pc(0x00)
    1063                            .dwattr $C$DW$179, DW_AT_name("malloc")
    1064                            .dwattr $C$DW$179, DW_AT_TI_call
    1065                    
    1066 000000f4 10000013!            CALLP   .S2     malloc,B3
    1067 000000f8     aec5  ||         STW     .D2T1   A4,*+SP(84)       ; |77| 
    1068 000000fa     8506  ||         MV      .L1     A10,A4            ; |78| 
    1069                    
    1070                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 78,col
    1071                    ;----------------------------------------------------------------------
    1072                    ;  78 | VLIB_F32   *outScore_cn= malloc(outScorePitch * outScoreHeight * sizeof
    1073                    ;     | (VLIB_F32));                                                           
    1074                    ;----------------------------------------------------------------------
    1075 00000100           $C$RL10:   ; CALL OCCURS {malloc} {0}        ; |78| 
    1076 00000100 01bd02e4             LDW     .D2T1   *+SP(32),A3       ; |78| 
    1077                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 69,col
    1078 00000104 0fbe22e4             LDW     .D2T1   *+SP(68),A31      ; |69| 
    1079                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 78,col
    1080 00000108     cec5             STW     .D2T1   A4,*+SP(88)       ; |78| 
    1081 0000010a     2c6e             NOP             2
    1082                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 69,col
    1083 0000010c 01ac70f8             SUB     .L1X    A3,B11,A3         ; |69| 
    1084 00000110 070c2058             ADD     .L1     1,A3,A14          ; |69| 
    1085                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 79,col
    1086                    ;----------------------------------------------------------------------
    1087                    ;  79 | uint8_t    *scratch1   = VLIB_malloc(((outScoreWidth * (outScoreHeight
    1088                    ;     | * 10)) + 20) * sizeof(uint16_t));                                      
    1089                    ;----------------------------------------------------------------------
    1090 00000114 057dc800             MPY32   .M1     A14,A31,A10       ; |79| 
    1091 00000118 00004000             NOP             3
    1092 00000120 01a88ca0             SHL     .S1     A10,4,A3          ; |79| 
    1093 00000124 018d5c40             ADDAW   .D1     A3,A10,A3         ; |79| 
    1094                    $C$DW$180       .dwtag  DW_TAG_TI_branch
    1095                            .dwattr $C$DW$180, DW_AT_low_pc(0x04)
    1096                            .dwattr $C$DW$180, DW_AT_name("VLIB_malloc")
    1097                            .dwattr $C$DW$180, DW_AT_TI_call
    1098                    
    1099 00000128 020cbec1             ADDAD   .D1     A3,5,A4           ; |79| 
    1100 0000012c 10000012! ||         CALLP   .S2     VLIB_malloc,B3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   21

    1101                    
    1102 00000130           $C$RL11:   ; CALL OCCURS {VLIB_malloc} {0}   ; |79| 
    1103 00000130           $C$DW$L$VLIB_matchTemplate_d$6$E:
    1104                    ;** --------------------------------------------------------------------------*
    1105 00000130           $C$DW$L$VLIB_matchTemplate_d$7$B:
    1106                    ;          EXCLUSIVE CPU CYCLES: 19
    1107                    
    1108 00000130     ce0d             LDW     .D2T1   *+SP(72),A0       ; |82| 
    1109 00000132     06a7  ||         ZERO    .L2     B5                ; |82| 
    1110 00000134     0213  ||         ZERO    .S2     B4                ; |82| 
    1111 00000136     05a6  ||         ZERO    .L1     A3                ; |82| 
    1112                    
    1113 00000138     fe0d             LDW     .D2T2   *+SP(76),B0       ; |82| 
    1114 0000013a     5247  ||         MV      .L2X    A4,B2             ; |82| 
    1115                    
    1116                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 82,col
    1117                    ;----------------------------------------------------------------------
    1118                    ;  82 | if( orgImg && tempImgU08 && tempImg && outScore && scratch1 && outScore
    1119                    ;     | _cn ) {                                                                
    1120                    ;  84 |     int32_t     fail;                                                  
    1121                    ;  85 |     int32_t     i, j, tempImgAvg;                                      
    1122                    ;  86 |     int32_t     tempImgVar;                                            
    1123                    ;  87 |     VLIB_F32    tempImgVarF;                                           
    1124                    ;  88 |     int32_t     mode;                                                  
    1125                    ;  91 |     VLIB_fillBuffer(prm[tpi].testPattern, 0xFF, orgImg, prm[tpi].orgImg
    1126                    ;     | ,                                                                      
    1127                    ;  92 |                     orgImgWidth, orgImgHeight, orgImgPitch * sizeof(uin
    1128                    ;     | t8_t),                                                                 
    1129                    ;  93 |                     sizeof(uint8_t),                                   
    1130                    ;  94 |                     testPatternString);                                
    1131                    ;  96 |     VLIB_fillBuffer(prm[tpi].testPattern, 0xFF, tempImgU08, prm[tpi].te
    1132                    ;     | mpImg,                                                                 
    1133                    ;  97 |                     tempImgWidth, tempImgHeight, tempImgPitch * sizeof(
    1134                    ;     | uint8_t),                                                              
    1135                    ;  98 |                     sizeof(uint8_t),                                   
    1136                    ;  99 |                     testPatternString);                                
    1137                    ; 102 |     tempImgAvg = 0;                                                    
    1138                    ; 104 |     for( i = 0; i < tempImgHeight; i++ ) {                             
    1139                    ; 105 |         for( j = 0; j < tempImgWidth; j++ ) {                          
    1140                    ; 106 |             tempImgAvg += tempImgU08[(tempImgPitch * i) + j];          
    1141                    ; 111 |     tempImgAvg = (tempImgAvg * 4) / (tempImgWidth * tempImgHeight);    
    1142                    ; 113 |     tempImgVar = 0;                                                    
    1143                    ; 115 |     for( i = 0; i < tempImgHeight; i++ ) {                             
    1144                    ; 116 |         for( j = 0; j < tempImgWidth; j++ ) {                          
    1145                    ; 119 |             tempImg[(i * tempImgPitch) + j] = (tempImgU08[(i * tempImgP
    1146                    ;     | itch) + j] * 4) - tempImgAvg;                                          
    1147                    ; 122 |             tempImgVar += ((tempImgU08[(i * tempImgPitch) + j] * 4 - te
    1148                    ;     | mpImgAvg) * (tempImgU08[(i * tempImgPitch) + j] * 4 - tempImgAvg));    
    1149                    ; 126 |     tempImgVarF = (1.0f / sqrt(((VLIB_F32)tempImgVar) / (4.0 * 4.0))); 
    1150                    ; 128 |     if( tempImgVar <= FLT_MIN ) {                                      
    1151                    ; 129 |         tempImgVarF = FLT_MAX;                                         
    1152                    ; 133 |     VLIB_profile_start(vlib_KERNEL_OPT);                               
    1153                    ; 134 |     status_int = VLIB_matchTemplate(orgImg,                            
    1154                    ; 135 |                                     orgImgWidth,                       
    1155                    ; 136 |                                     orgImgHeight,                      
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   22

    1156                    ; 137 |                                     orgImgPitch,                       
    1157                    ; 138 |                                     tempImg,                           
    1158                    ; 139 |                                     tempImgWidth,                      
    1159                    ; 140 |                                     tempImgHeight,                     
    1160                    ; 141 |                                     tempImgPitch,                      
    1161                    ; 142 |                                     tempImgVarF,                       
    1162                    ; 143 |                                     prm[tpi].xDirJump,                 
    1163                    ; 144 |                                     prm[tpi].yDirJump,                 
    1164                    ; 145 |                                     0x0,                               
    1165                    ; 146 |                                     outScorePitch,                     
    1166                    ; 147 |                                     outScore,                          
    1167                    ; 148 |                                     scratch1);                         
    1168                    ; 149 |     VLIB_profile_stop();                                               
    1169                    ; 150 |     status_int = (status_int == 1) ? vlib_KERNEL_FAIL : vlib_KERNEL_PAS
    1170                    ;     | S;                                                                     
    1171                    ; 153 |     VLIB_profile_start(vlib_KERNEL_CN);                                
    1172                    ; 154 |     status_nat = VLIB_matchTemplate_cn(orgImg,                         
    1173                    ; 155 |                                        orgImgWidth,                    
    1174                    ; 156 |                                        orgImgHeight,                   
    1175                    ; 157 |                                        orgImgPitch,                    
    1176                    ; 158 |                                        tempImg,                        
    1177                    ; 159 |                                        tempImgWidth,                   
    1178                    ; 160 |                                        tempImgHeight,                  
    1179                    ; 161 |                                        tempImgPitch,                   
    1180                    ; 162 |                                        tempImgVarF,                    
    1181                    ; 163 |                                        prm[tpi].xDirJump,              
    1182                    ; 164 |                                        prm[tpi].yDirJump,              
    1183                    ; 165 |                                        0x0,                            
    1184                    ; 166 |                                        outScorePitch,                  
    1185                    ; 167 |                                        outScore_cn,                    
    1186                    ; 168 |                                        NULL);                          
    1187                    ; 169 |     VLIB_profile_stop();                                               
    1188                    ; 170 |     status_nat = (status_nat == 1) ? vlib_KERNEL_FAIL : vlib_KERNEL_PAS
    1189                    ;     | S;                                                                     
    1190                    ; 174 |     if((status_int == vlib_KERNEL_PASS) && (status_int == vlib_KERNEL_P
    1191                    ;     | ASS)) {                                                                
    1192                    ; 175 |         for( i = 0; i < outScoreHeight; i+=prm[tpi].yDirJump ) {       
    1193                    ; 176 |             for( j = 0; j < outScoreWidth; j+=prm[tpi].xDirJump ) {    
    1194                    ; 177 |                 if( outScore_cn[(i * outScorePitch) + j] != outScore[(i
    1195                    ;     |  * outScorePitch) + j] ) {                                             
    1196                    ; 178 |                     status_nat_vs_int = vlib_KERNEL_FAIL;              
    1197                    ; 179 |                     if( LevelOfFeedback > 0 ) {                        
    1198                    ; 180 |                         printf(" Mismatch With Reference at location (%
    1199                    ;     | u,%u) \n", i, j);                                                      
    1200                    ; 182 |                     break;                                             
    1201                    ; 188 |         if( prm[tpi].outScore != NULL ) {                              
    1202                    ; 189 |             for( i = 0; i < outScoreHeight; i+= prm[tpi].yDirJump ) {  
    1203                    ; 190 |                 for( j = 0; j < outScoreWidth; j+= prm[tpi].xDirJump )
    1204                    ;     | {                                                                      
    1205                    ; 191 |                     if( outScore_cn[(i * outScorePitch) + j] != prm[tpi
    1206                    ;     | ].outScore[(i * outScorePitch) + j] ) {                                
    1207                    ; 192 |                         status_nat_vs_int = vlib_KERNEL_FAIL;          
    1208                    ; 193 |                         if( LevelOfFeedback > 0 ) {                    
    1209                    ; 194 |                             printf(" Mismatch With Static Reference at
    1210                    ;     | location (%u,%u) \n", i, j);                                           
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   23

    1211                    ; 196 |                         break;                                         
    1212                    ; 204 |     fail = ((status_nat_vs_int == vlib_KERNEL_FAIL) ||                 
    1213                    ; 205 |             (status_nat_vs_ref == vlib_KERNEL_FAIL) ||                 
    1214                    ; 206 |             (status_int == vlib_KERNEL_FAIL) ||                        
    1215                    ; 207 |             (status_nat == vlib_KERNEL_FAIL)) ? 1 : 0;                 
    1216                    ; 209 |     if( tempImgWidth * tempImgHeight > 2048 ) {                        
    1217                    ; 210 |         mode = 5;                                                      
    1218                    ; 211 |     } else {                                                           
    1219                    ; 212 |         if((((uint32_t)tempImg & 0x7U) == 0x0) &&                      
    1220                    ; 213 |            ((tempImgPitch & 0x3U) == 0x0) &&                           
    1221                    ; 214 |            (((uint32_t)orgImg & 0x3U) == NULL) &&                      
    1222                    ; 215 |            ((orgImgPitch & 0x3U) == NULL)) {                           
    1223                    ; 216 |             if( tempImgWidth == 24 ) {                                 
    1224                    ; 217 |                 mode = 1;                                              
    1225                    ; 218 |             } else if( tempImgWidth == 32 ) {                          
    1226                    ; 219 |                 mode = 2;                                              
    1227                    ; 220 |             } else {                                                   
    1228                    ; 221 |                 mode = 3;                                              
    1229                    ; 223 |         } else {                                                       
    1230                    ; 224 |             mode = 4;                                                  
    1231                    ; 228 |     est_test=1;                                                        
    1232                    ; 231 |     sprintf(desc, "%s generated input | Opt results compared to NatC re
    1233                    ;     | sults | numOutPixels=%d | %s, mode = %d",\                             
    1234                    ; 232 |             testPatternString, ((outScoreWidth / prm[tpi].xDirJump) * (
    1235                    ;     | outScoreHeight / prm[tpi].yDirJump) * tempImgWidth * tempImgHeight), pr
    1236                    ;     | m[tpi].desc, mode);                                                    
    1237                    ; 234 |     VLIB_formula_add_test(((outScoreWidth / prm[tpi].xDirJump) * (outSc
    1238                    ;     | oreHeight / prm[tpi].yDirJump) * tempImgWidth * tempImgHeight), NULL, N
    1239                    ;     | ULL, fail, desc, mode);                                                
    1240                    ; 236 | } else {                                                               
    1241                    ;----------------------------------------------------------------------
    1242 00000140     8e9d             LDW     .D2T1   *+SP(80),A1       ; |82| 
    1243 00000142     aead             LDW     .D2T1   *+SP(84),A2       ; |82| 
    1244                    
    1245 00000144     eec5             STW     .D2T1   A4,*+SP(92)       ; |79| 
    1246 00000146     0626  ||         ZERO    .L1     A4                ; |82| 
    1247                    
    1248 00000148     2ae7     [ A0]   MVK     .L2     0x1,B5            ; |82| 
    1249 0000014a     ce8d  ||         LDW     .D2T1   *+SP(88),A0       ; |82| 
    1250 0000014c 6204a358  || [ B2]   MVK     .L1     0x1,A4            ; |82| 
    1251                    
    1252 00000154     aa67     [ B0]   MVK     .L2     0x1,B4            ; |82| 
    1253 00000150 0f3dc2e5  ||         LDW     .D2T1   *+SP(56),A30      ; |91| 
    1254                    
    1255 00000160 8184a358     [ A1]   MVK     .L1     0x1,A3            ; |82| 
    1256 00000158 02948f7b  ||         AND     .L2     B4,B5,B5          ; |82| 
    1257 00000156     0213  ||         ZERO    .S2     B4                ; |82| 
    1258                    
    1259 00000164 a204a35a     [ A2]   MVK     .L2     0x1,B4            ; |82| 
    1260                    
    1261 00000168 028cbf7b             AND     .L2X    A3,B5,B5          ; |82| 
    1262 0000016c     edbd  ||         LDW     .D2T1   *+SP(60),A3
    1263                    
    1264 00000170 02948f7a             AND     .L2     B4,B5,B5          ; |82| 
    1265 0000016e     0213  ||         ZERO    .S2     B4                ; |82| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   24

    1266                    
    1267 00000178     2a67     [ A0]   MVK     .L2     0x1,B4            ; |82| 
    1268 00000174 0290b7e3  ||         AND     .S2X    A4,B5,B5          ; |82| 
    1269                    
    1270 0000017a     8689             AND     .L2     B4,B5,B0          ; |82| 
    1271                    
    1272 00000180 3000f591     [!B0]   B       .S1     $C$L31            ; |82| 
    1273 00000184 2fbd02e5  || [ B0]   LDW     .D2T1   *+SP(32),A31      ; |91| 
    1274 00000188 232c2267  || [ B0]   LDW     .D1T2   *+A11(4),B6       ; |91| 
    1275 0000018c 3200002a! || [!B0]   MVKL    .S2     $C$SL5+0,B4
    1276                    
    1277 00000190 222c0215     [ B0]   LDBU    .D1T1   *A11,A4           ; |91| 
    1278 00000194 32000028! || [!B0]   MVKL    .S1     desc,A4
    1279                    
    1280                    $C$DW$181       .dwtag  DW_TAG_TI_branch
    1281                            .dwattr $C$DW$181, DW_AT_low_pc(0x00)
    1282                            .dwattr $C$DW$181, DW_AT_name("VLIB_fillBuffer")
    1283                            .dwattr $C$DW$181, DW_AT_TI_call
    1284                    
    1285 00000198 20000013!    [ B0]   CALL    .S2     VLIB_fillBuffer   ; |91| 
    1286 0000019c 233e42e5  || [ B0]   LDW     .D2T1   *+SP(72),A6       ; |91| 
    1287 000001a0 250e1008  || [ B0]   EXTU    .S1     A3,16,16,A10      ; |91| 
    1288                    
    1289 000001a4 01fa1009             EXTU    .S1     A30,16,16,A3      ; |91| 
    1290 000001a8 3200006a! || [!B0]   MVKH    .S2     $C$SL5+0,B4
    1291                    
    1292 000001ac 22007fab     [ B0]   MVK     .S2     0xff,B4
    1293 000001b0 26000028! || [ B0]   MVKL    .S1     testPatternString,A12
    1294                    
    1295                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 238,co
    1296                    ;----------------------------------------------------------------------
    1297                    ; 238 | sprintf(desc, "numOutPixels=%d", outScoreWidth * outScoreHeight);      
    1298                    ; 239 | VLIB_skip_test(desc);                                                  
    1299                    ;----------------------------------------------------------------------
    1300                    $C$DW$182       .dwtag  DW_TAG_TI_branch
    1301                            .dwattr $C$DW$182, DW_AT_low_pc(0x00)
    1302                            .dwattr $C$DW$182, DW_AT_name("sprintf")
    1303                            .dwattr $C$DW$182, DW_AT_TI_call
    1304 000001b4 30000010!    [!B0]   CALL    .S1     sprintf           ; |238| 
    1305                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 82,col
    1306                               ; BRANCHCC OCCURS {$C$L31}        ; |82| 
    1307 000001b8           $C$DW$L$VLIB_matchTemplate_d$7$E:
    1308                    ;** --------------------------------------------------------------------------*
    1309 000001b8           $C$DW$L$VLIB_matchTemplate_d$8$B:
    1310                    ;          EXCLUSIVE CPU CYCLES: 2
    1311                    ;** 91  -----------------------    VLIB_fillBuffer((*U$13).testPattern, (unsigned char)K$78, (void *)o
    1312                    ;** 96  -----------------------    VLIB_fillBuffer((*U$13).testPattern, (unsigned char)K$78, (void *)t
    1313                    ;**     -----------------------    K$198 = 2048;
    1314                    ;** 102 -----------------------    tempImgAvg = 0;
    1315                    ;** 104 -----------------------    if ( tempImgHeight <= 0 ) goto g10;
    1316                    
    1317 000001b8 018b0163             ADDKPC  .S2     $C$RL12,B3,0      ; |91| 
    1318 000001bc 047e1008  ||         EXTU    .S1     A31,16,16,A8      ; |91| 
    1319                    
    1320 000001c0 06000069!            MVKH    .S1     testPatternString,A12
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   25

    1321 000001c4     9a63  ||         EXTU    .S2     B4,24,24,B4       ; |91| 
    1322 000001c8 0504a35a  ||         MVK     .L2     0x1,B10           ; |91| 
    1323 000001c6     15d7  ||         MV      .D2X    A3,B8             ; |91| 
    1324                    
    1325                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 91,col
    1326 000001cc           $C$RL12:   ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |91| 
    1327 000001cc           $C$DW$L$VLIB_matchTemplate_d$8$E:
    1328                    ;** --------------------------------------------------------------------------*
    1329 000001cc           $C$DW$L$VLIB_matchTemplate_d$9$B:
    1330                    ;          EXCLUSIVE CPU CYCLES: 10
    1331                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 96,col
    1332 000001cc 032e100a             EXTU    .S2     B11,16,16,B6      ; |96| 
    1333 000001d0 02007faa             MVK     .S2     0xff,B4
    1334                    
    1335 000001d4 02be1009             EXTU    .S1     A15,16,16,A5      ; |96| 
    1336 000001d8 02b6100a  ||         EXTU    .S2     B13,16,16,B5      ; |96| 
    1337                    
    1338 000001e0     1746             MV      .L1X    B6,A8             ; |96| 
    1339 000001e4 022c0214  ||         LDBU    .D1T1   *A11,A4           ; |96| 
    1340 000001e2     9a63  ||         EXTU    .S2     B4,24,24,B4       ; |96| 
    1341                    
    1342                    $C$DW$183       .dwtag  DW_TAG_TI_branch
    1343                            .dwattr $C$DW$183, DW_AT_low_pc(0x00)
    1344                            .dwattr $C$DW$183, DW_AT_name("VLIB_fillBuffer")
    1345                            .dwattr $C$DW$183, DW_AT_TI_call
    1346                    
    1347 000001e8 10000013!            CALLP   .S2     VLIB_fillBuffer,B3
    1348 000001ec 032ca267  ||         LDW     .D1T2   *+A11(20),B6      ; |96| 
    1349 000001f0     ee6d  ||         LDW     .D2T1   *+SP(76),A6       ; |96| 
    1350 000001f2     16c7  ||         MV      .L2X    A5,B8             ; |96| 
    1351 000001f4     56c6  ||         MV      .L1X    B5,A10            ; |96| 
    1352                    
    1353 00000200           $C$RL13:   ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |96| 
    1354 00000200           $C$DW$L$VLIB_matchTemplate_d$9$E:
    1355                    ;** --------------------------------------------------------------------------*
    1356 00000200           $C$DW$L$VLIB_matchTemplate_d$10$B:
    1357                    ;          EXCLUSIVE CPU CYCLES: 7
    1358                    
    1359 00000200 003c1adb             CMPGT   .L2X    A15,0,B0          ; |104| 
    1360 00000204     0726  ||         ZERO    .L1     A6                ; |102| 
    1361                    
    1362 00000208 30288121     [!B0]   BNOP    .S1     $C$L7,4           ; |104| 
    1363 00000206     4047  ||         MV      .L2     B0,B2             ; guard predicate rewrite
    1364 0000020c 23980fd9  || [ B0]   MV      .L1     A6,A7
    1365 00000210 203c16a2  || [ B0]   MV      .S2X    A15,B0            ; |105| 
    1366                    
    1367                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 105,co
    1368 00000214 60ac0adb     [ B2]   CMPGT   .L2     B11,0,B1          ; |105| 
    1369                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 104,co
    1370                               ; BRANCHCC OCCURS {$C$L7}         ; |104| 
    1371 00000220           $C$DW$L$VLIB_matchTemplate_d$10$E:
    1372                    ;** --------------------------------------------------------------------------*
    1373 00000220           $C$DW$L$VLIB_matchTemplate_d$11$B:
    1374                    ;** 105 -----------------------    L$1 = tempImgHeight;
    1375                    ;** 104 -----------------------    i = 0;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   26

    1376                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    1377                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1378 00000220           $C$DW$L$VLIB_matchTemplate_d$11$E:
    1379                    ;** --------------------------------------------------------------------------*
    1380                    ;**   BEGIN LOOP $C$L2
    1381                    ;** --------------------------------------------------------------------------*
    1382 00000220           $C$L2:    
    1383                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 104,co
    1384 00000220           $C$DW$L$VLIB_matchTemplate_d$12$B:
    1385                    ;          EXCLUSIVE CPU CYCLES: 6
    1386                    ;**     -----------------------g6:
    1387                    ;** 105 -----------------------    if ( tempImgWidth <= 0 ) goto g9;
    1388                    
    1389 00000220 5013a121     [!B1]   BNOP    .S1     $C$L6,5           ; |105| 
    1390 00000224 423e62e5  || [ B1]   LDW     .D2T1   *+SP(76),A4       ; |106| 
    1391 00000228 46ac03a3  || [ B1]   MVC     .S2     B11,ILC
    1392 0000022c 42b4f800  || [ B1]   MPY32   .M1X    A7,B13,A5
    1393                    
    1394                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 105,co
    1395                               ; BRANCHCC OCCURS {$C$L6}         ; |105| 
    1396 00000230           $C$DW$L$VLIB_matchTemplate_d$12$E:
    1397                    ;** --------------------------------------------------------------------------*
    1398                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 106,co
    1399 00000230           $C$DW$L$VLIB_matchTemplate_d$13$B:
    1400                    ;**     -----------------------    U$95 = &tempImgU08[tempImgPitch*i];
    1401                    ;** 106 -----------------------    L$2 = tempImgWidth;
    1402                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    1403                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1404                    ;**     -----------------------g8:
    1405                    ;** 106 -----------------------    tempImgAvg += *U$95++;
    1406                    ;** 105 -----------------------    if ( L$2 = L$2-1 ) goto g8;
    1407 00000230           $C$DW$L$VLIB_matchTemplate_d$13$E:
    1408                    ;*----------------------------------------------------------------------------*
    1409                    ;*   SOFTWARE PIPELINE INFORMATION
    1410                    ;*
    1411                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemp
    1412                    ;*      Loop source line                 : 105
    1413                    ;*      Loop opening brace source line   : 105
    1414                    ;*      Loop closing brace source line   : 107
    1415                    ;*      Known Minimum Trip Count         : 1                    
    1416                    ;*      Known Max Trip Count Factor      : 1
    1417                    ;*      Loop Carried Dependency Bound(^) : 0
    1418                    ;*      Unpartitioned Resource Bound     : 1
    1419                    ;*      Partitioned Resource Bound(*)    : 1
    1420                    ;*      Resource Partition:
    1421                    ;*                                A-side   B-side
    1422                    ;*      .L units                     0        0     
    1423                    ;*      .S units                     0        0     
    1424                    ;*      .D units                     1*       0     
    1425                    ;*      .M units                     0        0     
    1426                    ;*      .X cross paths               0        0     
    1427                    ;*      .T address paths             1*       0     
    1428                    ;*      Long read paths              0        0     
    1429                    ;*      Long write paths             0        0     
    1430                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   27

    1431                    ;*      Addition ops (.LSD)          1        0     (.L or .S or .D unit)
    1432                    ;*      Bound(.L .S .LS)             0        0     
    1433                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    1434                    ;*
    1435                    ;*      Searching for software pipeline schedule at ...
    1436                    ;*         ii = 1  Schedule found with 6 iterations in parallel
    1437                    ;*
    1438                    ;*      Register Usage Table:
    1439                    ;*          +-----------------------------------------------------------------+
    1440                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1441                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1442                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    1443                    ;*          |--------------------------------+--------------------------------|
    1444                    ;*       0: |   ***                          |                                |
    1445                    ;*          +-----------------------------------------------------------------+
    1446                    ;*
    1447                    ;*      Done
    1448                    ;*
    1449                    ;*      Loop will be splooped
    1450                    ;*      Collapsed epilog stages       : 0
    1451                    ;*      Collapsed prolog stages       : 0
    1452                    ;*      Minimum required memory pad   : 0 bytes
    1453                    ;*
    1454                    ;*      Minimum safe trip count       : 1
    1455                    ;*      Min. prof. trip count  (est.) : 2
    1456                    ;*
    1457                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    1458                    ;*      Mem bank perf. penalty (est.) : 0.0%
    1459                    ;*
    1460                    ;*
    1461                    ;*      Total cycles (est.)         : 5 + trip_cnt * 1        
    1462                    ;*----------------------------------------------------------------------------*
    1463                    ;*        SINGLE SCHEDULED ITERATION
    1464                    ;*
    1465                    ;*        $C$C124:
    1466                    ;*   0              LDBU    .D1T1   *A4++,A3          ; |106| 
    1467                    ;*   1              NOP             4
    1468                    ;*   5              ADD     .L1     A3,A5,A5          ; |106| 
    1469                    ;*     ||           SPBR            $C$C124
    1470                    ;*   6              ; BRANCHCC OCCURS {$C$C124}       ; |105| 
    1471                    ;*----------------------------------------------------------------------------*
    1472 00000230           $C$L3:    ; PIPED LOOP PROLOG
    1473                    ;          EXCLUSIVE CPU CYCLES: 6
    1474                    
    1475 00000230     0c66             SPLOOP  1       ;6                ; (P) 
    1476 00000232     82c0  ||         ADD     .L1     A4,A5,A4
    1477                    
    1478                    ;** --------------------------------------------------------------------------*
    1479 00000234           $C$L4:    ; PIPED LOOP KERNEL
    1480 00000234           $C$DW$L$VLIB_matchTemplate_d$15$B:
    1481                    ;          EXCLUSIVE CPU CYCLES: 1
    1482 00000234     0e3c             LDBU    .D1T1   *A4++,A3          ; |106| (P) <0,0> 
    1483 00000236     4c6e             NOP             3
    1484                    
    1485 00000238     2c67             SPMASK          L1
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   28

    1486 0000023a     a346  ||         MV      .L1     A6,A5
    1487                    
    1488 00000240     5c67             SPKERNEL 5,0
    1489 00000242     62d0  ||         ADD     .L1     A3,A5,A5          ; |106| <0,5> 
    1490                    
    1491 00000244           $C$DW$L$VLIB_matchTemplate_d$15$E:
    1492                    ;** --------------------------------------------------------------------------*
    1493 00000244           $C$L5:    ; PIPED LOOP EPILOG
    1494                    ;          EXCLUSIVE CPU CYCLES: 5
    1495                    ;** --------------------------------------------------------------------------*
    1496 00000244           $C$DW$L$VLIB_matchTemplate_d$17$B:
    1497                    ;          EXCLUSIVE CPU CYCLES: 1
    1498 00000244     c2c6             MV      .L1     A5,A6
    1499 00000246           $C$DW$L$VLIB_matchTemplate_d$17$E:
    1500                    ;** --------------------------------------------------------------------------*
    1501 00000246           $C$L6:    
    1502                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 105,co
    1503 00000246           $C$DW$L$VLIB_matchTemplate_d$18$B:
    1504                    ;          EXCLUSIVE CPU CYCLES: 7
    1505                    ;**     -----------------------g9:
    1506                    ;** 104 -----------------------    ++i;
    1507                    ;** 104 -----------------------    if ( L$1 = L$1-1 ) goto g6;
    1508                    
    1509 00000246     ec01             SUB     .L2     B0,1,B0           ; |104| 
    1510 00000248 039c2058  ||         ADD     .L1     1,A7,A7           ; |104| 
    1511                    
    1512                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 104,co
    1513 0000024c 2ff0a120     [ B0]   BNOP    .S1     $C$L2,5           ; |104| 
    1514                               ; BRANCHCC OCCURS {$C$L2}         ; |104| 
    1515 00000250           $C$DW$L$VLIB_matchTemplate_d$18$E:
    1516                    ;** --------------------------------------------------------------------------*
    1517 00000250           $C$L7:    
    1518 00000250           $C$DW$L$VLIB_matchTemplate_d$19$B:
    1519                    ;          EXCLUSIVE CPU CYCLES: 11
    1520                    ;**     -----------------------g10:
    1521                    ;** 111 -----------------------    U$107 = tempImgWidth*tempImgHeight;
    1522                    ;** 111 -----------------------    tempImgAvg = tempImgAvg*4/U$107;
    1523                    ;** 113 -----------------------    tempImgVar = 0;
    1524                    ;** 115 -----------------------    if ( tempImgHeight <= 0 ) goto g16;
    1525                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 111,co
    1526 00000250 01adf800             MPY32   .M1X    A15,B11,A3        ; |111| 
    1527 00000254     474a             SHL     .S1     A6,2,A4           ; |111| 
    1528 00000256     4c6e             NOP             3
    1529                    $C$DW$184       .dwtag  DW_TAG_TI_branch
    1530                            .dwattr $C$DW$184, DW_AT_low_pc(0x00)
    1531                            .dwattr $C$DW$184, DW_AT_name("__c6xabi_divi")
    1532                            .dwattr $C$DW$184, DW_AT_TI_call
    1533                    
    1534 00000258 10000013!            CALLP   .S2     __c6xabi_divi,B3
    1535 00000260     91c7  ||         MV      .L2X    A3,B4             ; |111| 
    1536 00000262     ad35  ||         STW     .D2T1   A3,*+SP(36)       ; |111| 
    1537                    
    1538 00000264           $C$RL14:   ; CALL OCCURS {__c6xabi_divi} {0}  ; |111| 
    1539 00000264           $C$DW$L$VLIB_matchTemplate_d$19$E:
    1540                    ;** --------------------------------------------------------------------------*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   29

    1541 00000264           $C$DW$L$VLIB_matchTemplate_d$20$B:
    1542                    ;          EXCLUSIVE CPU CYCLES: 7
    1543                    
    1544 00000264 003c0ad9             CMPGT   .L1     A15,0,A0          ; |115| 
    1545 00000268     0292  ||         ZERO    .S1     A5                ; |113| 
    1546 0000026a     c256  ||         MV      .D1     A4,A6             ; |111| 
    1547                    
    1548 0000026c d040a121     [!A0]   BNOP    .S1     $C$L13,5          ; |115| 
    1549 00000270 c03c16a3  || [ A0]   MV      .S2X    A15,B0            ; |116| 
    1550 00000274 c0ac0adb  || [ A0]   CMPGT   .L2     B11,0,B1          ; |116| 
    1551 00000278 cfac29c3  || [ A0]   SUB     .D2     B11,1,B31
    1552 00000280 c3940fd8  || [ A0]   MV      .L1     A5,A7
    1553                    
    1554                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 115,co
    1555                               ; BRANCHCC OCCURS {$C$L13}        ; |115| 
    1556 00000284           $C$DW$L$VLIB_matchTemplate_d$20$E:
    1557                    ;** --------------------------------------------------------------------------*
    1558 00000284           $C$DW$L$VLIB_matchTemplate_d$21$B:
    1559                    ;** 116 -----------------------    L$3 = tempImgHeight;
    1560                    ;** 115 -----------------------    i = 0;
    1561                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    1562                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1563 00000284           $C$DW$L$VLIB_matchTemplate_d$21$E:
    1564                    ;** --------------------------------------------------------------------------*
    1565                    ;**   BEGIN LOOP $C$L8
    1566                    ;** --------------------------------------------------------------------------*
    1567 00000284           $C$L8:    
    1568                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 115,co
    1569 00000284           $C$DW$L$VLIB_matchTemplate_d$22$B:
    1570                    ;          EXCLUSIVE CPU CYCLES: 6
    1571                    ;**     -----------------------g12:
    1572                    ;** 116 -----------------------    if ( tempImgWidth <= 0 ) goto g15;
    1573                    
    1574 00000284 5029a121     [!B1]   BNOP    .S1     $C$L12,5          ; |116| 
    1575 00000288 423e62e5  || [ B1]   LDW     .D2T1   *+SP(76),A4
    1576 0000028c 439db802  || [ B1]   MPY32   .M2X    A7,B13,B7
    1577                    
    1578                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 116,co
    1579                               ; BRANCHCC OCCURS {$C$L12}        ; |116| 
    1580 00000290           $C$DW$L$VLIB_matchTemplate_d$22$E:
    1581                    ;** --------------------------------------------------------------------------*
    1582 00000290           $C$DW$L$VLIB_matchTemplate_d$23$B:
    1583                    ;**     -----------------------    C$12 = tempImgPitch*i;
    1584                    ;**     -----------------------    U$95 = &tempImgU08[C$12];
    1585                    ;**     -----------------------    U$116 = &tempImg[C$12];
    1586                    ;**     -----------------------    L$4 = tempImgWidth;
    1587                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    1588                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1589                    ;**     -----------------------g14:
    1590                    ;** 119 -----------------------    *U$116++ = *U$95*4-tempImgAvg;
    1591                    ;** 122 -----------------------    C$11 = *U$95++*4-tempImgAvg;
    1592                    ;** 122 -----------------------    tempImgVar += C$11*C$11;
    1593                    ;** 116 -----------------------    if ( L$4 = L$4-1 ) goto g14;
    1594 00000290           $C$DW$L$VLIB_matchTemplate_d$23$E:
    1595                    ;*----------------------------------------------------------------------------*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   30

    1596                    ;*   SOFTWARE PIPELINE INFORMATION
    1597                    ;*
    1598                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemp
    1599                    ;*      Loop source line                 : 116
    1600                    ;*      Loop opening brace source line   : 116
    1601                    ;*      Loop closing brace source line   : 123
    1602                    ;*      Known Minimum Trip Count         : 1                    
    1603                    ;*      Known Max Trip Count Factor      : 1
    1604                    ;*      Loop Carried Dependency Bound(^) : 8
    1605                    ;*      Unpartitioned Resource Bound     : 2
    1606                    ;*      Partitioned Resource Bound(*)    : 2
    1607                    ;*      Resource Partition:
    1608                    ;*                                A-side   B-side
    1609                    ;*      .L units                     0        0     
    1610                    ;*      .S units                     1        1     
    1611                    ;*      .D units                     2*       1     
    1612                    ;*      .M units                     1        0     
    1613                    ;*      .X cross paths               0        1     
    1614                    ;*      .T address paths             1        2*    
    1615                    ;*      Long read paths              0        0     
    1616                    ;*      Long write paths             0        0     
    1617                    ;*      Logical  ops (.LS)           0        1     (.L or .S unit)
    1618                    ;*      Addition ops (.LSD)          2        0     (.L or .S or .D unit)
    1619                    ;*      Bound(.L .S .LS)             1        1     
    1620                    ;*      Bound(.L .S .D .LS .LSD)     2*       1     
    1621                    ;*
    1622                    ;*      Searching for software pipeline schedule at ...
    1623                    ;*         ii = 8  Schedule found with 3 iterations in parallel
    1624                    ;*
    1625                    ;*      Register Usage Table:
    1626                    ;*          +-----------------------------------------------------------------+
    1627                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1628                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1629                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    1630                    ;*          |--------------------------------+--------------------------------|
    1631                    ;*       0: |    ***                         |     **                         |
    1632                    ;*       1: |    ***                         |     **                         |
    1633                    ;*       2: |    ***                         |     **                         |
    1634                    ;*       3: |   ****                         |     **                         |
    1635                    ;*       4: |    ***                         |     **                         |
    1636                    ;*       5: |   ****                         |    ***                         |
    1637                    ;*       6: |   ****                         |    ***                         |
    1638                    ;*       7: |   ****                         |    ***                         |
    1639                    ;*          +-----------------------------------------------------------------+
    1640                    ;*
    1641                    ;*      Done
    1642                    ;*
    1643                    ;*      Loop will be splooped
    1644                    ;*      Collapsed epilog stages       : 0
    1645                    ;*      Collapsed prolog stages       : 0
    1646                    ;*      Minimum required memory pad   : 0 bytes
    1647                    ;*
    1648                    ;*      Minimum safe trip count       : 1
    1649                    ;*      Min. prof. trip count  (est.) : 3
    1650                    ;*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   31

    1651                    ;*      Mem bank conflicts/iter(est.) : { min 0.969, est 0.969, max 0.969 }
    1652                    ;*      Mem bank perf. penalty (est.) : 10.8%
    1653                    ;*
    1654                    ;*      Effective ii                : 9.0
    1655                    ;*
    1656                    ;*
    1657                    ;*      Total cycles (est.)         : 16 + trip_cnt * 8        
    1658                    ;*----------------------------------------------------------------------------*
    1659                    ;*       SETUP CODE
    1660                    ;*
    1661                    ;*                  MV              B6,A4
    1662                    ;*
    1663                    ;*        SINGLE SCHEDULED ITERATION
    1664                    ;*
    1665                    ;*        $C$C89:
    1666                    ;*   0              LDBU    .D2T2   *B6++,B4          ; |119|  ^ 
    1667                    ;*   1              NOP             4
    1668                    ;*   5              SHL     .S2     B4,2,B4           ; |119|  ^ 
    1669                    ;*   6              SUB     .L2X    B4,A6,B4          ; |119|  ^ 
    1670                    ;*   7              STH     .D2T2   B4,*B5++          ; |119|  ^ 
    1671                    ;*   8              LDBU    .D1T1   *A4++,A3          ; |122| 
    1672                    ;*   9              NOP             4
    1673                    ;*  13              SHL     .S1     A3,2,A3           ; |122| 
    1674                    ;*  14              SUB     .L1     A3,A6,A3          ; |122| 
    1675                    ;*  15              MPY32   .M1     A3,A3,A3          ; |122| 
    1676                    ;*  16              NOP             3
    1677                    ;*  19              ADD     .L1     A3,A5,A5          ; |122| 
    1678                    ;*     ||           SPBR            $C$C89
    1679                    ;*  20              NOP             4
    1680                    ;*  24              ; BRANCHCC OCCURS {$C$C89}        ; |116| 
    1681                    ;*----------------------------------------------------------------------------*
    1682 00000290           $C$L9:    ; PIPED LOOP PROLOG
    1683                    ;          EXCLUSIVE CPU CYCLES: 17
    1684                    
    1685 00000290     0fe7             SPLOOPD 8       ;24               ; (P) 
    1686 00000294 06fc03a2  ||         MVC     .S2     B31,ILC
    1687 00000292     f261  ||         ADD     .L2X    B7,A4,B6
    1688                    
    1689                    ;** --------------------------------------------------------------------------*
    1690 00000298           $C$L10:    ; PIPED LOOP KERNEL
    1691 00000298           $C$DW$L$VLIB_matchTemplate_d$25$B:
    1692                    ;          EXCLUSIVE CPU CYCLES: 8
    1693                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 119,co
    1694 00000298     1f4d             LDBU    .D2T2   *B6++,B4          ; |119| (P) <0,0>  ^ 
    1695                    
    1696 0000029a     ac66             SPMASK          D2
    1697 000002a0     9edd  ||         LDW     .D2T2   *+SP(80),B5
    1698                    
    1699 000002a2     4c6e             NOP             3
    1700 000002a4     4603             SHL     .S2     B4,2,B4           ; |119| (P) <0,5>  ^ 
    1701                    
    1702 000002a6     ac66             SPMASK          D2
    1703 000002a8 0294fa43  ||         ADDAH   .D2     B5,B7,B5
    1704 000002ac     9b41  ||         SUB     .L2X    B4,A6,B4          ; |119| (P) <0,6>  ^ 
    1705                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   32

    1706 000002ae     2c67             SPMASK          L1
    1707 000002b4     93c0  ||         ADD     .L1X    B7,A4,A4
    1708 000002b0 021436d7  ||         STH     .D2T2   B4,*B5++          ; |119| (P) <0,7>  ^ 
    1709                    
    1710                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 122,co
    1711 000002b6     0e3c             LDBU    .D1T1   *A4++,A3          ; |122| (P) <0,8> 
    1712 000002b8     6c6e             NOP             4
    1713 000002ba     4582             SHL     .S1     A3,2,A3           ; |122| (P) <0,13> 
    1714 000002c0 019860f8             SUB     .L1     A3,A6,A3          ; |122| (P) <0,14> 
    1715 000002c4 018c6800             MPY32   .M1     A3,A3,A3          ; |122| (P) <0,15> 
    1716 000002c8     2c6e             NOP             2
    1717 000002ca     0c6e             NOP             1
    1718                    
    1719 000002cc     1c67             SPKERNEL 1,0
    1720 000002ce     62d0  ||         ADD     .L1     A3,A5,A5          ; |122| <0,19> 
    1721                    
    1722 000002d0           $C$DW$L$VLIB_matchTemplate_d$25$E:
    1723                    ;** --------------------------------------------------------------------------*
    1724 000002d0           $C$L11:    ; PIPED LOOP EPILOG
    1725                    ;          EXCLUSIVE CPU CYCLES: 12
    1726 000002d0     6c6e             NOP             4
    1727                    ;** --------------------------------------------------------------------------*
    1728 000002d2           $C$L12:    
    1729                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 116,co
    1730 000002d2           $C$DW$L$VLIB_matchTemplate_d$27$B:
    1731                    ;          EXCLUSIVE CPU CYCLES: 7
    1732                    ;**     -----------------------g15:
    1733                    ;** 115 -----------------------    ++i;
    1734                    ;** 115 -----------------------    if ( L$3 = L$3-1 ) goto g12;
    1735                    
    1736 000002d2     ec01             SUB     .L2     B0,1,B0           ; |115| 
    1737 000002d4 039c2058  ||         ADD     .L1     1,A7,A7           ; |115| 
    1738                    
    1739                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 115,co
    1740 000002d8 2fe2a120     [ B0]   BNOP    .S1     $C$L8,5           ; |115| 
    1741                               ; BRANCHCC OCCURS {$C$L8}         ; |115| 
    1742 000002e0           $C$DW$L$VLIB_matchTemplate_d$27$E:
    1743                    ;** --------------------------------------------------------------------------*
    1744 000002e0           $C$L13:    
    1745 000002e0           $C$DW$L$VLIB_matchTemplate_d$28$B:
    1746                    ;          EXCLUSIVE CPU CYCLES: 11
    1747                    ;**     -----------------------g16:
    1748                    ;** 126 -----------------------    C$10 = (float)tempImgVar;
    1749                    ;** 126 -----------------------    tempImgVarF = 1.0/sqrt(_mpyspdp(C$10, 0.0625));
    1750                    ;** 128 -----------------------    if ( C$10 > (K$128 = 1.175494e-38F) ) goto g18;
    1751                    ;** 129 -----------------------    tempImgVarF = 3.40282e+38F;
    1752                    ;**     -----------------------g18:
    1753                    ;** 137 -----------------------    act_kernel = 0;  // [16]
    1754                    ;** 140 -----------------------    VLIB_cache_inval();  // [16]
    1755                    ;** 143 -----------------------    initStack(getSP());  // [16]
    1756                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [16]
    1757                    ;** 134 -----------------------    status_int = VLIB_matchTemplate(orgImg, orgImgWidth, orgImgHeight, 
    1758                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [17]
    1759                    ;** 153 -----------------------    end_count = v$2;  // [17]
    1760                    ;**     -----------------------    K$142 = &cycles[0];
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   33

    1761                    ;** 156 -----------------------    C$9 = act_kernel;  // [17]
    1762                    ;** 156 -----------------------    *((C$9<<3)+K$142) = *((C$9<<3)+K$142)+(v$2-(beg_count+overhead));  
    1763                    ;** 159 -----------------------    setStackDepth();  // [17]
    1764                    ;** 150 -----------------------    status_int = status_int != 1;
    1765                    ;** 137 -----------------------    act_kernel = 1;  // [16]
    1766                    ;** 140 -----------------------    VLIB_cache_inval();  // [16]
    1767                    ;** 143 -----------------------    initStack(getSP());  // [16]
    1768                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [16]
    1769                    ;** 154 -----------------------    status_nat = VLIB_matchTemplate_cn(orgImg, orgImgWidth, orgImgHeigh
    1770                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 126,co
    1771 000002e0 05140958             INTSP   .L1     A5,A10            ; |126| 
    1772 000002e4 0280a358             ZERO    .L1     A5
    1773 000002e8 029fd868             MVKH    .S1     0x3fb00000,A5
    1774 000002ec 02000028             ZERO    .S1     A4                ; |126| 
    1775 000002f0 021145b0             MPYSPDP .M1     A10,A5:A4,A5:A4   ; |126| 
    1776                    $C$DW$185       .dwtag  DW_TAG_TI_branch
    1777                            .dwattr $C$DW$185, DW_AT_low_pc(0x00)
    1778                            .dwattr $C$DW$185, DW_AT_name("sqrt")
    1779                            .dwattr $C$DW$185, DW_AT_TI_call
    1780 000002f4 10000012!            CALLP   .S2     sqrt,B3
    1781 000002f8           $C$RL15:   ; CALL OCCURS {sqrt} {0}          ; |126| 
    1782 000002f8           $C$DW$L$VLIB_matchTemplate_d$28$E:
    1783                    ;** --------------------------------------------------------------------------*
    1784 000002f8           $C$DW$L$VLIB_matchTemplate_d$29$B:
    1785                    ;          EXCLUSIVE CPU CYCLES: 119
    1786 000002f8 03100458             DADD    .L1     0,A5:A4,A7:A6     ; |126| 
    1787 000002fc 0280a358             ZERO    .L1     A5
    1788                    $C$DW$186       .dwtag  DW_TAG_TI_branch
    1789                            .dwattr $C$DW$186, DW_AT_low_pc(0x00)
    1790                            .dwattr $C$DW$186, DW_AT_name("__c6xabi_divd")
    1791                            .dwattr $C$DW$186, DW_AT_TI_call
    1792                    
    1793 00000300 10000013!            CALLP   .S2     __c6xabi_divd,B3
    1794 00000304 0218145b  ||         DADD    .L2X    0,A7:A6,B5:B4     ; |126| 
    1795 00000308 02969d89  ||         SET     .S1     A5,0x14,0x1d,A5
    1796 0000030c 0200a358  ||         ZERO    .L1     A4                ; |126| 
    1797                    
    1798 00000310           $C$RL16:   ; CALL OCCURS {__c6xabi_divd} {0}  ; |126| 
    1799 00000310 0200002a!            MVKL    .S2     act_kernel,B4
    1800                    
    1801 00000314 0200006b!            MVKH    .S2     act_kernel,B4
    1802 00000318     06a7  ||         ZERO    .L2     B5                ; |137| 
    1803                    
    1804                    $C$DW$187       .dwtag  DW_TAG_TI_branch
    1805                            .dwattr $C$DW$187, DW_AT_low_pc(0x00)
    1806                            .dwattr $C$DW$187, DW_AT_name("VLIB_cache_inval")
    1807                            .dwattr $C$DW$187, DW_AT_TI_call
    1808                    
    1809 00000320 10000013!            CALLP   .S2     VLIB_cache_inval,B3
    1810 0000031a     1055  ||         STW     .D2T2   B5,*B4            ; |137| 
    1811 00000324 06100458  ||         DADD    .L1     0,A5:A4,A13:A12   ; |126| 
    1812                    
    1813                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 140,
    1814                    $C$RL17:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    1815                    $C$DW$188       .dwtag  DW_TAG_TI_branch
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   34

    1816                            .dwattr $C$DW$188, DW_AT_low_pc(0x00)
    1817                            .dwattr $C$DW$188, DW_AT_name("getSP")
    1818                            .dwattr $C$DW$188, DW_AT_TI_call
    1819 00000328 10000012!            CALLP   .S2     getSP,B3
    1820                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 143,
    1821                    $C$RL18:   ; CALL OCCURS {getSP} {0}         ; |143| 
    1822                    $C$DW$189       .dwtag  DW_TAG_TI_branch
    1823                            .dwattr $C$DW$189, DW_AT_low_pc(0x00)
    1824                            .dwattr $C$DW$189, DW_AT_name("initStack")
    1825                            .dwattr $C$DW$189, DW_AT_TI_call
    1826 0000032c 10000012!            CALLP   .S2     initStack,B3
    1827 00000330           $C$RL19:   ; CALL OCCURS {initStack} {0}     ; |143| 
    1828                    
    1829 00000330 06358139             DPSP    .L1     A13:A12,A12       ; |126| 
    1830 00000338     06a7  ||         ZERO    .L2     B5
    1831 00000334 027fffab  ||         MVKL    .S2     0x7f7fffff,B4
    1832                    
    1833 0000033a     f2a3             SET     .S2     B5,0x17,0x17,B5
    1834 00000340 023fbfea             MVKH    .S2     0x7f7fffff,B4
    1835                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 128,co
    1836 00000344 0028bea2             CMPGTSP .S2X    A10,B5,B0         ; |128| 
    1837                    
    1838 00000348 36101fd9     [!B0]   MV      .L1X    B4,A12            ; |129| 
    1839 0000034c 022803e2  ||         MVC     .S2     TSCL,B4           ; |146| 
    1840                    
    1841                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 146,
    1842 00000350 02ac03e2             MVC     .S2     TSCH,B5           ; |146| 
    1843                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 134,co
    1844 00000354 0ebe02e4             LDW     .D2T1   *+SP(64),A29      ; |134| 
    1845                    
    1846 00000358 018012a9             MVK     .S1     37,A3             ; |134| 
    1847 0000035c 0f3ea2e4  ||         LDW     .D2T1   *+SP(84),A30      ; |134| 
    1848                    
    1849 00000360 032c6a17             LDBU    .D1T2   *+A11[A3],B6      ; |134| 
    1850 00000364 0fbee2e4  ||         LDW     .D2T1   *+SP(92),A31      ; |146| 
    1851                    
    1852 00000368 0f80002b!            MVKL    .S2     beg_count,B31
    1853 0000036c 023e42e4  ||         LDW     .D2T1   *+SP(72),A4       ; |134| 
    1854                    
    1855 00000370 0f80006b!            MVKH    .S2     beg_count,B31
    1856 00000374 043e82e4  ||         LDW     .D2T1   *+SP(80),A8       ; |134| 
    1857                    
    1858 00000378 0e00a359             ZERO    .L1     A28               ; |134| 
    1859 0000037c 027c03c6  ||         STDW    .D2T2   B5:B4,*B31        ; |146| 
    1860                    
    1861 00000380 0e3c42f4             STW     .D2T1   A28,*+SP(8)       ; |134| 
    1862 00000384 033c82b6             STB     .D2T2   B6,*+SP(4)        ; |134| 
    1863 00000388 0ebc62f4             STW     .D2T1   A29,*+SP(12)      ; |134| 
    1864 0000038c 0f3c82f4             STW     .D2T1   A30,*+SP(16)      ; |134| 
    1865 00000390 0fbca2f4             STW     .D2T1   A31,*+SP(20)      ; |134| 
    1866 00000394     9d4d             LDW     .D2T2   *+SP(32),B4       ; |134| 
    1867                    
    1868 00000396     81b2             MVK     .S1     36,A3             ; |134| 
    1869 000003a0     fded  ||         LDW     .D2T2   *+SP(60),B6       ; |134| 
    1870 00000398 042c0fdb  ||         MV      .L2     B11,B8            ; |134| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   35

    1871                    
    1872                    $C$DW$190       .dwtag  DW_TAG_TI_branch
    1873                            .dwattr $C$DW$190, DW_AT_low_pc(0x00)
    1874                            .dwattr $C$DW$190, DW_AT_name("VLIB_matchTemplate")
    1875                            .dwattr $C$DW$190, DW_AT_TI_call
    1876                    
    1877 000003a8 10000013!            CALLP   .S2     VLIB_matchTemplate,B3
    1878 000003a4 060d6a17  ||         LDBU    .D1T2   *+A3[A11],B12     ; |134| 
    1879 000003a2     cded  ||         LDW     .D2T1   *+SP(56),A6       ; |134| 
    1880 000003ac 05340fdb  ||         MV      .L2     B13,B10           ; |134| 
    1881 000003b0 053c0fd8  ||         MV      .L1     A15,A10           ; |134| 
    1882                    
    1883 000003b4           $C$RL20:   ; CALL OCCURS {VLIB_matchTemplate} {0}  ; |134| 
    1884                    
    1885 000003b4 05100fd9             MV      .L1     A4,A10            ; |134| 
    1886 000003b8 022803e2  ||         MVC     .S2     TSCL,B4           ; |153| 
    1887                    
    1888                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 153,
    1889 000003c0 02ac03e2             MVC     .S2     TSCH,B5           ; |153| 
    1890 000003c4 01800028!            MVKL    .S1     act_kernel,A3
    1891                    
    1892 000003c8 01800069!            MVKH    .S1     act_kernel,A3
    1893 000003cc 0500002a! ||         MVKL    .S2     beg_count,B10
    1894                    
    1895 000003d0 0300002a!            MVKL    .S2     overhead,B6
    1896                    
    1897 000003d8     f1c7             MV      .L2X    A3,B7
    1898 000003d4 0500006b! ||         MVKH    .S2     beg_count,B10
    1899                    
    1900 000003da     01bd             LDW     .D2T1   *B7,A3            ; |156| 
    1901 000003e0 0300006a! ||         MVKH    .S2     overhead,B6
    1902                    
    1903 000003e4 0900002b!            MVKL    .S2     cycles,B18
    1904 000003e8 042803e6  ||         LDDW    .D2T2   *B10,B9:B8        ; |156| 
    1905                    
    1906 000003ec 081803e7             LDDW    .D2T2   *B6,B17:B16       ; |156| 
    1907 000003f0 0900006a! ||         MVKH    .S2     cycles,B18
    1908                    
    1909 000003f4     0c6e             NOP             1
    1910 000003f6     b546             MV      .L1X    B18,A13
    1911                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 156,
    1912 000003f8 02346b64             LDDW    .D1T1   *+A13[A3],A5:A4   ; |156| 
    1913 00000400 00000000             NOP             1
    1914 00000404 0322057a             ADDU    .L2     B16,B8,B7:B6      ; |156| 
    1915 00000408 0444e07a             ADD     .L2     B7,B17,B8         ; |156| 
    1916                    
    1917 0000040c 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    1918 00000410 031885fa  ||         SUBU    .L2     B4,B6,B7:B6       ; |156| 
    1919                    
    1920 00000414 049f184b             EXT     .S2     B7,24,24,B9       ; |156| 
    1921 00000418 0310d57b  ||         ADDU    .L2X    A4,B6,B7:B6       ; |156| 
    1922 0000041c 041508c3  ||         SUB     .D2     B5,B8,B8          ; |156| 
    1923 00000420 02000028! ||         MVKL    .S1     end_count,A4
    1924                    
    1925 0000042c     f2f1             ADD     .L2X    B7,A5,B7          ; |156| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   36

    1926 00000428 042501e3  ||         ADD     .S2     B8,B9,B8          ; |156| 
    1927 00000424 02000069! ||         MVKH    .S1     end_count,A4
    1928                    
    1929 00000430 03a0e07a             ADD     .L2     B7,B8,B7          ; |156| 
    1930 0000042e     1044  ||         STDW    .D1T2   B5:B4,*A4         ; |153| 
    1931                    
    1932                    $C$DW$191       .dwtag  DW_TAG_TI_branch
    1933                            .dwattr $C$DW$191, DW_AT_low_pc(0x00)
    1934                            .dwattr $C$DW$191, DW_AT_name("setStackDepth")
    1935                            .dwattr $C$DW$191, DW_AT_TI_call
    1936                    
    1937 00000434 10000013!            CALLP   .S2     setStackDepth,B3
    1938 00000438 03346b46  ||         STDW    .D1T2   B7:B6,*+A13[A3]   ; |156| 
    1939                    
    1940                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 159,
    1941 00000440           $C$RL21:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    1942 00000440 02000028!            MVKL    .S1     act_kernel,A4
    1943                    
    1944 00000444 02000069!            MVKH    .S1     act_kernel,A4
    1945 00000448     25a6  ||         MVK     .L1     1,A3              ; |137| 
    1946                    
    1947                    $C$DW$192       .dwtag  DW_TAG_TI_branch
    1948                            .dwattr $C$DW$192, DW_AT_low_pc(0x00)
    1949                            .dwattr $C$DW$192, DW_AT_name("VLIB_cache_inval")
    1950                            .dwattr $C$DW$192, DW_AT_TI_call
    1951                    
    1952 0000044c 10000012!            CALLP   .S2     VLIB_cache_inval,B3
    1953 0000044a     0034  ||         STW     .D1T1   A3,*A4            ; |137| 
    1954                    
    1955                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 140,
    1956                    $C$RL22:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    1957                    $C$DW$193       .dwtag  DW_TAG_TI_branch
    1958                            .dwattr $C$DW$193, DW_AT_low_pc(0x00)
    1959                            .dwattr $C$DW$193, DW_AT_name("getSP")
    1960                            .dwattr $C$DW$193, DW_AT_TI_call
    1961 00000450 10000012!            CALLP   .S2     getSP,B3
    1962                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 143,
    1963                    $C$RL23:   ; CALL OCCURS {getSP} {0}         ; |143| 
    1964                    $C$DW$194       .dwtag  DW_TAG_TI_branch
    1965                            .dwattr $C$DW$194, DW_AT_low_pc(0x00)
    1966                            .dwattr $C$DW$194, DW_AT_name("initStack")
    1967                            .dwattr $C$DW$194, DW_AT_TI_call
    1968 00000454 10000012!            CALLP   .S2     initStack,B3
    1969 00000458           $C$RL24:   ; CALL OCCURS {initStack} {0}     ; |143| 
    1970                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 150,co
    1971 00000458 01a82a58             CMPEQ   .L1     A10,1,A3          ; |150| 
    1972                    
    1973 00000464     f9e6             XOR     .L1     1,A3,A3           ; |150| 
    1974 00000460 022803e3  ||         MVC     .S2     TSCL,B4           ; |146| 
    1975                    
    1976 00000466     adb5             STW     .D2T1   A3,*+SP(52)       ; |146| 
    1977 00000468 02ac03e2  ||         MVC     .S2     TSCH,B5           ; |146| 
    1978                    
    1979 0000046c     defd             LDW     .D2T2   *+SP(88),B7       ; |146| 
    1980 0000046e     a1b2  ||         MVK     .S1     37,A3             ; |154| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   37

    1981                    
    1982 00000470 032c6a17             LDBU    .D1T2   *+A11[A3],B6      ; |154| 
    1983 00000474 0fbe02e4  ||         LDW     .D2T1   *+SP(64),A31      ; |154| 
    1984                    
    1985 00000478 0fa80fdb             MV      .L2     B10,B31           ; |154| 
    1986 00000480 023e42e4  ||         LDW     .D2T1   *+SP(72),A4       ; |154| 
    1987                    
    1988                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 146,
    1989 00000484 027c03c6             STDW    .D2T2   B5:B4,*B31        ; |146| 
    1990                    
    1991 00000488 0f00a359             ZERO    .L1     A30               ; |154| 
    1992 0000048c 043e82e4  ||         LDW     .D2T1   *+SP(80),A8       ; |154| 
    1993                    
    1994                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 154,co
    1995 00000490 0f3c42f4             STW     .D2T1   A30,*+SP(8)       ; |154| 
    1996 00000494 033c82b6             STB     .D2T2   B6,*+SP(4)        ; |154| 
    1997 00000498 03bc82f6             STW     .D2T2   B7,*+SP(16)       ; |154| 
    1998 0000049c 0fbc62f4             STW     .D2T1   A31,*+SP(12)      ; |154| 
    1999 000004a0     9d4d             LDW     .D2T2   *+SP(32),B4       ; |154| 
    2000                    
    2001 000004a2     07a7             ZERO    .L2     B7                ; |154| 
    2002 000004a4     fded  ||         LDW     .D2T2   *+SP(60),B6       ; |154| 
    2003                    
    2004 000004a6     bcf5             STW     .D2T2   B7,*+SP(20)       ; |154| 
    2005 000004ac     81b2  ||         MVK     .S1     36,A3             ; |154| 
    2006 000004a8 042c0fdb  ||         MV      .L2     B11,B8            ; |154| 
    2007                    
    2008                    $C$DW$195       .dwtag  DW_TAG_TI_branch
    2009                            .dwattr $C$DW$195, DW_AT_low_pc(0x00)
    2010                            .dwattr $C$DW$195, DW_AT_name("VLIB_matchTemplate_cn")
    2011                            .dwattr $C$DW$195, DW_AT_TI_call
    2012                    
    2013 000004b4 10000013!            CALLP   .S2     VLIB_matchTemplate_cn,B3
    2014 000004b0 060d6a17  ||         LDBU    .D1T2   *+A3[A11],B12     ; |154| 
    2015 000004ae     cded  ||         LDW     .D2T1   *+SP(56),A6       ; |154| 
    2016 000004b8 053c0fd9  ||         MV      .L1     A15,A10           ; |154| 
    2017 000004c0 05340fda  ||         MV      .L2     B13,B10           ; |154| 
    2018                    
    2019 000004c4           $C$RL25:   ; CALL OCCURS {VLIB_matchTemplate_cn} {0}  ; |154| 
    2020 000004c4           $C$DW$L$VLIB_matchTemplate_d$29$E:
    2021                    ;** --------------------------------------------------------------------------*
    2022 000004c4           $C$DW$L$VLIB_matchTemplate_d$30$B:
    2023                    ;          EXCLUSIVE CPU CYCLES: 27
    2024                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [17]
    2025                    ;** 153 -----------------------    end_count = v$2;  // [17]
    2026                    ;** 156 -----------------------    C$8 = act_kernel;  // [17]
    2027                    ;** 156 -----------------------    *((C$8<<3)+K$142) = *((C$8<<3)+K$142)+(v$2-(beg_count+overhead));  
    2028                    ;** 159 -----------------------    setStackDepth();  // [17]
    2029                    ;** 170 -----------------------    status_nat = status_nat != 1;
    2030                    ;** 55  -----------------------    status_nat_vs_int = 1;
    2031                    ;** 174 -----------------------    if ( status_int != 1 ) goto g38;
    2032                    
    2033 000004c4 05100fd9             MV      .L1     A4,A10            ; |154| 
    2034 000004c8 032803e2  ||         MVC     .S2     TSCL,B6           ; |153| 
    2035                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   38

    2036                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 153,
    2037 000004cc 03ac03e2             MVC     .S2     TSCH,B7           ; |153| 
    2038 000004d0 01800028!            MVKL    .S1     overhead,A3
    2039 000004d4 02000028!            MVKL    .S1     beg_count,A4
    2040 000004d8 0f800028!            MVKL    .S1     act_kernel,A31
    2041 000004dc 01800068!            MVKH    .S1     overhead,A3
    2042 000004e0 02000068!            MVKH    .S1     beg_count,A4
    2043                    
    2044 000004e4 0f800069!            MVKH    .S1     act_kernel,A31
    2045 000004e8     91c7  ||         MV      .L2X    A3,B4             ; |156| 
    2046                    
    2047 000004ea     b247             MV      .L2X    A4,B5
    2048 000004ec 047c0265  ||         LDW     .D1T1   *A31,A8           ; |156| 
    2049 000004f0 081003e6  ||         LDDW    .D2T2   *B4,B17:B16       ; |156| 
    2050                    
    2051                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 156,
    2052 000004f4 041403e6             LDDW    .D2T2   *B5,B9:B8         ; |156| 
    2053 000004f8 01800028!            MVKL    .S1     end_count,A3
    2054 00000500 01800068!            MVKH    .S1     end_count,A3
    2055                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 153,
    2056 00000504 030c0346             STDW    .D1T2   B7:B6,*A3         ; |153| 
    2057                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 156,
    2058 00000508 03350b64             LDDW    .D1T1   *+A13[A8],A7:A6   ; |156| 
    2059 0000050c 0222057a             ADDU    .L2     B16,B8,B5:B4      ; |156| 
    2060 00000510 0444a07a             ADD     .L2     B5,B17,B8         ; |156| 
    2061                    
    2062 00000514 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    2063 00000518 0210c5fa  ||         SUBU    .L2     B6,B4,B5:B4       ; |156| 
    2064                    
    2065 0000051c 0fa0e0fb             SUB     .L2     B7,B8,B31         ; |156| 
    2066 00000520 0297184a  ||         EXT     .S2     B5,24,24,B5       ; |156| 
    2067                    
    2068 00000524 0210d579             ADDU    .L1X    A6,B4,A5:A4       ; |156| 
    2069 00000528 0217e07a  ||         ADD     .L2     B31,B5,B4         ; |156| 
    2070                    
    2071 0000052c     a3d0             ADD     .L1     A5,A7,A5          ; |156| 
    2072 0000052e     b250             ADD     .L1X    A5,B4,A5          ; |156| 
    2073                    $C$DW$196       .dwtag  DW_TAG_TI_branch
    2074                            .dwattr $C$DW$196, DW_AT_low_pc(0x00)
    2075                            .dwattr $C$DW$196, DW_AT_name("setStackDepth")
    2076                            .dwattr $C$DW$196, DW_AT_TI_call
    2077                    
    2078 00000530 10000013!            CALLP   .S2     setStackDepth,B3
    2079 00000534 02350b44  ||         STDW    .D1T1   A5:A4,*+A13[A8]   ; |156| 
    2080                    
    2081                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\VLIB_profile.h",line 159,
    2082 00000538           $C$RL26:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    2083 00000538           $C$DW$L$VLIB_matchTemplate_d$30$E:
    2084                    ;** --------------------------------------------------------------------------*
    2085 00000538           $C$DW$L$VLIB_matchTemplate_d$31$B:
    2086                    ;          EXCLUSIVE CPU CYCLES: 12
    2087                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 170,co
    2088 00000538 01bda2e4             LDW     .D2T1   *+SP(52),A3       ; |170| 
    2089 00000540 02282a58             CMPEQ   .L1     A10,1,A4          ; |170| 
    2090                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 55,col
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   39

    2091 00000544 0504a35a             MVK     .L2     0x1,B10           ; |55| 
    2092                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 170,co
    2093 00000548 02103dda             XOR     .L2X    1,A4,B4           ; |170| 
    2094 0000054c     ddc5             STW     .D2T2   B4,*+SP(56)       ; |170| 
    2095                    
    2096 00000550 000c3a5a             CMPEQ   .L2X    A3,1,B0           ; |174| 
    2097 0000054e     ae3d  ||         LDW     .D2T1   *+SP(68),A3
    2098                    
    2099 00000554 30004b91     [!B0]   B       .S1     $C$L26            ; |174| 
    2100 00000558 323d82e4  || [!B0]   LDW     .D2T1   *+SP(48),A4
    2101                    
    2102 00000560 323ce2e6     [!B0]   LDW     .D2T2   *+SP(28),B4
    2103 00000564 33bd42e6     [!B0]   LDW     .D2T2   *+SP(40),B7
    2104 00000568     0c6e             NOP             1
    2105                    
    2106 0000056a     11a6             CMPGT   .L1     A3,0,A0           ; |175| 
    2107 0000056c     8dbd  ||         LDW     .D2T1   *+SP(48),A3
    2108                    
    2109 0000056e     0c6e             NOP             1
    2110                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 174,co
    2111                               ; BRANCHCC OCCURS {$C$L26}        ; |174| 
    2112 00000570           $C$DW$L$VLIB_matchTemplate_d$31$E:
    2113                    ;** --------------------------------------------------------------------------*
    2114 00000570           $C$DW$L$VLIB_matchTemplate_d$32$B:
    2115                    ;          EXCLUSIVE CPU CYCLES: 6
    2116                    ;** 175 -----------------------    if ( outScoreHeight <= 0 ) goto g28;
    2117                    
    2118 00000570 c1bd82e5     [ A0]   LDW     .D2T1   *+SP(48),A3
    2119 00000574 d0002490  || [!A0]   B       .S1     $C$L19            ; |175| 
    2120                    
    2121 00000578 c23d82e4     [ A0]   LDW     .D2T1   *+SP(48),A4
    2122 00000580 d1bd82e4     [!A0]   LDW     .D2T1   *+SP(48),A3
    2123 00000584 d23ce2e6     [!A0]   LDW     .D2T2   *+SP(28),B4
    2124 00000588 d3bd42e6     [!A0]   LDW     .D2T2   *+SP(40),B7
    2125 0000058c c18c6ca0     [ A0]   SHL     .S1     A3,3,A3
    2126                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 175,co
    2127                               ; BRANCHCC OCCURS {$C$L19}        ; |175| 
    2128 00000590           $C$DW$L$VLIB_matchTemplate_d$32$E:
    2129                    ;** --------------------------------------------------------------------------*
    2130 00000590           $C$DW$L$VLIB_matchTemplate_d$33$B:
    2131                    ;          EXCLUSIVE CPU CYCLES: 8
    2132                    ;**     -----------------------    U$169 = prm+U$12;
    2133                    ;**     -----------------------    C$7 = tpi*56+prm;
    2134                    ;**     -----------------------    U$171 = (*C$7).xDirJump;
    2135                    ;**     -----------------------    U$179 = (*C$7).yDirJump;
    2136                    ;** 175 -----------------------    i = 0;
    2137                    ;**     -----------------------    #pragma LOOP_FLAGS(1024u)
    2138                    
    2139 00000590     fccd             LDW     .D2T2   *+SP(28),B4
    2140 00000592     d65b  ||         SHL     .S2X    A4,6,B5
    2141 00000594 06000029  ||         ZERO    .S1     A12               ; |175| 
    2142 00000598 00380ad8  ||         CMPGT   .L1     A14,0,A0          ; |176| 
    2143                    
    2144 000005a0     b9d1             SUB     .L2X    B5,A3,B5
    2145 000005a2     8e3d  ||         LDW     .D2T1   *+SP(64),A3
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   40

    2146                    
    2147 000005a4     dd7d             LDW     .D2T2   *+SP(40),B7
    2148 000005a6     a333             MVK     .S2     37,B6
    2149 000005a8 0f80122a             MVK     .S2     36,B31
    2150 000005ac 0294807a             ADD     .L2     B4,B5,B5
    2151                    
    2152 000005b0 01b06801             MPY32   .M1     A3,A12,A3
    2153 000005b4 0694ca94  ||         LDBU    .D2T1   *+B5[B6],A13
    2154                    
    2155 000005b8 057caa95             LDBU    .D2T1   *+B31[B5],A10
    2156 000005c0 0610e07a  ||         ADD     .L2     B7,B4,B12
    2157                    
    2158 000005c4           $C$DW$L$VLIB_matchTemplate_d$33$E:
    2159                    ;** --------------------------------------------------------------------------*
    2160                    ;**   BEGIN LOOP $C$L14
    2161                    ;** --------------------------------------------------------------------------*
    2162 000005c4           $C$L14:    
    2163                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 175,co
    2164 000005c4           $C$DW$L$VLIB_matchTemplate_d$34$B:
    2165                    ;          EXCLUSIVE CPU CYCLES: 6
    2166                    ;**     -----------------------g21:
    2167                    ;** 176 -----------------------    if ( outScoreWidth <= 0 ) goto g27;
    2168                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 176,co
    2169 000005c4 d044a120     [!A0]   BNOP    .S1     $C$L17,5          ; |176| 
    2170                               ; BRANCHCC OCCURS {$C$L17}        ; |176| 
    2171 000005c8           $C$DW$L$VLIB_matchTemplate_d$34$E:
    2172                    ;** --------------------------------------------------------------------------*
    2173 000005c8           $C$DW$L$VLIB_matchTemplate_d$35$B:
    2174                    ;          EXCLUSIVE CPU CYCLES: 2
    2175                    ;**     -----------------------    U$160 = i*outScorePitch*4;
    2176                    ;** 176 -----------------------    j = 0;
    2177                    ;**     -----------------------    #pragma LOOP_FLAGS(256u)
    2178                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 176,co
    2179 000005c8     06a6             ZERO    .L1     A5                ; |176| 
    2180 000005ca     4582             SHL     .S1     A3,2,A3
    2181 000005cc           $C$DW$L$VLIB_matchTemplate_d$35$E:
    2182                    ;*----------------------------------------------------------------------------*
    2183                    ;*   SOFTWARE PIPELINE INFORMATION
    2184                    ;*      Disqualified loop: Loop contains control code
    2185                    ;*----------------------------------------------------------------------------*
    2186 000005cc           $C$L15:    
    2187 000005cc           $C$DW$L$VLIB_matchTemplate_d$36$B:
    2188                    ;          EXCLUSIVE CPU CYCLES: 19
    2189                    ;**     -----------------------g23:
    2190                    ;** 177 -----------------------    if ( *(j*4+U$160+outScore_cn) != *(j*4+U$160+outScore) ) goto g25;
    2191                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 177,co
    2192 000005cc     decd             LDW     .D2T2   *+SP(88),B4       ; |177| 
    2193 000005ce     aecd             LDW     .D2T1   *+SP(84),A4       ; |177| 
    2194 000005d0 038cbc40             ADDAW   .D1     A3,A5,A7          ; |177| 
    2195 000005d4 030cbc40             ADDAW   .D1     A3,A5,A6          ; |177| 
    2196 000005d8     0c6e             NOP             1
    2197 000005da     93c1             ADD     .L2X    B4,A7,B4          ; |177| 
    2198                    
    2199 000005e0     8340             ADD     .L1     A4,A6,A4          ; |177| 
    2200 000005e2     104d  ||         LDW     .D2T2   *B4,B4            ; |177| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   41

    2201                    
    2202 000005e4     004c             LDW     .D1T1   *A4,A4            ; |177| 
    2203 000005e6     6c6e             NOP             4
    2204 000005e8 00109e22             CMPEQSP .S2X    B4,A4,B0          ; |177| 
    2205                    
    2206 000005ec 22954079     [ B0]   ADD     .L1     A10,A5,A5         ; |176| 
    2207 000005f0 30000690  || [!B0]   B       .S1     $C$L16            ; |177| 
    2208                    
    2209                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 176,co
    2210 000005f4 0038aaf8             CMPLT   .L1     A5,A14,A0         ; |176| 
    2211 000005f8     c866     [!B0]   ZERO    .L1     A0                ; |176| nullify predicate
    2212                    
    2213 000005fa     5daa     [ A0]   BNOP    .S1     $C$L15,2          ; |176| 
    2214 00000600 303d62e4  || [!B0]   LDW     .D2T1   *+SP(44),A0       ; |178| 
    2215                    
    2216                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 177,co
    2217                               ; BRANCHCC OCCURS {$C$L16}        ; |177| 
    2218 00000604           $C$DW$L$VLIB_matchTemplate_d$36$E:
    2219                    ;** --------------------------------------------------------------------------*
    2220 00000604           $C$DW$L$VLIB_matchTemplate_d$37$B:
    2221                    ;          EXCLUSIVE CPU CYCLES: 3
    2222                    ;** 176 -----------------------    j += U$171;
    2223                    ;** 176 -----------------------    if ( j < outScoreWidth ) goto g23;
    2224 00000604     4c6e             NOP             3
    2225                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 176,co
    2226                               ; BRANCHCC OCCURS {$C$L15}        ; |176| 
    2227 00000606           $C$DW$L$VLIB_matchTemplate_d$37$E:
    2228                    ;** --------------------------------------------------------------------------*
    2229 00000606           $C$DW$L$VLIB_matchTemplate_d$38$B:
    2230                    ;          EXCLUSIVE CPU CYCLES: 6
    2231                    ;** 176 -----------------------    goto g27;
    2232                    
    2233 00000606     8c0a             BNOP    .S1     $C$L18,4          ; |176| 
    2234 0000060c 01be22e4  ||         LDW     .D2T1   *+SP(68),A3       ; |175| 
    2235 00000608 0631a079  ||         ADD     .L1     A13,A12,A12       ; |175| 
    2236                    
    2237                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 175,co
    2238 00000610 000d8af8             CMPLT   .L1     A12,A3,A0         ; |175| 
    2239                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 176,co
    2240                               ; BRANCH OCCURS {$C$L18}          ; |176| 
    2241 00000614           $C$DW$L$VLIB_matchTemplate_d$38$E:
    2242                    ;** --------------------------------------------------------------------------*
    2243 00000614           $C$L16:    
    2244                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 177,co
    2245 00000614           $C$DW$L$VLIB_matchTemplate_d$39$B:
    2246                    ;          EXCLUSIVE CPU CYCLES: 8
    2247                    ;**     -----------------------g25:
    2248                    ;** 178 -----------------------    status_nat_vs_int = 0;
    2249                    ;** 179 -----------------------    if ( !LevelOfFeedback ) goto g27;
    2250                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 178,co
    2251 00000614 0500a35a             ZERO    .L2     B10               ; |178| 
    2252 00000618     0c6e             NOP             1
    2253                    
    2254 0000061a     4c3a     [!A0]   BNOP    .S1     $C$L18,2          ; |179| 
    2255 00000620 d1be22e5  || [!A0]   LDW     .D2T1   *+SP(68),A3       ; |175| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   42

    2256 00000624 c200002b! || [ A0]   MVKL    .S2     $C$SL2+0,B4
    2257 00000628 d631a078  || [!A0]   ADD     .L1     A13,A12,A12       ; |175| 
    2258                    
    2259                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 180,co
    2260                    $C$DW$197       .dwtag  DW_TAG_TI_branch
    2261                            .dwattr $C$DW$197, DW_AT_low_pc(0x00)
    2262                            .dwattr $C$DW$197, DW_AT_name("printf")
    2263                            .dwattr $C$DW$197, DW_AT_TI_call
    2264 0000062c c0000010!    [ A0]   CALL    .S1     printf            ; |180| 
    2265 00000630 c200006a!    [ A0]   MVKH    .S2     $C$SL2+0,B4
    2266                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 175,co
    2267 00000634 d00d8af8     [!A0]   CMPLT   .L1     A12,A3,A0         ; |175| 
    2268                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 179,co
    2269                               ; BRANCHCC OCCURS {$C$L18}        ; |179| 
    2270 00000638           $C$DW$L$VLIB_matchTemplate_d$39$E:
    2271                    ;** --------------------------------------------------------------------------*
    2272 00000638           $C$DW$L$VLIB_matchTemplate_d$40$B:
    2273                    ;          EXCLUSIVE CPU CYCLES: 3
    2274                    ;** 180 -----------------------    printf((const char *)" Mismatch With Reference at location (%u,%u) 
    2275                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 180,co
    2276 00000638     bc45             STW     .D2T2   B4,*+SP(4)        ; |180| 
    2277 0000063a     ec55             STW     .D2T1   A5,*+SP(12)       ; |180| 
    2278                    
    2279 00000640 063c42f5             STW     .D2T1   A12,*+SP(8)       ; |180| 
    2280 00000644 01820162  ||         ADDKPC  .S2     $C$RL27,B3,0      ; |180| 
    2281                    
    2282 00000648           $C$RL27:   ; CALL OCCURS {printf} {0}        ; |180| 
    2283 00000648           $C$DW$L$VLIB_matchTemplate_d$40$E:
    2284                    ;** --------------------------------------------------------------------------*
    2285 00000648           $C$L17:    
    2286 00000648           $C$DW$L$VLIB_matchTemplate_d$41$B:
    2287                    ;          EXCLUSIVE CPU CYCLES: 6
    2288                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 175,co
    2289 00000648 01be22e4             LDW     .D2T1   *+SP(68),A3       ; |175| 
    2290 0000064c 0631a078             ADD     .L1     A13,A12,A12       ; |175| 
    2291 00000650     4c6e             NOP             3
    2292                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 175,co
    2293 00000652     0c6e             CMPLT   .L1     A12,A3,A0         ; |175| 
    2294 00000660           $C$DW$L$VLIB_matchTemplate_d$41$E:
    2295                    ;** --------------------------------------------------------------------------*
    2296 00000660           $C$L18:    
    2297                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 176,co
    2298 00000660           $C$DW$L$VLIB_matchTemplate_d$42$B:
    2299                    ;          EXCLUSIVE CPU CYCLES: 6
    2300                    ;**     -----------------------g27:
    2301                    ;** 175 -----------------------    i += U$179;
    2302                    ;** 175 -----------------------    if ( i < outScoreHeight ) goto g21;
    2303                    
    2304 00000660 cfb28121     [ A0]   BNOP    .S1     $C$L14,4          ; |175| 
    2305 00000664     8e3d  ||         LDW     .D2T1   *+SP(64),A3
    2306 00000666     2056  ||         MV      .D1     A0,A1             ; guard predicate rewrite
    2307 00000668 c0380ad8  || [ A0]   CMPGT   .L1     A14,0,A0          ; |176| 
    2308                    
    2309 0000066c 01b06800             MPY32   .M1     A3,A12,A3
    2310                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 175,co
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   43

    2311                               ; BRANCHCC OCCURS {$C$L14}        ; |175| 
    2312 00000670           $C$DW$L$VLIB_matchTemplate_d$42$E:
    2313                    ;** --------------------------------------------------------------------------*
    2314 00000670           $C$DW$L$VLIB_matchTemplate_d$43$B:
    2315                    ;          EXCLUSIVE CPU CYCLES: 6
    2316                    ;** 175 -----------------------    goto g29;
    2317                    
    2318 00000670 01b182e5             LDW     .D2T1   *+B12(48),A3      ; |188| 
    2319 00000674     09ca  ||         B       .S1     $C$L20            ; |175| 
    2320                    
    2321                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 188,co
    2322 00000676     ae4d             LDW     .D2T1   *+SP(68),A4       ; |188| 
    2323 00000678     4c6e             NOP             3
    2324                    
    2325 0000067a     8d35             STW     .D2T1   A3,*+SP(32)       ; |188| 
    2326 00000680     01c6  ||         MV      .L1     A3,A0             ; |188| 
    2327 00000682     0192  ||         ZERO    .S1     A3                ; |188| 
    2328                    
    2329                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 175,co
    2330                               ; BRANCH OCCURS {$C$L20}          ; |175| 
    2331 00000684           $C$DW$L$VLIB_matchTemplate_d$43$E:
    2332                    ;** --------------------------------------------------------------------------*
    2333 00000684           $C$L19:    
    2334 00000684           $C$DW$L$VLIB_matchTemplate_d$44$B:
    2335                    ;          EXCLUSIVE CPU CYCLES: 10
    2336                    ;**     -----------------------g28:
    2337                    ;**     -----------------------    U$169 = prm+U$12;
    2338                    ;**     -----------------------    C$6 = tpi*56+prm;
    2339                    ;**     -----------------------    U$171 = (*C$6).xDirJump;
    2340                    ;**     -----------------------    U$179 = (*C$6).yDirJump;
    2341 00000684 0f80122a             MVK     .S2     36,B31
    2342                    
    2343 00000688     65ca             SHL     .S1     A3,3,A4
    2344 0000068a     d5db  ||         SHL     .S2X    A3,6,B5
    2345                    
    2346 0000068c     a333             MVK     .S2     37,B6
    2347                    
    2348 00000690 0610e07a             ADD     .L2     B7,B4,B12
    2349 0000068e     ba5b  ||         SUB     .S2X    B5,A4,B5
    2350                    
    2351                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 188,co
    2352 00000694 01b182e4             LDW     .D2T1   *+B12(48),A3      ; |188| 
    2353 00000698     ae4d             LDW     .D2T1   *+SP(68),A4       ; |188| 
    2354 0000069a     82d1             ADD     .L2     B4,B5,B5
    2355 000006a0 057caa94             LDBU    .D2T1   *+B31[B5],A10
    2356 000006a4 0694ca94             LDBU    .D2T1   *+B5[B6],A13
    2357                    
    2358 000006a8     01c6             MV      .L1     A3,A0             ; |188| 
    2359 000006aa     8d35  ||         STW     .D2T1   A3,*+SP(32)       ; |188| 
    2360 000006ac     0192  ||         ZERO    .S1     A3                ; |188| 
    2361                    
    2362 000006ae           $C$DW$L$VLIB_matchTemplate_d$44$E:
    2363                    ;** --------------------------------------------------------------------------*
    2364 000006ae           $C$L20:    
    2365                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 175,co
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   44

    2366 000006ae           $C$DW$L$VLIB_matchTemplate_d$45$B:
    2367                    ;          EXCLUSIVE CPU CYCLES: 8
    2368                    ;**     -----------------------g29:
    2369                    ;** 188 -----------------------    U$183 = (*U$169).outScore;
    2370                    ;** 188 -----------------------    if ( !((U$183 != NULL)&(outScoreHeight > 0)) ) goto g39;
    2371                    
    2372 000006ae     29ee     [ A0]   MVK     .S1     0x1,A3            ; |188| 
    2373 000006b0 02100ad8  ||         CMPGT   .L1     A4,0,A4           ; |188| 
    2374                    
    2375 000006b4     8588             AND     .L1     A4,A3,A0          ; |188| 
    2376 000006b6     8e3d  ||         LDW     .D2T1   *+SP(64),A3
    2377                    
    2378 000006b8 d08c8123     [!A0]   BNOP    .S2     $C$L27,4          ; |188| 
    2379 000006c0 c6000029  || [ A0]   ZERO    .S1     A12               ; |189| 
    2380 000006c8 008008f0  ||         MV      .D1     A0,A1             ; guard predicate rewrite
    2381 000006c4 c0380ad9  || [ A0]   CMPGT   .L1     A14,0,A0          ; |190| 
    2382                    
    2383 000006cc 01b06800             MPY32   .M1     A3,A12,A3
    2384                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 188,co
    2385                               ; BRANCHCC OCCURS {$C$L27}        ; |188| 
    2386 000006d0           $C$DW$L$VLIB_matchTemplate_d$45$E:
    2387                    ;** --------------------------------------------------------------------------*
    2388 000006d0           $C$DW$L$VLIB_matchTemplate_d$46$B:
    2389                    ;** 189 -----------------------    i = 0;
    2390                    ;**     -----------------------    #pragma LOOP_FLAGS(1024u)
    2391 000006d0           $C$DW$L$VLIB_matchTemplate_d$46$E:
    2392                    ;** --------------------------------------------------------------------------*
    2393                    ;**   BEGIN LOOP $C$L21
    2394                    ;** --------------------------------------------------------------------------*
    2395 000006d0           $C$L21:    
    2396                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 189,co
    2397 000006d0           $C$DW$L$VLIB_matchTemplate_d$47$B:
    2398                    ;          EXCLUSIVE CPU CYCLES: 6
    2399                    ;**     -----------------------g31:
    2400                    ;** 190 -----------------------    if ( outScoreWidth <= 0 ) goto g37;
    2401                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 190,co
    2402 000006d0 d04aa120     [!A0]   BNOP    .S1     $C$L24,5          ; |190| 
    2403                               ; BRANCHCC OCCURS {$C$L24}        ; |190| 
    2404 000006d4           $C$DW$L$VLIB_matchTemplate_d$47$E:
    2405                    ;** --------------------------------------------------------------------------*
    2406 000006d4           $C$DW$L$VLIB_matchTemplate_d$48$B:
    2407                    ;          EXCLUSIVE CPU CYCLES: 1
    2408                    ;**     -----------------------    U$160 = i*outScorePitch*4;
    2409                    ;** 190 -----------------------    j = 0;
    2410                    ;**     -----------------------    #pragma LOOP_FLAGS(256u)
    2411                    
    2412 000006d4     45ca             SHL     .S1     A3,2,A4
    2413 000006d6     05a6  ||         ZERO    .L1     A3                ; |190| 
    2414                    
    2415 000006d8           $C$DW$L$VLIB_matchTemplate_d$48$E:
    2416                    ;*----------------------------------------------------------------------------*
    2417                    ;*   SOFTWARE PIPELINE INFORMATION
    2418                    ;*      Disqualified loop: Loop contains control code
    2419                    ;*----------------------------------------------------------------------------*
    2420 000006d8           $C$L22:    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   45

    2421                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 190,co
    2422 000006d8           $C$DW$L$VLIB_matchTemplate_d$49$B:
    2423                    ;          EXCLUSIVE CPU CYCLES: 19
    2424                    ;**     -----------------------g33:
    2425                    ;** 191 -----------------------    if ( *(j*4+U$160+outScore_cn) != *(j*4+U$160+U$183) ) goto g35;
    2426                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 191,co
    2427 000006d8     decd             LDW     .D2T2   *+SP(88),B4       ; |191| 
    2428 000006da     8d6d             LDW     .D2T1   *+SP(32),A6       ; |191| 
    2429 000006e0 03907c40             ADDAW   .D1     A4,A3,A7          ; |191| 
    2430 000006e4 02907c40             ADDAW   .D1     A4,A3,A5          ; |191| 
    2431 000006e8     0c6e             NOP             1
    2432 000006ea     93c1             ADD     .L2X    B4,A7,B4          ; |191| 
    2433                    
    2434 000006ec     c2d0             ADD     .L1     A6,A5,A5          ; |191| 
    2435 000006ee     104d  ||         LDW     .D2T2   *B4,B4            ; |191| 
    2436                    
    2437 000006f0     00dc             LDW     .D1T1   *A5,A5            ; |191| 
    2438 000006f2     6c6e             NOP             4
    2439 000006f4 00149e22             CMPEQSP .S2X    B4,A5,B0          ; |191| 
    2440                    
    2441 000006f8 218d4079     [ B0]   ADD     .L1     A10,A3,A3         ; |190| 
    2442 00000700 30000490  || [!B0]   B       .S1     $C$L23            ; |191| 
    2443                    
    2444                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 190,co
    2445 00000704 00386af8             CMPLT   .L1     A3,A14,A0         ; |190| 
    2446 00000708     c866     [!B0]   ZERO    .L1     A0                ; |190| nullify predicate
    2447                    
    2448 0000070a     5b2a     [ A0]   BNOP    .S1     $C$L22,2          ; |190| 
    2449 0000070c 303d62e4  || [!B0]   LDW     .D2T1   *+SP(44),A0       ; |192| 
    2450                    
    2451                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 191,co
    2452                               ; BRANCHCC OCCURS {$C$L23}        ; |191| 
    2453 00000710           $C$DW$L$VLIB_matchTemplate_d$49$E:
    2454                    ;** --------------------------------------------------------------------------*
    2455 00000710           $C$DW$L$VLIB_matchTemplate_d$50$B:
    2456                    ;          EXCLUSIVE CPU CYCLES: 3
    2457                    ;** 190 -----------------------    j += U$171;
    2458                    ;** 190 -----------------------    if ( j < outScoreWidth ) goto g33;
    2459 00000710     4c6e             NOP             3
    2460                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 190,co
    2461                               ; BRANCHCC OCCURS {$C$L22}        ; |190| 
    2462 00000712           $C$DW$L$VLIB_matchTemplate_d$50$E:
    2463                    ;** --------------------------------------------------------------------------*
    2464 00000712           $C$DW$L$VLIB_matchTemplate_d$51$B:
    2465                    ;          EXCLUSIVE CPU CYCLES: 6
    2466                    ;** 190 -----------------------    goto g37;
    2467                    
    2468 00000712     8d0a             BNOP    .S1     $C$L25,4          ; |190| 
    2469 00000718 01be22e4  ||         LDW     .D2T1   *+SP(68),A3       ; |189| 
    2470 00000714 0631a079  ||         ADD     .L1     A13,A12,A12       ; |189| 
    2471                    
    2472                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 189,co
    2473 00000720 000d8af8             CMPLT   .L1     A12,A3,A0         ; |189| 
    2474                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 190,co
    2475                               ; BRANCH OCCURS {$C$L25}          ; |190| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   46

    2476 00000724           $C$DW$L$VLIB_matchTemplate_d$51$E:
    2477                    ;** --------------------------------------------------------------------------*
    2478 00000724           $C$L23:    
    2479                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 191,co
    2480 00000724           $C$DW$L$VLIB_matchTemplate_d$52$B:
    2481                    ;          EXCLUSIVE CPU CYCLES: 8
    2482                    ;**     -----------------------g35:
    2483                    ;** 192 -----------------------    status_nat_vs_int = 0;
    2484                    ;** 193 -----------------------    if ( !LevelOfFeedback ) goto g37;
    2485                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 192,co
    2486 00000724 0500a35a             ZERO    .L2     B10               ; |192| 
    2487 00000728     0c6e             NOP             1
    2488                    
    2489 0000072a     493a     [!A0]   BNOP    .S1     $C$L25,2          ; |193| 
    2490 0000072c d1be22e5  || [!A0]   LDW     .D2T1   *+SP(68),A3       ; |189| 
    2491 00000730 c200002b! || [ A0]   MVKL    .S2     $C$SL3+0,B4
    2492 00000734 d631a078  || [!A0]   ADD     .L1     A13,A12,A12       ; |189| 
    2493                    
    2494                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 194,co
    2495                    $C$DW$198       .dwtag  DW_TAG_TI_branch
    2496                            .dwattr $C$DW$198, DW_AT_low_pc(0x00)
    2497                            .dwattr $C$DW$198, DW_AT_name("printf")
    2498                            .dwattr $C$DW$198, DW_AT_TI_call
    2499 00000738 c0000010!    [ A0]   CALL    .S1     printf            ; |194| 
    2500 00000740 c200006a!    [ A0]   MVKH    .S2     $C$SL3+0,B4
    2501                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 189,co
    2502 00000744 d00d8af8     [!A0]   CMPLT   .L1     A12,A3,A0         ; |189| 
    2503                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 193,co
    2504                               ; BRANCHCC OCCURS {$C$L25}        ; |193| 
    2505 00000748           $C$DW$L$VLIB_matchTemplate_d$52$E:
    2506                    ;** --------------------------------------------------------------------------*
    2507 00000748           $C$DW$L$VLIB_matchTemplate_d$53$B:
    2508                    ;          EXCLUSIVE CPU CYCLES: 3
    2509                    ;** 194 -----------------------    printf((const char *)" Mismatch With Static Reference at location (
    2510                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 194,co
    2511 00000748     bc45             STW     .D2T2   B4,*+SP(4)        ; |194| 
    2512 0000074a     ec35             STW     .D2T1   A3,*+SP(12)       ; |194| 
    2513                    
    2514 0000074c 063c42f5             STW     .D2T1   A12,*+SP(8)       ; |194| 
    2515 00000750 01850162  ||         ADDKPC  .S2     $C$RL28,B3,0      ; |194| 
    2516                    
    2517 00000754           $C$RL28:   ; CALL OCCURS {printf} {0}        ; |194| 
    2518 00000754           $C$DW$L$VLIB_matchTemplate_d$53$E:
    2519                    ;** --------------------------------------------------------------------------*
    2520 00000754           $C$L24:    
    2521 00000754           $C$DW$L$VLIB_matchTemplate_d$54$B:
    2522                    ;          EXCLUSIVE CPU CYCLES: 6
    2523                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 189,co
    2524 00000754 01be22e4             LDW     .D2T1   *+SP(68),A3       ; |189| 
    2525 00000758 0631a078             ADD     .L1     A13,A12,A12       ; |189| 
    2526 00000760 00004000             NOP             3
    2527                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 189,co
    2528 00000764 000d8af8             CMPLT   .L1     A12,A3,A0         ; |189| 
    2529 00000768           $C$DW$L$VLIB_matchTemplate_d$54$E:
    2530                    ;** --------------------------------------------------------------------------*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   47

    2531 00000768           $C$L25:    
    2532                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 190,co
    2533 00000768           $C$DW$L$VLIB_matchTemplate_d$55$B:
    2534                    ;          EXCLUSIVE CPU CYCLES: 6
    2535                    ;**     -----------------------g37:
    2536                    ;** 189 -----------------------    i += U$179;
    2537                    ;** 189 -----------------------    if ( i < outScoreHeight ) goto g31;
    2538                    
    2539 00000768 cfb88121     [ A0]   BNOP    .S1     $C$L21,4          ; |189| 
    2540 0000076c     8e3d  ||         LDW     .D2T1   *+SP(64),A3
    2541 0000076e     2056  ||         MV      .D1     A0,A1             ; guard predicate rewrite
    2542 00000770 c0380ad8  || [ A0]   CMPGT   .L1     A14,0,A0          ; |190| 
    2543                    
    2544 00000774 01b06801             MPY32   .M1     A3,A12,A3
    2545                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 189,co
    2546                               ; BRANCHCC OCCURS {$C$L21}        ; |189| 
    2547 00000780           $C$DW$L$VLIB_matchTemplate_d$55$E:
    2548                    ;** --------------------------------------------------------------------------*
    2549 00000780           $C$DW$L$VLIB_matchTemplate_d$56$B:
    2550                    ;          EXCLUSIVE CPU CYCLES: 6
    2551                    ;** 189 -----------------------    goto g39;
    2552                    
    2553 00000780 00000a11             B       .S1     $C$L28            ; |189| 
    2554 00000784 0fbd22e4  ||         LDW     .D2T1   *+SP(36),A31      ; |204| 
    2555                    
    2556 00000788 01bda2e4             LDW     .D2T1   *+SP(52),A3
    2557                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 204,co
    2558 0000078c 02a80a5a             CMPEQ   .L2     B10,0,B5          ; |204| 
    2559 00000790 023dc2e6             LDW     .D2T2   *+SP(56),B4
    2560 00000794 02840028             MVK     .S1     0x800,A5
    2561                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 210,co
    2562 00000798 0017e8f8             CMPGT   .L1     A31,A5,A0         ; |210| 
    2563                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 189,co
    2564                               ; BRANCH OCCURS {$C$L28}          ; |189| 
    2565 0000079c           $C$DW$L$VLIB_matchTemplate_d$56$E:
    2566                    ;** --------------------------------------------------------------------------*
    2567 0000079c           $C$L26:    
    2568                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 174,co
    2569 0000079c           $C$DW$L$VLIB_matchTemplate_d$57$B:
    2570                    ;          EXCLUSIVE CPU CYCLES: 9
    2571                    ;**     -----------------------g38:
    2572                    ;**     -----------------------    U$169 = prm+U$12;
    2573                    ;**     -----------------------    C$5 = tpi*56+prm;
    2574                    ;**     -----------------------    U$171 = (*C$5).xDirJump;
    2575                    ;**     -----------------------    U$179 = (*C$5).yDirJump;
    2576 0000079c 0290dca2             SHL     .S2X    A4,6,B5
    2577 000007a0 0610e07a             ADD     .L2     B7,B4,B12
    2578 000007a4     a333             MVK     .S2     37,B6
    2579 000007a6     6582             SHL     .S1     A3,3,A3
    2580 000007a8 0f80122a             MVK     .S2     36,B31
    2581 000007ac     b9d1             SUB     .L2X    B5,A3,B5
    2582 000007ae     82d1             ADD     .L2     B4,B5,B5
    2583 000007b0 0694ca94             LDBU    .D2T1   *+B5[B6],A13
    2584 000007b4 057caa94             LDBU    .D2T1   *+B31[B5],A10
    2585 000007b8           $C$DW$L$VLIB_matchTemplate_d$57$E:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   48

    2586                    ;** --------------------------------------------------------------------------*
    2587 000007b8           $C$L27:    
    2588 000007b8           $C$DW$L$VLIB_matchTemplate_d$58$B:
    2589                    ;          EXCLUSIVE CPU CYCLES: 6
    2590                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 204,co
    2591 000007b8 0fbd22e4             LDW     .D2T1   *+SP(36),A31      ; |204| 
    2592 000007c0     adbd             LDW     .D2T1   *+SP(52),A3
    2593 000007c2     ddcd             LDW     .D2T2   *+SP(56),B4
    2594 000007c4 02840028             MVK     .S1     0x800,A5
    2595 000007c8 02a80a5a             CMPEQ   .L2     B10,0,B5          ; |204| 
    2596                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 210,co
    2597 000007cc 0017e8f8             CMPGT   .L1     A31,A5,A0         ; |210| 
    2598 000007d0           $C$DW$L$VLIB_matchTemplate_d$58$E:
    2599                    ;** --------------------------------------------------------------------------*
    2600 000007d0           $C$L28:    
    2601                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 188,co
    2602 000007d0           $C$DW$L$VLIB_matchTemplate_d$59$B:
    2603                    ;          EXCLUSIVE CPU CYCLES: 6
    2604                    ;**     -----------------------g39:
    2605                    ;** 204 -----------------------    fail = (status_nat_vs_int == 0)|(status_int == 0)|(status_nat == 0)
    2606                    ;** 210 -----------------------    (U$107 > K$198) ? (mode = 5) : (mode = ((unsigned)tempImg&7u|tempIm
    2607                    
    2608 000007d0 c0001611     [ A0]   B       .S1     $C$L30            ; |210| 
    2609 000007d4 020c0a59  ||         CMPEQ   .L1     A3,0,A4           ; |204| 
    2610 000007d8 d1be42e4  || [!A0]   LDW     .D2T1   *+SP(72),A3       ; |210| 
    2611                    
    2612                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 210,co
    2613 000007e0 dfbde2e4     [!A0]   LDW     .D2T1   *+SP(60),A31      ; |210| 
    2614                    
    2615 000007e4 0210b6e3             OR      .S2X    A4,B5,B4          ; |204| 
    2616 000007e8 02900a5a  ||         CMPEQ   .L2     B4,0,B5           ; |204| 
    2617                    
    2618 000007ec 0510affb             OR      .L2     B5,B4,B10         ; |204| 
    2619 000007f0 c20002aa  || [ A0]   MVK     .S2     0x5,B4            ; |210| 
    2620                    
    2621                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 204,co
    2622 000007f4 c23f02f6     [ A0]   STW     .D2T2   B4,*+SP(96)       ; |204| 
    2623 000007f8 023e82e6             LDW     .D2T2   *+SP(80),B4
    2624                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 210,co
    2625                               ; BRANCHCC OCCURS {$C$L30}        ; |210| 
    2626 000007fc           $C$DW$L$VLIB_matchTemplate_d$59$E:
    2627                    ;** --------------------------------------------------------------------------*
    2628 000007fc           $C$DW$L$VLIB_matchTemplate_d$60$B:
    2629                    ;          EXCLUSIVE CPU CYCLES: 15
    2630 000007fc 02b46f5a             AND     .L2     3,B13,B5          ; |210| 
    2631 00000800 020c6f58             AND     .L1     3,A3,A4           ; |210| 
    2632 00000804 00002000             NOP             2
    2633 00000808 0210ef5a             AND     .L2     7,B4,B4           ; |210| 
    2634 0000080c 0210affa             OR      .L2     B5,B4,B4          ; |210| 
    2635 00000810 00000000             NOP             1
    2636                    
    2637 00000814 01909ff9             OR      .L1X    A4,B4,A3          ; |210| 
    2638 00000818 027c67a0  ||         AND     .S1     3,A31,A4          ; |210| 
    2639                    
    2640 0000081c 000c8ff9             OR      .L1     A4,A3,A0          ; |210| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   49

    2641 00000820     1992  ||         MVK     .S1     24,A3             ; |210| 
    2642                    
    2643 00000824 c210a35b     [ A0]   MVK     .L2     0x4,B4            ; |210| 
    2644 00000822     096a  || [ A0]   B       .S1     $C$L29            ; |210| 
    2645 00000828     2046  ||         MV      .L1     A0,A1             ; |210| branch predicate copy
    2646 0000082a     4056  ||         MV      .D1     A0,A2             ; guard predicate rewrite
    2647                    
    2648 0000082c c23f22f7     [ A0]   STW     .D2T2   B4,*+SP(100)      ; |210| 
    2649 00000834     0233  ||         MVK     .S2     32,B4             ; |210| 
    2650 00000830 002c7a79  ||         CMPEQ   .L1X    B11,A3,A0         ; |210| 
    2651                    
    2652 00000838 d0916a7a     [!A0]   CMPEQ   .L2     B11,B4,B1         ; |210| 
    2653 00000836     08ef  || [ A0]   ZERO    .S2     B1                ; |210| 
    2654                    
    2655 00000840 4188a359     [ B1]   MVK     .L1     0x2,A3            ; |210| 
    2656 00000844 81bf22e4  || [ A1]   LDW     .D2T1   *+SP(100),A3
    2657                    
    2658 00000848     00c7             MV      .L2     B1,B0             ; |210| 
    2659 0000084a     2867     [ A0]   MVK     .L2     0x1,B0            ; |210| 
    2660                               ; BRANCHCC OCCURS {$C$L29}        ; |210| 
    2661 0000084c           $C$DW$L$VLIB_matchTemplate_d$60$E:
    2662                    ;** --------------------------------------------------------------------------*
    2663 0000084c           $C$DW$L$VLIB_matchTemplate_d$61$B:
    2664                    ;          EXCLUSIVE CPU CYCLES: 11
    2665                    
    2666 0000084c 41bf42f5     [ B1]   STW     .D2T1   A3,*+SP(104)      ; |210| 
    2667 00000850 320ca358  || [!B0]   MVK     .L1     0x3,A4            ; |210| 
    2668                    
    2669 00000854 323f42f4     [!B0]   STW     .D2T1   A4,*+SP(104)      ; |210| 
    2670 00000858 d1bf42e4     [!A0]   LDW     .D2T1   *+SP(104),A3      ; |210| 
    2671 00000860     29e6     [ A0]   MVK     .L1     0x1,A3            ; |210| 
    2672 00000862     4c6e             NOP             3
    2673 00000864     af35             STW     .D2T1   A3,*+SP(100)      ; |210| 
    2674 00000866     af3d             LDW     .D2T1   *+SP(100),A3
    2675 00000868     2c6e             NOP             2
    2676 0000086a           $C$DW$L$VLIB_matchTemplate_d$61$E:
    2677                    ;** --------------------------------------------------------------------------*
    2678 0000086a           $C$L29:    
    2679 0000086a           $C$DW$L$VLIB_matchTemplate_d$62$B:
    2680                    ;          EXCLUSIVE CPU CYCLES: 3
    2681 0000086a     2c6e             NOP             2
    2682 0000086c 01bf02f4             STW     .D2T1   A3,*+SP(96)       ; |210| 
    2683 00000870           $C$DW$L$VLIB_matchTemplate_d$62$E:
    2684                    ;** --------------------------------------------------------------------------*
    2685 00000870           $C$L30:    
    2686 00000870           $C$DW$L$VLIB_matchTemplate_d$63$B:
    2687                    ;          EXCLUSIVE CPU CYCLES: 10
    2688                    ;** 228 -----------------------    est_test = 1;
    2689                    ;** 231 -----------------------    sprintf(K$232, (const char *)"%s generated input | Opt results comp
    2690                    ;** 234 -----------------------    VLIB_formula_add_test(outScoreWidth/(*U$13).xDirJump*(outScoreHeigh
    2691                    ;** 236 -----------------------    goto g41;
    2692 00000870 0300002a!            MVKL    .S2     est_test,B6
    2693 00000874 0300006a!            MVKH    .S2     est_test,B6
    2694                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 228,co
    2695 00000878     26a7             MVK     .L2     1,B5              ; |228| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   50

    2696 0000087a     1155             STW     .D2T2   B5,*B6            ; |228| 
    2697                    $C$DW$199       .dwtag  DW_TAG_TI_branch
    2698                            .dwattr $C$DW$199, DW_AT_low_pc(0x04)
    2699                            .dwattr $C$DW$199, DW_AT_name("__c6xabi_divi")
    2700                            .dwattr $C$DW$199, DW_AT_TI_call
    2701                    
    2702 00000880     8706             MV      .L1     A14,A4            ; |231| 
    2703 00000884 10000012! ||         CALLP   .S2     __c6xabi_divi,B3
    2704 00000882     9507  ||         MV      .L2X    A10,B4            ; |231| 
    2705                    
    2706                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 231,co
    2707                    $C$RL32:   ; CALL OCCURS {__c6xabi_divi} {0}  ; |231| 
    2708                    $C$DW$L$VLIB_matchTemplate_d$63$E:
    2709                    ;** --------------------------------------------------------------------------*
    2710                    $C$DW$L$VLIB_matchTemplate_d$64$B:
    2711                    ;          EXCLUSIVE CPU CYCLES: 53
    2712                    $C$DW$200       .dwtag  DW_TAG_TI_branch
    2713                            .dwattr $C$DW$200, DW_AT_low_pc(0x00)
    2714                            .dwattr $C$DW$200, DW_AT_name("__c6xabi_divi")
    2715                            .dwattr $C$DW$200, DW_AT_TI_call
    2716                    
    2717 00000888 10000013!            CALLP   .S2     __c6xabi_divi,B3
    2718 0000088c     6246  ||         MV      .L1     A4,A3             ; |231| 
    2719 0000088e     ae4d  ||         LDW     .D2T1   *+SP(68),A4       ; |231| 
    2720 00000890 02341fda  ||         MV      .L2X    A13,B4            ; |231| 
    2721                    
    2722 00000894           $C$RL31:   ; CALL OCCURS {__c6xabi_divi} {0}  ; |231| 
    2723 00000894 018c8800             MPY32   .M1     A4,A3,A3          ; |231| 
    2724 00000898 033f02e6             LDW     .D2T2   *+SP(96),B6       ; |231| 
    2725 000008a0 0231a2e6             LDW     .D2T2   *+B12(52),B4      ; |231| 
    2726 000008a4 0e80002a!            MVKL    .S2     testPatternString,B29
    2727 000008a8 0e80006a!            MVKH    .S2     testPatternString,B29
    2728 000008ac 028d7802             MPY32   .M2X    B11,A3,B5         ; |231| 
    2729 000008b0 0ebc42f6             STW     .D2T2   B29,*+SP(8)       ; |231| 
    2730 000008b4 01800028!            MVKL    .S1     $C$SL4+0,A3
    2731 000008b8 033ca2f6             STW     .D2T2   B6,*+SP(20)       ; |231| 
    2732 000008bc 02bcb802             MPY32   .M2X    A15,B5,B5         ; |231| 
    2733 000008c0 01800068!            MVKH    .S1     $C$SL4+0,A3
    2734 000008c4     9cc5             STW     .D2T2   B4,*+SP(16)       ; |231| 
    2735                    
    2736 000008c8 02000028!            MVKL    .S1     desc,A4
    2737 000008c6     ac35  ||         STW     .D2T1   A3,*+SP(4)        ; |231| 
    2738                    
    2739                    $C$DW$201       .dwtag  DW_TAG_TI_branch
    2740                            .dwattr $C$DW$201, DW_AT_low_pc(0x00)
    2741                            .dwattr $C$DW$201, DW_AT_name("sprintf")
    2742                            .dwattr $C$DW$201, DW_AT_TI_call
    2743                    
    2744 000008cc 10000013!            CALLP   .S2     sprintf,B3
    2745 000008d4     fc55  ||         STW     .D2T2   B5,*+SP(12)       ; |231| 
    2746 000008d0 02000069! ||         MVKH    .S1     desc,A4
    2747                    
    2748 000008d6           $C$RL33:   ; CALL OCCURS {sprintf} {0}       ; |231| 
    2749                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 234,co
    2750 000008d6     81b2             MVK     .S1     36,A3             ; |234| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   51

    2751                    $C$DW$202       .dwtag  DW_TAG_TI_branch
    2752                            .dwattr $C$DW$202, DW_AT_low_pc(0x00)
    2753                            .dwattr $C$DW$202, DW_AT_name("__c6xabi_divi")
    2754                            .dwattr $C$DW$202, DW_AT_TI_call
    2755                    
    2756 000008d8 10000013!            CALLP   .S2     __c6xabi_divi,B3
    2757 000008e0 020d6a17  ||         LDBU    .D1T2   *+A3[A11],B4      ; |234| 
    2758 000008e4     8706  ||         MV      .L1     A14,A4            ; |234| 
    2759                    
    2760 000008e6           $C$RL37:   ; CALL OCCURS {__c6xabi_divi} {0}  ; |234| 
    2761                    
    2762 000008e6     6246             MV      .L1     A4,A3             ; |234| 
    2763 000008e8     a232  ||         MVK     .S1     37,A4             ; |234| 
    2764                    
    2765                    $C$DW$203       .dwtag  DW_TAG_TI_branch
    2766                            .dwattr $C$DW$203, DW_AT_low_pc(0x00)
    2767                            .dwattr $C$DW$203, DW_AT_name("__c6xabi_divi")
    2768                            .dwattr $C$DW$203, DW_AT_TI_call
    2769                    
    2770 000008f0 10000012!            CALLP   .S2     __c6xabi_divi,B3
    2771 000008ec 022c8a17  ||         LDBU    .D1T2   *+A11[A4],B4      ; |234| 
    2772 000008ea     ae4d  ||         LDW     .D2T1   *+SP(68),A4       ; |234| 
    2773                    
    2774 000008f4           $C$RL36:   ; CALL OCCURS {__c6xabi_divi} {0}  ; |234| 
    2775 000008f4 018c8800             MPY32   .M1     A4,A3,A3          ; |234| 
    2776 000008f8 04000028!            MVKL    .S1     desc,A8
    2777 00000900 03280fda             MV      .L2     B10,B6            ; |234| 
    2778 00000904 043f02e6             LDW     .D2T2   *+SP(96),B8       ; |234| 
    2779 00000908 01ac7800             MPY32   .M1X    B11,A3,A3         ; |234| 
    2780 0000090c     0726             ZERO    .L1     A6                ; |234| 
    2781 0000090e     0627             ZERO    .L2     B4                ; |234| 
    2782 00000910 04000068!            MVKH    .S1     desc,A8
    2783                    $C$DW$204       .dwtag  DW_TAG_TI_branch
    2784                            .dwattr $C$DW$204, DW_AT_low_pc(0x00)
    2785                            .dwattr $C$DW$204, DW_AT_name("VLIB_formula_add_test")
    2786                            .dwattr $C$DW$204, DW_AT_TI_call
    2787                    
    2788 00000914 10000013!            CALLP   .S2     VLIB_formula_add_test,B3
    2789 00000918 020de800  ||         MPY32   .M1     A15,A3,A4         ; |234| 
    2790                    
    2791 00000920           $C$RL38:   ; CALL OCCURS {VLIB_formula_add_test} {0}  ; |234| 
    2792 00000920           $C$DW$L$VLIB_matchTemplate_d$64$E:
    2793                    ;** --------------------------------------------------------------------------*
    2794 00000920           $C$DW$L$VLIB_matchTemplate_d$65$B:
    2795                    ;          EXCLUSIVE CPU CYCLES: 6
    2796                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 236,co
    2797 00000920 00000710             B       .S1     $C$L32            ; |236| 
    2798                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 243,co
    2799                    ;----------------------------------------------------------------------
    2800                    ; 243 | VLIB_free(orgImg);                                                     
    2801                    ;----------------------------------------------------------------------
    2802                    $C$DW$205       .dwtag  DW_TAG_TI_branch
    2803                            .dwattr $C$DW$205, DW_AT_low_pc(0x00)
    2804                            .dwattr $C$DW$205, DW_AT_name("VLIB_free")
    2805                            .dwattr $C$DW$205, DW_AT_TI_call
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   52

    2806 00000924 00000010!            CALL    .S1     VLIB_free         ; |243| 
    2807 00000928     ce4d             LDW     .D2T1   *+SP(72),A4       ; |243| 
    2808 0000092a     4c6e             NOP             3
    2809                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 236,co
    2810                               ; BRANCH OCCURS {$C$L32}          ; |236| 
    2811 0000092c           $C$DW$L$VLIB_matchTemplate_d$65$E:
    2812                    ;** --------------------------------------------------------------------------*
    2813 0000092c           $C$L31:    
    2814                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 82,col
    2815 0000092c           $C$DW$L$VLIB_matchTemplate_d$66$B:
    2816                    ;          EXCLUSIVE CPU CYCLES: 5
    2817                    ;**     -----------------------g40:
    2818                    ;** 238 -----------------------    sprintf(K$232, (const char *)"numOutPixels=%d", U$51);
    2819                    ;** 239 -----------------------    VLIB_skip_test(K$232);
    2820                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 238,co
    2821 0000092c 023c22f6             STW     .D2T2   B4,*+SP(4)        ; |238| 
    2822 00000930 01884162             ADDKPC  .S2     $C$RL39,B3,2      ; |238| 
    2823                    
    2824 00000934 02000069!            MVKH    .S1     desc,A4
    2825 00000938 053c42f4  ||         STW     .D2T1   A10,*+SP(8)       ; |238| 
    2826                    
    2827 00000940           $C$RL39:   ; CALL OCCURS {sprintf} {0}       ; |238| 
    2828 00000940           $C$DW$L$VLIB_matchTemplate_d$66$E:
    2829                    ;** --------------------------------------------------------------------------*
    2830 00000940           $C$DW$L$VLIB_matchTemplate_d$67$B:
    2831                    ;          EXCLUSIVE CPU CYCLES: 12
    2832 00000940 02000028!            MVKL    .S1     desc,A4
    2833                    $C$DW$206       .dwtag  DW_TAG_TI_branch
    2834                            .dwattr $C$DW$206, DW_AT_low_pc(0x00)
    2835                            .dwattr $C$DW$206, DW_AT_name("VLIB_skip_test")
    2836                            .dwattr $C$DW$206, DW_AT_TI_call
    2837                    
    2838 00000944 10000013!            CALLP   .S2     VLIB_skip_test,B3
    2839 00000948 02000068! ||         MVKH    .S1     desc,A4
    2840                    
    2841                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 239,co
    2842 0000094c           $C$RL40:   ; CALL OCCURS {VLIB_skip_test} {0}  ; |239| 
    2843                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 243,co
    2844                    $C$DW$207       .dwtag  DW_TAG_TI_branch
    2845                            .dwattr $C$DW$207, DW_AT_low_pc(0x00)
    2846                            .dwattr $C$DW$207, DW_AT_name("VLIB_free")
    2847                            .dwattr $C$DW$207, DW_AT_TI_call
    2848 0000094c 00000010!            CALL    .S1     VLIB_free         ; |243| 
    2849 00000950 023e42e4             LDW     .D2T1   *+SP(72),A4       ; |243| 
    2850 00000954 00004000             NOP             3
    2851 00000958           $C$DW$L$VLIB_matchTemplate_d$67$E:
    2852                    ;** --------------------------------------------------------------------------*
    2853 00000958           $C$L32:    
    2854                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 236,co
    2855 00000958           $C$DW$L$VLIB_matchTemplate_d$68$B:
    2856                    ;          EXCLUSIVE CPU CYCLES: 1
    2857                    ;**     -----------------------g41:
    2858                    ;** 243 -----------------------    VLIB_free((void *)orgImg);
    2859                    ;** 244 -----------------------    VLIB_free((void *)tempImgU08);
    2860                    ;** 245 -----------------------    VLIB_free((void *)tempImg);
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   53

    2861                    ;** 246 -----------------------    VLIB_free((void *)outScore);
    2862                    ;** 247 -----------------------    VLIB_free((void *)scratch1);
    2863                    ;** 249 -----------------------    free((void *)outScore_cn);
    2864                    ;** 52  -----------------------    U$12 += 56;
    2865                    ;** 52  -----------------------    if ( test_cases > (++tpi) ) goto g3;
    2866                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 243,co
    2867 00000958 01880163             ADDKPC  .S2     $C$RL41,B3,0      ; |243| 
    2868                    $C$RL41:   ; CALL OCCURS {VLIB_free} {0}     ; |243| 
    2869                    $C$DW$L$VLIB_matchTemplate_d$68$E:
    2870                    ;** --------------------------------------------------------------------------*
    2871                    $C$DW$L$VLIB_matchTemplate_d$69$B:
    2872                    ;          EXCLUSIVE CPU CYCLES: 30
    2873                    $C$DW$208       .dwtag  DW_TAG_TI_branch
    2874                            .dwattr $C$DW$208, DW_AT_low_pc(0x00)
    2875                            .dwattr $C$DW$208, DW_AT_name("VLIB_free")
    2876                            .dwattr $C$DW$208, DW_AT_TI_call
    2877                    
    2878 00000960 10000013!            CALLP   .S2     VLIB_free,B3
    2879 00000964 023e62e4  ||         LDW     .D2T1   *+SP(76),A4       ; |244| 
    2880                    
    2881                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 244,co
    2882                    ;----------------------------------------------------------------------
    2883                    ; 244 | VLIB_free(tempImgU08);                                                 
    2884                    ;----------------------------------------------------------------------
    2885                    $C$RL42:   ; CALL OCCURS {VLIB_free} {0}     ; |244| 
    2886                    $C$DW$209       .dwtag  DW_TAG_TI_branch
    2887                            .dwattr $C$DW$209, DW_AT_low_pc(0x00)
    2888                            .dwattr $C$DW$209, DW_AT_name("VLIB_free")
    2889                            .dwattr $C$DW$209, DW_AT_TI_call
    2890                    
    2891 00000968 10000013!            CALLP   .S2     VLIB_free,B3
    2892 0000096c 023e82e4  ||         LDW     .D2T1   *+SP(80),A4       ; |245| 
    2893                    
    2894                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 245,co
    2895                    ;----------------------------------------------------------------------
    2896                    ; 245 | VLIB_free(tempImg);                                                    
    2897                    ;----------------------------------------------------------------------
    2898                    $C$RL43:   ; CALL OCCURS {VLIB_free} {0}     ; |245| 
    2899                    $C$DW$210       .dwtag  DW_TAG_TI_branch
    2900                            .dwattr $C$DW$210, DW_AT_low_pc(0x00)
    2901                            .dwattr $C$DW$210, DW_AT_name("VLIB_free")
    2902                            .dwattr $C$DW$210, DW_AT_TI_call
    2903                    
    2904 00000970 10000013!            CALLP   .S2     VLIB_free,B3
    2905 00000974 023ea2e4  ||         LDW     .D2T1   *+SP(84),A4       ; |246| 
    2906                    
    2907                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 246,co
    2908                    ;----------------------------------------------------------------------
    2909                    ; 246 | VLIB_free(outScore);                                                   
    2910                    ;----------------------------------------------------------------------
    2911                    $C$RL44:   ; CALL OCCURS {VLIB_free} {0}     ; |246| 
    2912                    $C$DW$211       .dwtag  DW_TAG_TI_branch
    2913                            .dwattr $C$DW$211, DW_AT_low_pc(0x00)
    2914                            .dwattr $C$DW$211, DW_AT_name("VLIB_free")
    2915                            .dwattr $C$DW$211, DW_AT_TI_call
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   54

    2916                    
    2917 00000978 10000013!            CALLP   .S2     VLIB_free,B3
    2918 0000097c 023ee2e4  ||         LDW     .D2T1   *+SP(92),A4       ; |247| 
    2919                    
    2920                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 247,co
    2921                    ;----------------------------------------------------------------------
    2922                    ; 247 | VLIB_free(scratch1);                                                   
    2923                    ;----------------------------------------------------------------------
    2924                    $C$RL45:   ; CALL OCCURS {VLIB_free} {0}     ; |247| 
    2925                    $C$DW$212       .dwtag  DW_TAG_TI_branch
    2926                            .dwattr $C$DW$212, DW_AT_low_pc(0x00)
    2927                            .dwattr $C$DW$212, DW_AT_name("free")
    2928                            .dwattr $C$DW$212, DW_AT_TI_call
    2929                    
    2930 00000980 10000013!            CALLP   .S2     free,B3
    2931 00000984 023ec2e4  ||         LDW     .D2T1   *+SP(88),A4       ; |249| 
    2932                    
    2933                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 249,co
    2934                    ;----------------------------------------------------------------------
    2935                    ; 249 | free(outScore_cn);                                                     
    2936                    ;----------------------------------------------------------------------
    2937 00000988           $C$RL46:   ; CALL OCCURS {free} {0}          ; |249| 
    2938 00000988           $C$DW$L$VLIB_matchTemplate_d$69$E:
    2939                    ;** --------------------------------------------------------------------------*
    2940 00000988           $C$DW$L$VLIB_matchTemplate_d$70$B:
    2941                    ;          EXCLUSIVE CPU CYCLES: 14
    2942                    
    2943 00000988 01800029!            MVKL    .S1     test_cases,A3
    2944 0000098c 0fbd82e4  ||         LDW     .D2T1   *+SP(48),A31
    2945                    
    2946 00000990 01800069!            MVKH    .S1     test_cases,A3
    2947 00000994 023d42e6  ||         LDW     .D2T2   *+SP(40),B4       ; |52| 
    2948                    
    2949                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 52,col
    2950 00000998 020c0264             LDW     .D1T1   *A3,A4            ; |52| 
    2951                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 60,col
    2952 0000099c 05801c50             ADDK    .S1     56,A11            ; |60| 
    2953 000009a0 00000000             NOP             1
    2954                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 52,col
    2955 000009a4 01fc2058             ADD     .L1     1,A31,A3          ; |52| 
    2956                    
    2957 000009ac     8db5             STW     .D2T1   A3,*+SP(48)       ; |52| 
    2958 000009a8 02001c53  ||         ADDK    .S2     56,B4             ; |52| 
    2959                    
    2960 000009ae     8da8             CMPGT   .L1     A4,A3,A0          ; |52| 
    2961 000009b0 023d42f6  ||         STW     .D2T2   B4,*+SP(40)       ; |52| 
    2962                    
    2963 000009b4 cffedc11     [ A0]   B       .S1     $C$L1             ; |52| 
    2964 000009b8 cfac8264  || [ A0]   LDW     .D1T1   *+A11(16),A31     ; |62| 
    2965                    
    2966                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 61,col
    2967 000009c0 c1ac6264     [ A0]   LDW     .D1T1   *+A11(12),A3      ; |61| 
    2968                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 68,col
    2969 000009c4 cf2d4264     [ A0]   LDW     .D1T1   *+A11(40),A30     ; |68| 
    2970                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 64,col
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   55

    2971 000009c8 c5acc266     [ A0]   LDW     .D1T2   *+A11(24),B11     ; |64| 
    2972                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 66,col
    2973 000009cc c6ad0266     [ A0]   LDW     .D1T2   *+A11(32),B13     ; |66| 
    2974                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 62,col
    2975 000009d0 cfbde2f4     [ A0]   STW     .D2T1   A31,*+SP(60)      ; |62| 
    2976                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 52,col
    2977                               ; BRANCHCC OCCURS {$C$L1}         ; |52| 
    2978 000009d4           $C$DW$L$VLIB_matchTemplate_d$70$E:
    2979                    ;** --------------------------------------------------------------------------*
    2980 000009d4           $C$L33:    
    2981                    ;          EXCLUSIVE CPU CYCLES: 7
    2982                    ;**     -----------------------g42:
    2983                    ;** 253 -----------------------    VLIB_profile_setMode(1, 2, "template size <= 2048, ptr and pitch al
    2984                    ;** 254 -----------------------    VLIB_profile_cycle_report(2, C$3 = "N = outScoreWidth * outScoreHei
    2985                    ;** 258 -----------------------    VLIB_profile_setMode(2, 2, "template size <= 2048, ptr and pitch al
    2986                    ;** 259 -----------------------    VLIB_profile_cycle_report(2, C$3, C$4);
    2987                    ;** 263 -----------------------    VLIB_profile_setMode(3, 2, "template size <= 2048, ptr and pitch al
    2988                    ;** 264 -----------------------    VLIB_profile_cycle_report(2, C$3, C$4);
    2989                    ;** 268 -----------------------    VLIB_profile_setMode(4, 2, "template size <= 2048, ptr or pitch non
    2990                    ;** 269 -----------------------    VLIB_profile_cycle_report(2, C$3, C$4);
    2991                    ;** 273 -----------------------    VLIB_profile_setMode(5, 2, "template size > 2048", 1);
    2992                    ;** 274 -----------------------    VLIB_profile_cycle_report(2, C$3, C$4);
    2993                    ;** 161 -----------------------    printf((const char *)"---------------------------------------------
    2994 000009d4 03000028!            MVKL    .S1     $C$SL6+0,A6
    2995                    $C$DW$213       .dwtag  DW_TAG_TI_branch
    2996                            .dwattr $C$DW$213, DW_AT_low_pc(0x00)
    2997                            .dwattr $C$DW$213, DW_AT_name("VLIB_profile_setMode")
    2998                            .dwattr $C$DW$213, DW_AT_TI_call
    2999                    
    3000 000009d8 10000013!            CALLP   .S2     VLIB_profile_setMode,B3
    3001 000009dc 03000069! ||         MVKH    .S1     $C$SL6+0,A6
    3002 000009e0     2626  ||         MVK     .L1     0x1,A4            ; |253| 
    3003 000009e2     4627  ||         MVK     .L2     0x2,B4            ; |253| 
    3004 000009e4 03000042  ||         ZERO    .D2     B6                ; |253| 
    3005                    
    3006                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 253,co
    3007                    ;----------------------------------------------------------------------
    3008                    ; 253 | VLIB_profile_setMode(1, 2, "template size <= 2048, ptr and pitch aligne
    3009                    ;     | d, tempImgWidth == 24", 0); /* Mode 1 */                               
    3010                    ;----------------------------------------------------------------------
    3011 000009e8           $C$RL47:   ; CALL OCCURS {VLIB_profile_setMode} {0}  ; |253| 
    3012                    ;** --------------------------------------------------------------------------*
    3013                    ;          EXCLUSIVE CPU CYCLES: 69
    3014                    
    3015 000009e8 0500002b!            MVKL    .S2     $C$SL8+0,B10
    3016 000009ec 05000028! ||         MVKL    .S1     $C$SL7+0,A10
    3017                    
    3018 000009f0 0500006b!            MVKH    .S2     $C$SL8+0,B10
    3019 000009f4 05000068! ||         MVKH    .S1     $C$SL7+0,A10
    3020                    
    3021                    $C$DW$214       .dwtag  DW_TAG_TI_branch
    3022                            .dwattr $C$DW$214, DW_AT_low_pc(0x00)
    3023                            .dwattr $C$DW$214, DW_AT_name("VLIB_profile_cycle_report")
    3024                            .dwattr $C$DW$214, DW_AT_TI_call
    3025                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   56

    3026 000009f8 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    3027 00000a00     8507  ||         MV      .L2     B10,B4            ; |254| 
    3028 00000a02     c506  ||         MV      .L1     A10,A6            ; |254| 
    3029 00000a04     4212  ||         MVK     .S1     0x2,A4            ; |254| 
    3030                    
    3031                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 254,co
    3032                    ;----------------------------------------------------------------------
    3033                    ; 254 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
    3034                    ; 255 |                           "N = outScoreWidth * outScoreHeight",        
    3035                    ; 256 |                           "outScoreWidth * outScoreHeight");           
    3036                    ;----------------------------------------------------------------------
    3037 00000a06           $C$RL48:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |254| 
    3038                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 258,co
    3039                    ;----------------------------------------------------------------------
    3040                    ; 258 | VLIB_profile_setMode(2, 2, "template size <= 2048, ptr and pitch aligne
    3041                    ;     | d, tempImgWidth == 32", 0); /* Mode 2 */                               
    3042                    ;----------------------------------------------------------------------
    3043 00000a06     4627             MVK     .L2     0x2,B4            ; |258| 
    3044 00000a08 03000028!            MVKL    .S1     $C$SL9+0,A6
    3045                    $C$DW$215       .dwtag  DW_TAG_TI_branch
    3046                            .dwattr $C$DW$215, DW_AT_low_pc(0x00)
    3047                            .dwattr $C$DW$215, DW_AT_name("VLIB_profile_setMode")
    3048                            .dwattr $C$DW$215, DW_AT_TI_call
    3049                    
    3050 00000a0c 10000013!            CALLP   .S2     VLIB_profile_setMode,B3
    3051 00000a10     9246  ||         MV      .L1X    B4,A4             ; |258| 
    3052 00000a14 03000069! ||         MVKH    .S1     $C$SL9+0,A6
    3053 00000a12     0727  ||         ZERO    .L2     B6                ; |258| 
    3054                    
    3055                    $C$RL49:   ; CALL OCCURS {VLIB_profile_setMode} {0}  ; |258| 
    3056                    $C$DW$216       .dwtag  DW_TAG_TI_branch
    3057                            .dwattr $C$DW$216, DW_AT_low_pc(0x00)
    3058                            .dwattr $C$DW$216, DW_AT_name("VLIB_profile_cycle_report")
    3059                            .dwattr $C$DW$216, DW_AT_TI_call
    3060                    
    3061 00000a20 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    3062 00000a24     8507  ||         MV      .L2     B10,B4            ; |259| 
    3063 00000a26     c506  ||         MV      .L1     A10,A6            ; |259| 
    3064 00000a28 02000128  ||         MVK     .S1     0x2,A4            ; |259| 
    3065                    
    3066                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 259,co
    3067                    ;----------------------------------------------------------------------
    3068                    ; 259 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
    3069                    ; 260 |                           "N = outScoreWidth * outScoreHeight",        
    3070                    ; 261 |                           "outScoreWidth * outScoreHeight");           
    3071                    ;----------------------------------------------------------------------
    3072 00000a2c           $C$RL50:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |259| 
    3073 00000a2c 03000028!            MVKL    .S1     $C$SL10+0,A6
    3074                    $C$DW$217       .dwtag  DW_TAG_TI_branch
    3075                            .dwattr $C$DW$217, DW_AT_low_pc(0x00)
    3076                            .dwattr $C$DW$217, DW_AT_name("VLIB_profile_setMode")
    3077                            .dwattr $C$DW$217, DW_AT_TI_call
    3078                    
    3079 00000a30 10000013!            CALLP   .S2     VLIB_profile_setMode,B3
    3080 00000a34 03000069! ||         MVKH    .S1     $C$SL10+0,A6
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   57

    3081 00000a38     0727  ||         ZERO    .L2     B6                ; |263| 
    3082 00000a3a     6626  ||         MVK     .L1     0x3,A4            ; |263| 
    3083 00000a40 02004042  ||         MVK     .D2     0x2,B4            ; |263| 
    3084                    
    3085                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 263,co
    3086                    ;----------------------------------------------------------------------
    3087                    ; 263 | VLIB_profile_setMode(3, 2, "template size <= 2048, ptr and pitch aligne
    3088                    ;     | d, tempImgWidth != 24 or 32", 0); /* Mode 3 */                         
    3089                    ;----------------------------------------------------------------------
    3090                    $C$RL51:   ; CALL OCCURS {VLIB_profile_setMode} {0}  ; |263| 
    3091                    $C$DW$218       .dwtag  DW_TAG_TI_branch
    3092                            .dwattr $C$DW$218, DW_AT_low_pc(0x00)
    3093                            .dwattr $C$DW$218, DW_AT_name("VLIB_profile_cycle_report")
    3094                            .dwattr $C$DW$218, DW_AT_TI_call
    3095                    
    3096 00000a44 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    3097 00000a48     8507  ||         MV      .L2     B10,B4            ; |264| 
    3098 00000a4a     c506  ||         MV      .L1     A10,A6            ; |264| 
    3099 00000a4c 02000128  ||         MVK     .S1     0x2,A4            ; |264| 
    3100                    
    3101                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 264,co
    3102                    ;----------------------------------------------------------------------
    3103                    ; 264 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
    3104                    ; 265 |                           "N = outScoreWidth * outScoreHeight",        
    3105                    ; 266 |                           "outScoreWidth * outScoreHeight");           
    3106                    ;----------------------------------------------------------------------
    3107 00000a50           $C$RL52:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |264| 
    3108 00000a50 03000028!            MVKL    .S1     $C$SL11+0,A6
    3109                    $C$DW$219       .dwtag  DW_TAG_TI_branch
    3110                            .dwattr $C$DW$219, DW_AT_low_pc(0x00)
    3111                            .dwattr $C$DW$219, DW_AT_name("VLIB_profile_setMode")
    3112                            .dwattr $C$DW$219, DW_AT_TI_call
    3113                    
    3114 00000a54 10000013!            CALLP   .S2     VLIB_profile_setMode,B3
    3115 00000a58 03000069! ||         MVKH    .S1     $C$SL11+0,A6
    3116 00000a60     0727  ||         ZERO    .L2     B6                ; |268| 
    3117 00000a62     8626  ||         MVK     .L1     0x4,A4            ; |268| 
    3118 00000a64 02004042  ||         MVK     .D2     0x2,B4            ; |268| 
    3119                    
    3120                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 268,co
    3121                    ;----------------------------------------------------------------------
    3122                    ; 268 | VLIB_profile_setMode(4, 2, "template size <= 2048, ptr or pitch non-ali
    3123                    ;     | gned", 0); /* Mode 4 */                                                
    3124                    ;----------------------------------------------------------------------
    3125                    $C$RL53:   ; CALL OCCURS {VLIB_profile_setMode} {0}  ; |268| 
    3126                    $C$DW$220       .dwtag  DW_TAG_TI_branch
    3127                            .dwattr $C$DW$220, DW_AT_low_pc(0x00)
    3128                            .dwattr $C$DW$220, DW_AT_name("VLIB_profile_cycle_report")
    3129                            .dwattr $C$DW$220, DW_AT_TI_call
    3130                    
    3131 00000a68 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    3132 00000a6c     8507  ||         MV      .L2     B10,B4            ; |269| 
    3133 00000a6e     c506  ||         MV      .L1     A10,A6            ; |269| 
    3134 00000a70 02000128  ||         MVK     .S1     0x2,A4            ; |269| 
    3135                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   58

    3136                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 269,co
    3137                    ;----------------------------------------------------------------------
    3138                    ; 269 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
    3139                    ; 270 |                           "N = outScoreWidth * outScoreHeight",        
    3140                    ; 271 |                           "outScoreWidth * outScoreHeight");           
    3141                    ;----------------------------------------------------------------------
    3142 00000a74           $C$RL54:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |269| 
    3143 00000a74 03000028!            MVKL    .S1     $C$SL12+0,A6
    3144                    $C$DW$221       .dwtag  DW_TAG_TI_branch
    3145                            .dwattr $C$DW$221, DW_AT_low_pc(0x00)
    3146                            .dwattr $C$DW$221, DW_AT_name("VLIB_profile_setMode")
    3147                            .dwattr $C$DW$221, DW_AT_TI_call
    3148                    
    3149 00000a78 10000013!            CALLP   .S2     VLIB_profile_setMode,B3
    3150 00000a80 03000069! ||         MVKH    .S1     $C$SL12+0,A6
    3151 00000a84     2727  ||         MVK     .L2     0x1,B6            ; |273| 
    3152 00000a86     a626  ||         MVK     .L1     0x5,A4            ; |273| 
    3153 00000a88 02004042  ||         MVK     .D2     0x2,B4            ; |273| 
    3154                    
    3155                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 273,co
    3156                    ;----------------------------------------------------------------------
    3157                    ; 273 | VLIB_profile_setMode(5, 2, "template size > 2048", 1); /* Mode 5 */    
    3158                    ;----------------------------------------------------------------------
    3159                    $C$RL55:   ; CALL OCCURS {VLIB_profile_setMode} {0}  ; |273| 
    3160                    $C$DW$222       .dwtag  DW_TAG_TI_branch
    3161                            .dwattr $C$DW$222, DW_AT_low_pc(0x00)
    3162                            .dwattr $C$DW$222, DW_AT_name("VLIB_profile_cycle_report")
    3163                            .dwattr $C$DW$222, DW_AT_TI_call
    3164                    
    3165 00000a8c 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    3166 00000a90     8507  ||         MV      .L2     B10,B4            ; |274| 
    3167 00000a92     c506  ||         MV      .L1     A10,A6            ; |274| 
    3168 00000a94 02000128  ||         MVK     .S1     0x2,A4            ; |274| 
    3169                    
    3170                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 274,co
    3171                    ;----------------------------------------------------------------------
    3172                    ; 274 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
    3173                    ; 275 |                           "N = outScoreWidth * outScoreHeight",        
    3174                    ; 276 |                           "outScoreWidth * outScoreHeight");           
    3175                    ; 279 | VLIB_kernel_memory();                                                  
    3176                    ;----------------------------------------------------------------------
    3177 00000a98           $C$RL56:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |274| 
    3178 00000a98 0200002a!            MVKL    .S2     $C$SL13+0,B4
    3179 00000aa0 0200006a!            MVKH    .S2     $C$SL13+0,B4
    3180                    $C$DW$223       .dwtag  DW_TAG_TI_branch
    3181                            .dwattr $C$DW$223, DW_AT_low_pc(0x00)
    3182                            .dwattr $C$DW$223, DW_AT_name("printf")
    3183                            .dwattr $C$DW$223, DW_AT_TI_call
    3184                    
    3185 00000aa4 10000013!            CALLP   .S2     printf,B3
    3186 00000aa8 023c22f6  ||         STW     .D2T2   B4,*+SP(4)        ; |161| 
    3187                    
    3188                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLIB_memory.h",line 161,c
    3189                    $C$RL57:   ; CALL OCCURS {printf} {0}        ; |161| 
    3190                    ;** --------------------------------------------------------------------------*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   59

    3191                    ;          EXCLUSIVE CPU CYCLES: 6
    3192                    ;** 168 -----------------------    VLIB_stack_memory();  // [19]
    3193                    ;**     -----------------------    return;
    3194                    $C$DW$224       .dwtag  DW_TAG_TI_branch
    3195                            .dwattr $C$DW$224, DW_AT_low_pc(0x00)
    3196                            .dwattr $C$DW$224, DW_AT_name("VLIB_stack_memory")
    3197                            .dwattr $C$DW$224, DW_AT_TI_call
    3198 00000aac 10000012!            CALLP   .S2     VLIB_stack_memory,B3
    3199                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLIB_memory.h",line 168,c
    3200 00000ab0           $C$RL58:   ; CALL OCCURS {VLIB_stack_memory} {0}  ; |168| 
    3201                    ;** --------------------------------------------------------------------------*
    3202                    ;          EXCLUSIVE CPU CYCLES: 13
    3203                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.c",line 280,co
    3204 00000ab0 01bf92e6             LDW     .D2T2   *++SP(112),B3     ; |280| 
    3205                            .dwcfi  cfa_offset, 48
    3206                            .dwcfi  restore_reg, 19
    3207 00000ab4     c677             LDDW    .D2T1   *++SP,A13:A12
    3208                            .dwcfi  cfa_offset, 40
    3209                            .dwcfi  restore_reg, 13
    3210                            .dwcfi  restore_reg, 12
    3211 00000ab6     c777             LDDW    .D2T1   *++SP,A15:A14
    3212                            .dwcfi  cfa_offset, 32
    3213                            .dwcfi  restore_reg, 15
    3214                            .dwcfi  restore_reg, 14
    3215 00000ab8     d577             LDDW    .D2T2   *++SP,B11:B10
    3216                            .dwcfi  cfa_offset, 24
    3217                            .dwcfi  restore_reg, 27
    3218                            .dwcfi  restore_reg, 26
    3219 00000aba     d677             LDDW    .D2T2   *++SP,B13:B12
    3220                            .dwcfi  cfa_offset, 16
    3221                            .dwcfi  restore_reg, 29
    3222                            .dwcfi  restore_reg, 28
    3223 00000ac0 053c52e4             LDW     .D2T1   *++SP(8),A10
    3224                            .dwcfi  cfa_offset, 8
    3225                            .dwcfi  restore_reg, 10
    3226 00000ac4 05bc52e4             LDW     .D2T1   *++SP(8),A11      ; |280| 
    3227                            .dwcfi  cfa_offset, 0
    3228                            .dwcfi  restore_reg, 11
    3229                            .dwcfi  cfa_offset, 0
    3230                    $C$DW$225       .dwtag  DW_TAG_TI_branch
    3231                            .dwattr $C$DW$225, DW_AT_low_pc(0x00)
    3232                            .dwattr $C$DW$225, DW_AT_TI_return
    3233 00000ac8 008ca362             RETNOP  .S2     B3,5
    3234                               ; BRANCH OCCURS {B3}  
    3235                    
    3236                    $C$DW$226       .dwtag  DW_TAG_TI_loop
    3237                            .dwattr $C$DW$226, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3238                            .dwattr $C$DW$226, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matc
    3239                            .dwattr $C$DW$226, DW_AT_TI_begin_line(0x34)
    3240                            .dwattr $C$DW$226, DW_AT_TI_end_line(0xfa)
    3241                    $C$DW$227       .dwtag  DW_TAG_TI_loop_range
    3242                            .dwattr $C$DW$227, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$5$B)
    3243                            .dwattr $C$DW$227, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$5$E)
    3244                    $C$DW$228       .dwtag  DW_TAG_TI_loop_range
    3245                            .dwattr $C$DW$228, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$66$B)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   60

    3246                            .dwattr $C$DW$228, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$66$E)
    3247                    $C$DW$229       .dwtag  DW_TAG_TI_loop_range
    3248                            .dwattr $C$DW$229, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$60$B)
    3249                            .dwattr $C$DW$229, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$60$E)
    3250                    $C$DW$230       .dwtag  DW_TAG_TI_loop_range
    3251                            .dwattr $C$DW$230, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$61$B)
    3252                            .dwattr $C$DW$230, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$61$E)
    3253                    $C$DW$231       .dwtag  DW_TAG_TI_loop_range
    3254                            .dwattr $C$DW$231, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$57$B)
    3255                            .dwattr $C$DW$231, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$57$E)
    3256                    $C$DW$232       .dwtag  DW_TAG_TI_loop_range
    3257                            .dwattr $C$DW$232, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$21$B)
    3258                            .dwattr $C$DW$232, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$21$E)
    3259                    $C$DW$233       .dwtag  DW_TAG_TI_loop_range
    3260                            .dwattr $C$DW$233, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$11$B)
    3261                            .dwattr $C$DW$233, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$11$E)
    3262                    $C$DW$234       .dwtag  DW_TAG_TI_loop_range
    3263                            .dwattr $C$DW$234, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$6$B)
    3264                            .dwattr $C$DW$234, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$6$E)
    3265                    $C$DW$235       .dwtag  DW_TAG_TI_loop_range
    3266                            .dwattr $C$DW$235, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$7$B)
    3267                            .dwattr $C$DW$235, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$7$E)
    3268                    $C$DW$236       .dwtag  DW_TAG_TI_loop_range
    3269                            .dwattr $C$DW$236, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$8$B)
    3270                            .dwattr $C$DW$236, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$8$E)
    3271                    $C$DW$237       .dwtag  DW_TAG_TI_loop_range
    3272                            .dwattr $C$DW$237, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$9$B)
    3273                            .dwattr $C$DW$237, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$9$E)
    3274                    $C$DW$238       .dwtag  DW_TAG_TI_loop_range
    3275                            .dwattr $C$DW$238, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$10$B)
    3276                            .dwattr $C$DW$238, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$10$E)
    3277                    $C$DW$239       .dwtag  DW_TAG_TI_loop_range
    3278                            .dwattr $C$DW$239, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$19$B)
    3279                            .dwattr $C$DW$239, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$19$E)
    3280                    $C$DW$240       .dwtag  DW_TAG_TI_loop_range
    3281                            .dwattr $C$DW$240, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$20$B)
    3282                            .dwattr $C$DW$240, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$20$E)
    3283                    $C$DW$241       .dwtag  DW_TAG_TI_loop_range
    3284                            .dwattr $C$DW$241, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$28$B)
    3285                            .dwattr $C$DW$241, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$28$E)
    3286                    $C$DW$242       .dwtag  DW_TAG_TI_loop_range
    3287                            .dwattr $C$DW$242, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$29$B)
    3288                            .dwattr $C$DW$242, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$29$E)
    3289                    $C$DW$243       .dwtag  DW_TAG_TI_loop_range
    3290                            .dwattr $C$DW$243, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$30$B)
    3291                            .dwattr $C$DW$243, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$30$E)
    3292                    $C$DW$244       .dwtag  DW_TAG_TI_loop_range
    3293                            .dwattr $C$DW$244, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$31$B)
    3294                            .dwattr $C$DW$244, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$31$E)
    3295                    $C$DW$245       .dwtag  DW_TAG_TI_loop_range
    3296                            .dwattr $C$DW$245, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$32$B)
    3297                            .dwattr $C$DW$245, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$32$E)
    3298                    $C$DW$246       .dwtag  DW_TAG_TI_loop_range
    3299                            .dwattr $C$DW$246, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$33$B)
    3300                            .dwattr $C$DW$246, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$33$E)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   61

    3301                    $C$DW$247       .dwtag  DW_TAG_TI_loop_range
    3302                            .dwattr $C$DW$247, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$43$B)
    3303                            .dwattr $C$DW$247, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$43$E)
    3304                    $C$DW$248       .dwtag  DW_TAG_TI_loop_range
    3305                            .dwattr $C$DW$248, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$44$B)
    3306                            .dwattr $C$DW$248, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$44$E)
    3307                    $C$DW$249       .dwtag  DW_TAG_TI_loop_range
    3308                            .dwattr $C$DW$249, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$45$B)
    3309                            .dwattr $C$DW$249, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$45$E)
    3310                    $C$DW$250       .dwtag  DW_TAG_TI_loop_range
    3311                            .dwattr $C$DW$250, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$46$B)
    3312                            .dwattr $C$DW$250, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$46$E)
    3313                    $C$DW$251       .dwtag  DW_TAG_TI_loop_range
    3314                            .dwattr $C$DW$251, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$56$B)
    3315                            .dwattr $C$DW$251, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$56$E)
    3316                    $C$DW$252       .dwtag  DW_TAG_TI_loop_range
    3317                            .dwattr $C$DW$252, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$58$B)
    3318                            .dwattr $C$DW$252, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$58$E)
    3319                    $C$DW$253       .dwtag  DW_TAG_TI_loop_range
    3320                            .dwattr $C$DW$253, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$59$B)
    3321                            .dwattr $C$DW$253, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$59$E)
    3322                    $C$DW$254       .dwtag  DW_TAG_TI_loop_range
    3323                            .dwattr $C$DW$254, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$62$B)
    3324                            .dwattr $C$DW$254, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$62$E)
    3325                    $C$DW$255       .dwtag  DW_TAG_TI_loop_range
    3326                            .dwattr $C$DW$255, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$63$B)
    3327                            .dwattr $C$DW$255, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$63$E)
    3328                    $C$DW$256       .dwtag  DW_TAG_TI_loop_range
    3329                            .dwattr $C$DW$256, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$64$B)
    3330                            .dwattr $C$DW$256, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$64$E)
    3331                    $C$DW$257       .dwtag  DW_TAG_TI_loop_range
    3332                            .dwattr $C$DW$257, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$65$B)
    3333                            .dwattr $C$DW$257, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$65$E)
    3334                    $C$DW$258       .dwtag  DW_TAG_TI_loop_range
    3335                            .dwattr $C$DW$258, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$67$B)
    3336                            .dwattr $C$DW$258, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$67$E)
    3337                    $C$DW$259       .dwtag  DW_TAG_TI_loop_range
    3338                            .dwattr $C$DW$259, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$68$B)
    3339                            .dwattr $C$DW$259, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$68$E)
    3340                    $C$DW$260       .dwtag  DW_TAG_TI_loop_range
    3341                            .dwattr $C$DW$260, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$69$B)
    3342                            .dwattr $C$DW$260, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$69$E)
    3343                    $C$DW$261       .dwtag  DW_TAG_TI_loop_range
    3344                            .dwattr $C$DW$261, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$70$B)
    3345                            .dwattr $C$DW$261, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$70$E)
    3346                    
    3347                    $C$DW$262       .dwtag  DW_TAG_TI_loop
    3348                            .dwattr $C$DW$262, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3349                            .dwattr $C$DW$262, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matc
    3350                            .dwattr $C$DW$262, DW_AT_TI_begin_line(0x68)
    3351                            .dwattr $C$DW$262, DW_AT_TI_end_line(0x6c)
    3352                    $C$DW$263       .dwtag  DW_TAG_TI_loop_range
    3353                            .dwattr $C$DW$263, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$12$B)
    3354                            .dwattr $C$DW$263, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$12$E)
    3355                    $C$DW$264       .dwtag  DW_TAG_TI_loop_range
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   62

    3356                            .dwattr $C$DW$264, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$13$B)
    3357                            .dwattr $C$DW$264, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$13$E)
    3358                    $C$DW$265       .dwtag  DW_TAG_TI_loop_range
    3359                            .dwattr $C$DW$265, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$17$B)
    3360                            .dwattr $C$DW$265, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$17$E)
    3361                    $C$DW$266       .dwtag  DW_TAG_TI_loop_range
    3362                            .dwattr $C$DW$266, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$18$B)
    3363                            .dwattr $C$DW$266, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$18$E)
    3364                    
    3365                    $C$DW$267       .dwtag  DW_TAG_TI_loop
    3366                            .dwattr $C$DW$267, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3367                            .dwattr $C$DW$267, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matc
    3368                            .dwattr $C$DW$267, DW_AT_TI_begin_line(0x69)
    3369                            .dwattr $C$DW$267, DW_AT_TI_end_line(0x6b)
    3370                    $C$DW$268       .dwtag  DW_TAG_TI_loop_range
    3371                            .dwattr $C$DW$268, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$15$B)
    3372                            .dwattr $C$DW$268, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$15$E)
    3373                            .dwendtag $C$DW$267
    3374                    
    3375                            .dwendtag $C$DW$262
    3376                    
    3377                    
    3378                    $C$DW$269       .dwtag  DW_TAG_TI_loop
    3379                            .dwattr $C$DW$269, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3380                            .dwattr $C$DW$269, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matc
    3381                            .dwattr $C$DW$269, DW_AT_TI_begin_line(0x73)
    3382                            .dwattr $C$DW$269, DW_AT_TI_end_line(0x7c)
    3383                    $C$DW$270       .dwtag  DW_TAG_TI_loop_range
    3384                            .dwattr $C$DW$270, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$22$B)
    3385                            .dwattr $C$DW$270, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$22$E)
    3386                    $C$DW$271       .dwtag  DW_TAG_TI_loop_range
    3387                            .dwattr $C$DW$271, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$23$B)
    3388                            .dwattr $C$DW$271, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$23$E)
    3389                    $C$DW$272       .dwtag  DW_TAG_TI_loop_range
    3390                            .dwattr $C$DW$272, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$27$B)
    3391                            .dwattr $C$DW$272, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$27$E)
    3392                    
    3393                    $C$DW$273       .dwtag  DW_TAG_TI_loop
    3394                            .dwattr $C$DW$273, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3395                            .dwattr $C$DW$273, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matc
    3396                            .dwattr $C$DW$273, DW_AT_TI_begin_line(0x74)
    3397                            .dwattr $C$DW$273, DW_AT_TI_end_line(0x7b)
    3398                    $C$DW$274       .dwtag  DW_TAG_TI_loop_range
    3399                            .dwattr $C$DW$274, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$25$B)
    3400                            .dwattr $C$DW$274, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$25$E)
    3401                            .dwendtag $C$DW$273
    3402                    
    3403                            .dwendtag $C$DW$269
    3404                    
    3405                    
    3406                    $C$DW$275       .dwtag  DW_TAG_TI_loop
    3407                            .dwattr $C$DW$275, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3408                            .dwattr $C$DW$275, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matc
    3409                            .dwattr $C$DW$275, DW_AT_TI_begin_line(0xaf)
    3410                            .dwattr $C$DW$275, DW_AT_TI_end_line(0xb9)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   63

    3411                    $C$DW$276       .dwtag  DW_TAG_TI_loop_range
    3412                            .dwattr $C$DW$276, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$34$B)
    3413                            .dwattr $C$DW$276, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$34$E)
    3414                    $C$DW$277       .dwtag  DW_TAG_TI_loop_range
    3415                            .dwattr $C$DW$277, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$40$B)
    3416                            .dwattr $C$DW$277, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$40$E)
    3417                    $C$DW$278       .dwtag  DW_TAG_TI_loop_range
    3418                            .dwattr $C$DW$278, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$35$B)
    3419                            .dwattr $C$DW$278, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$35$E)
    3420                    $C$DW$279       .dwtag  DW_TAG_TI_loop_range
    3421                            .dwattr $C$DW$279, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$38$B)
    3422                            .dwattr $C$DW$279, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$38$E)
    3423                    $C$DW$280       .dwtag  DW_TAG_TI_loop_range
    3424                            .dwattr $C$DW$280, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$39$B)
    3425                            .dwattr $C$DW$280, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$39$E)
    3426                    $C$DW$281       .dwtag  DW_TAG_TI_loop_range
    3427                            .dwattr $C$DW$281, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$41$B)
    3428                            .dwattr $C$DW$281, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$41$E)
    3429                    $C$DW$282       .dwtag  DW_TAG_TI_loop_range
    3430                            .dwattr $C$DW$282, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$42$B)
    3431                            .dwattr $C$DW$282, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$42$E)
    3432                    
    3433                    $C$DW$283       .dwtag  DW_TAG_TI_loop
    3434                            .dwattr $C$DW$283, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3435                            .dwattr $C$DW$283, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matc
    3436                            .dwattr $C$DW$283, DW_AT_TI_begin_line(0xb0)
    3437                            .dwattr $C$DW$283, DW_AT_TI_end_line(0xb8)
    3438                    $C$DW$284       .dwtag  DW_TAG_TI_loop_range
    3439                            .dwattr $C$DW$284, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$36$B)
    3440                            .dwattr $C$DW$284, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$36$E)
    3441                    $C$DW$285       .dwtag  DW_TAG_TI_loop_range
    3442                            .dwattr $C$DW$285, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$37$B)
    3443                            .dwattr $C$DW$285, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$37$E)
    3444                            .dwendtag $C$DW$283
    3445                    
    3446                            .dwendtag $C$DW$275
    3447                    
    3448                    
    3449                    $C$DW$286       .dwtag  DW_TAG_TI_loop
    3450                            .dwattr $C$DW$286, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3451                            .dwattr $C$DW$286, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matc
    3452                            .dwattr $C$DW$286, DW_AT_TI_begin_line(0xbd)
    3453                            .dwattr $C$DW$286, DW_AT_TI_end_line(0xc7)
    3454                    $C$DW$287       .dwtag  DW_TAG_TI_loop_range
    3455                            .dwattr $C$DW$287, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$47$B)
    3456                            .dwattr $C$DW$287, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$47$E)
    3457                    $C$DW$288       .dwtag  DW_TAG_TI_loop_range
    3458                            .dwattr $C$DW$288, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$53$B)
    3459                            .dwattr $C$DW$288, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$53$E)
    3460                    $C$DW$289       .dwtag  DW_TAG_TI_loop_range
    3461                            .dwattr $C$DW$289, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$48$B)
    3462                            .dwattr $C$DW$289, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$48$E)
    3463                    $C$DW$290       .dwtag  DW_TAG_TI_loop_range
    3464                            .dwattr $C$DW$290, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$51$B)
    3465                            .dwattr $C$DW$290, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$51$E)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   64

    3466                    $C$DW$291       .dwtag  DW_TAG_TI_loop_range
    3467                            .dwattr $C$DW$291, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$52$B)
    3468                            .dwattr $C$DW$291, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$52$E)
    3469                    $C$DW$292       .dwtag  DW_TAG_TI_loop_range
    3470                            .dwattr $C$DW$292, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$54$B)
    3471                            .dwattr $C$DW$292, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$54$E)
    3472                    $C$DW$293       .dwtag  DW_TAG_TI_loop_range
    3473                            .dwattr $C$DW$293, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$55$B)
    3474                            .dwattr $C$DW$293, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$55$E)
    3475                    
    3476                    $C$DW$294       .dwtag  DW_TAG_TI_loop
    3477                            .dwattr $C$DW$294, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3478                            .dwattr $C$DW$294, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matc
    3479                            .dwattr $C$DW$294, DW_AT_TI_begin_line(0xbe)
    3480                            .dwattr $C$DW$294, DW_AT_TI_end_line(0xc6)
    3481                    $C$DW$295       .dwtag  DW_TAG_TI_loop_range
    3482                            .dwattr $C$DW$295, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$49$B)
    3483                            .dwattr $C$DW$295, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$49$E)
    3484                    $C$DW$296       .dwtag  DW_TAG_TI_loop_range
    3485                            .dwattr $C$DW$296, DW_AT_low_pc($C$DW$L$VLIB_matchTemplate_d$50$B)
    3486                            .dwattr $C$DW$296, DW_AT_high_pc($C$DW$L$VLIB_matchTemplate_d$50$E)
    3487                            .dwendtag $C$DW$294
    3488                    
    3489                            .dwendtag $C$DW$286
    3490                    
    3491                            .dwendtag $C$DW$226
    3492                    
    3493                            .dwattr $C$DW$102, DW_AT_TI_end_file("./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchT
    3494                            .dwattr $C$DW$102, DW_AT_TI_end_line(0x118)
    3495                            .dwattr $C$DW$102, DW_AT_TI_end_column(0x01)
    3496                            .dwendentry
    3497                            .dwendtag $C$DW$102
    3498                    
    3499                    ;; Inlined function references:
    3500                    ;; [ 16] VLIB_profile_start
    3501                    ;; [ 17] VLIB_profile_stop
    3502                    ;; [ 19] VLIB_kernel_memory
    3503                    ;******************************************************************************
    3504                    ;* STRINGS                                                                    *
    3505                    ;******************************************************************************
    3506 00000000                   .sect   ".const:.string"
    3507 00000000 00000056  $C$SL1: .string "VLIB_matchTemplate",0
         00000001 0000004C 
         00000002 00000049 
         00000003 00000042 
         00000004 0000005F 
         00000005 0000006D 
         00000006 00000061 
         00000007 00000074 
         00000008 00000063 
         00000009 00000068 
         0000000a 00000054 
         0000000b 00000065 
         0000000c 0000006D 
         0000000d 00000070 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   65

         0000000e 0000006C 
         0000000f 00000061 
         00000010 00000074 
         00000011 00000065 
         00000012 00000000 
    3508 00000013 00000020  $C$SL2: .string " Mismatch With Reference at location (%u,%u) ",10,0
         00000014 0000004D 
         00000015 00000069 
         00000016 00000073 
         00000017 0000006D 
         00000018 00000061 
         00000019 00000074 
         0000001a 00000063 
         0000001b 00000068 
         0000001c 00000020 
         0000001d 00000057 
         0000001e 00000069 
         0000001f 00000074 
         00000020 00000068 
         00000021 00000020 
         00000022 00000052 
         00000023 00000065 
         00000024 00000066 
         00000025 00000065 
         00000026 00000072 
         00000027 00000065 
         00000028 0000006E 
         00000029 00000063 
         0000002a 00000065 
         0000002b 00000020 
         0000002c 00000061 
         0000002d 00000074 
         0000002e 00000020 
         0000002f 0000006C 
         00000030 0000006F 
         00000031 00000063 
         00000032 00000061 
         00000033 00000074 
         00000034 00000069 
         00000035 0000006F 
         00000036 0000006E 
         00000037 00000020 
         00000038 00000028 
         00000039 00000025 
         0000003a 00000075 
         0000003b 0000002C 
         0000003c 00000025 
         0000003d 00000075 
         0000003e 00000029 
         0000003f 00000020 
         00000040 0000000A 
         00000041 00000000 
    3509 00000042 00000020  $C$SL3: .string " Mismatch With Static Reference at location (%u,%u) ",10,0
         00000043 0000004D 
         00000044 00000069 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   66

         00000045 00000073 
         00000046 0000006D 
         00000047 00000061 
         00000048 00000074 
         00000049 00000063 
         0000004a 00000068 
         0000004b 00000020 
         0000004c 00000057 
         0000004d 00000069 
         0000004e 00000074 
         0000004f 00000068 
         00000050 00000020 
         00000051 00000053 
         00000052 00000074 
         00000053 00000061 
         00000054 00000074 
         00000055 00000069 
         00000056 00000063 
         00000057 00000020 
         00000058 00000052 
         00000059 00000065 
         0000005a 00000066 
         0000005b 00000065 
         0000005c 00000072 
         0000005d 00000065 
         0000005e 0000006E 
         0000005f 00000063 
         00000060 00000065 
         00000061 00000020 
         00000062 00000061 
         00000063 00000074 
         00000064 00000020 
         00000065 0000006C 
         00000066 0000006F 
         00000067 00000063 
         00000068 00000061 
         00000069 00000074 
         0000006a 00000069 
         0000006b 0000006F 
         0000006c 0000006E 
         0000006d 00000020 
         0000006e 00000028 
         0000006f 00000025 
         00000070 00000075 
         00000071 0000002C 
         00000072 00000025 
         00000073 00000075 
         00000074 00000029 
         00000075 00000020 
         00000076 0000000A 
         00000077 00000000 
    3510 00000078 00000025  $C$SL4: .string "%s generated input | Opt results compared to NatC results |"
         00000079 00000073 
         0000007a 00000020 
         0000007b 00000067 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   67

         0000007c 00000065 
         0000007d 0000006E 
         0000007e 00000065 
         0000007f 00000072 
         00000080 00000061 
         00000081 00000074 
         00000082 00000065 
         00000083 00000064 
         00000084 00000020 
         00000085 00000069 
         00000086 0000006E 
         00000087 00000070 
         00000088 00000075 
         00000089 00000074 
         0000008a 00000020 
         0000008b 0000007C 
         0000008c 00000020 
         0000008d 0000004F 
         0000008e 00000070 
         0000008f 00000074 
         00000090 00000020 
         00000091 00000072 
         00000092 00000065 
         00000093 00000073 
         00000094 00000075 
         00000095 0000006C 
         00000096 00000074 
         00000097 00000073 
         00000098 00000020 
         00000099 00000063 
         0000009a 0000006F 
         0000009b 0000006D 
         0000009c 00000070 
         0000009d 00000061 
         0000009e 00000072 
         0000009f 00000065 
         000000a0 00000064 
         000000a1 00000020 
         000000a2 00000074 
         000000a3 0000006F 
         000000a4 00000020 
         000000a5 0000004E 
         000000a6 00000061 
         000000a7 00000074 
         000000a8 00000043 
         000000a9 00000020 
         000000aa 00000072 
         000000ab 00000065 
         000000ac 00000073 
         000000ad 00000075 
         000000ae 0000006C 
         000000af 00000074 
         000000b0 00000073 
         000000b1 00000020 
         000000b2 0000007C 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   68

    3511 000000b3 00000020          .string " numOutPixels=%d | %s, mode = %d",0
         000000b4 0000006E 
         000000b5 00000075 
         000000b6 0000006D 
         000000b7 0000004F 
         000000b8 00000075 
         000000b9 00000074 
         000000ba 00000050 
         000000bb 00000069 
         000000bc 00000078 
         000000bd 00000065 
         000000be 0000006C 
         000000bf 00000073 
         000000c0 0000003D 
         000000c1 00000025 
         000000c2 00000064 
         000000c3 00000020 
         000000c4 0000007C 
         000000c5 00000020 
         000000c6 00000025 
         000000c7 00000073 
         000000c8 0000002C 
         000000c9 00000020 
         000000ca 0000006D 
         000000cb 0000006F 
         000000cc 00000064 
         000000cd 00000065 
         000000ce 00000020 
         000000cf 0000003D 
         000000d0 00000020 
         000000d1 00000025 
         000000d2 00000064 
         000000d3 00000000 
    3512 000000d4 0000006E  $C$SL5: .string "numOutPixels=%d",0
         000000d5 00000075 
         000000d6 0000006D 
         000000d7 0000004F 
         000000d8 00000075 
         000000d9 00000074 
         000000da 00000050 
         000000db 00000069 
         000000dc 00000078 
         000000dd 00000065 
         000000de 0000006C 
         000000df 00000073 
         000000e0 0000003D 
         000000e1 00000025 
         000000e2 00000064 
         000000e3 00000000 
    3513 000000e4 00000074  $C$SL6: .string "template size <= 2048, ptr and pitch aligned, tempImgWidth "
         000000e5 00000065 
         000000e6 0000006D 
         000000e7 00000070 
         000000e8 0000006C 
         000000e9 00000061 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   69

         000000ea 00000074 
         000000eb 00000065 
         000000ec 00000020 
         000000ed 00000073 
         000000ee 00000069 
         000000ef 0000007A 
         000000f0 00000065 
         000000f1 00000020 
         000000f2 0000003C 
         000000f3 0000003D 
         000000f4 00000020 
         000000f5 00000032 
         000000f6 00000030 
         000000f7 00000034 
         000000f8 00000038 
         000000f9 0000002C 
         000000fa 00000020 
         000000fb 00000070 
         000000fc 00000074 
         000000fd 00000072 
         000000fe 00000020 
         000000ff 00000061 
         00000100 0000006E 
         00000101 00000064 
         00000102 00000020 
         00000103 00000070 
         00000104 00000069 
         00000105 00000074 
         00000106 00000063 
         00000107 00000068 
         00000108 00000020 
         00000109 00000061 
         0000010a 0000006C 
         0000010b 00000069 
         0000010c 00000067 
         0000010d 0000006E 
         0000010e 00000065 
         0000010f 00000064 
         00000110 0000002C 
         00000111 00000020 
         00000112 00000074 
         00000113 00000065 
         00000114 0000006D 
         00000115 00000070 
         00000116 00000049 
         00000117 0000006D 
         00000118 00000067 
         00000119 00000057 
         0000011a 00000069 
         0000011b 00000064 
         0000011c 00000074 
         0000011d 00000068 
         0000011e 00000020 
    3514 0000011f 0000003D          .string "== 24",0
         00000120 0000003D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   70

         00000121 00000020 
         00000122 00000032 
         00000123 00000034 
         00000124 00000000 
    3515 00000125 0000006F  $C$SL7: .string "outScoreWidth * outScoreHeight",0
         00000126 00000075 
         00000127 00000074 
         00000128 00000053 
         00000129 00000063 
         0000012a 0000006F 
         0000012b 00000072 
         0000012c 00000065 
         0000012d 00000057 
         0000012e 00000069 
         0000012f 00000064 
         00000130 00000074 
         00000131 00000068 
         00000132 00000020 
         00000133 0000002A 
         00000134 00000020 
         00000135 0000006F 
         00000136 00000075 
         00000137 00000074 
         00000138 00000053 
         00000139 00000063 
         0000013a 0000006F 
         0000013b 00000072 
         0000013c 00000065 
         0000013d 00000048 
         0000013e 00000065 
         0000013f 00000069 
         00000140 00000067 
         00000141 00000068 
         00000142 00000074 
         00000143 00000000 
    3516 00000144 0000004E  $C$SL8: .string "N = outScoreWidth * outScoreHeight",0
         00000145 00000020 
         00000146 0000003D 
         00000147 00000020 
         00000148 0000006F 
         00000149 00000075 
         0000014a 00000074 
         0000014b 00000053 
         0000014c 00000063 
         0000014d 0000006F 
         0000014e 00000072 
         0000014f 00000065 
         00000150 00000057 
         00000151 00000069 
         00000152 00000064 
         00000153 00000074 
         00000154 00000068 
         00000155 00000020 
         00000156 0000002A 
         00000157 00000020 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   71

         00000158 0000006F 
         00000159 00000075 
         0000015a 00000074 
         0000015b 00000053 
         0000015c 00000063 
         0000015d 0000006F 
         0000015e 00000072 
         0000015f 00000065 
         00000160 00000048 
         00000161 00000065 
         00000162 00000069 
         00000163 00000067 
         00000164 00000068 
         00000165 00000074 
         00000166 00000000 
    3517 00000167 00000074  $C$SL9: .string "template size <= 2048, ptr and pitch aligned, tempImgWidth "
         00000168 00000065 
         00000169 0000006D 
         0000016a 00000070 
         0000016b 0000006C 
         0000016c 00000061 
         0000016d 00000074 
         0000016e 00000065 
         0000016f 00000020 
         00000170 00000073 
         00000171 00000069 
         00000172 0000007A 
         00000173 00000065 
         00000174 00000020 
         00000175 0000003C 
         00000176 0000003D 
         00000177 00000020 
         00000178 00000032 
         00000179 00000030 
         0000017a 00000034 
         0000017b 00000038 
         0000017c 0000002C 
         0000017d 00000020 
         0000017e 00000070 
         0000017f 00000074 
         00000180 00000072 
         00000181 00000020 
         00000182 00000061 
         00000183 0000006E 
         00000184 00000064 
         00000185 00000020 
         00000186 00000070 
         00000187 00000069 
         00000188 00000074 
         00000189 00000063 
         0000018a 00000068 
         0000018b 00000020 
         0000018c 00000061 
         0000018d 0000006C 
         0000018e 00000069 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   72

         0000018f 00000067 
         00000190 0000006E 
         00000191 00000065 
         00000192 00000064 
         00000193 0000002C 
         00000194 00000020 
         00000195 00000074 
         00000196 00000065 
         00000197 0000006D 
         00000198 00000070 
         00000199 00000049 
         0000019a 0000006D 
         0000019b 00000067 
         0000019c 00000057 
         0000019d 00000069 
         0000019e 00000064 
         0000019f 00000074 
         000001a0 00000068 
         000001a1 00000020 
    3518 000001a2 0000003D          .string "== 32",0
         000001a3 0000003D 
         000001a4 00000020 
         000001a5 00000033 
         000001a6 00000032 
         000001a7 00000000 
    3519 000001a8 00000074  $C$SL10:        .string "template size <= 2048, ptr and pitch aligned, tempImgWidth "
         000001a9 00000065 
         000001aa 0000006D 
         000001ab 00000070 
         000001ac 0000006C 
         000001ad 00000061 
         000001ae 00000074 
         000001af 00000065 
         000001b0 00000020 
         000001b1 00000073 
         000001b2 00000069 
         000001b3 0000007A 
         000001b4 00000065 
         000001b5 00000020 
         000001b6 0000003C 
         000001b7 0000003D 
         000001b8 00000020 
         000001b9 00000032 
         000001ba 00000030 
         000001bb 00000034 
         000001bc 00000038 
         000001bd 0000002C 
         000001be 00000020 
         000001bf 00000070 
         000001c0 00000074 
         000001c1 00000072 
         000001c2 00000020 
         000001c3 00000061 
         000001c4 0000006E 
         000001c5 00000064 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   73

         000001c6 00000020 
         000001c7 00000070 
         000001c8 00000069 
         000001c9 00000074 
         000001ca 00000063 
         000001cb 00000068 
         000001cc 00000020 
         000001cd 00000061 
         000001ce 0000006C 
         000001cf 00000069 
         000001d0 00000067 
         000001d1 0000006E 
         000001d2 00000065 
         000001d3 00000064 
         000001d4 0000002C 
         000001d5 00000020 
         000001d6 00000074 
         000001d7 00000065 
         000001d8 0000006D 
         000001d9 00000070 
         000001da 00000049 
         000001db 0000006D 
         000001dc 00000067 
         000001dd 00000057 
         000001de 00000069 
         000001df 00000064 
         000001e0 00000074 
         000001e1 00000068 
         000001e2 00000020 
    3520 000001e3 00000021          .string "!= 24 or 32",0
         000001e4 0000003D 
         000001e5 00000020 
         000001e6 00000032 
         000001e7 00000034 
         000001e8 00000020 
         000001e9 0000006F 
         000001ea 00000072 
         000001eb 00000020 
         000001ec 00000033 
         000001ed 00000032 
         000001ee 00000000 
    3521 000001ef 00000074  $C$SL11:        .string "template size <= 2048, ptr or pitch non-aligned",0
         000001f0 00000065 
         000001f1 0000006D 
         000001f2 00000070 
         000001f3 0000006C 
         000001f4 00000061 
         000001f5 00000074 
         000001f6 00000065 
         000001f7 00000020 
         000001f8 00000073 
         000001f9 00000069 
         000001fa 0000007A 
         000001fb 00000065 
         000001fc 00000020 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   74

         000001fd 0000003C 
         000001fe 0000003D 
         000001ff 00000020 
         00000200 00000032 
         00000201 00000030 
         00000202 00000034 
         00000203 00000038 
         00000204 0000002C 
         00000205 00000020 
         00000206 00000070 
         00000207 00000074 
         00000208 00000072 
         00000209 00000020 
         0000020a 0000006F 
         0000020b 00000072 
         0000020c 00000020 
         0000020d 00000070 
         0000020e 00000069 
         0000020f 00000074 
         00000210 00000063 
         00000211 00000068 
         00000212 00000020 
         00000213 0000006E 
         00000214 0000006F 
         00000215 0000006E 
         00000216 0000002D 
         00000217 00000061 
         00000218 0000006C 
         00000219 00000069 
         0000021a 00000067 
         0000021b 0000006E 
         0000021c 00000065 
         0000021d 00000064 
         0000021e 00000000 
    3522 0000021f 00000074  $C$SL12:        .string "template size > 2048",0
         00000220 00000065 
         00000221 0000006D 
         00000222 00000070 
         00000223 0000006C 
         00000224 00000061 
         00000225 00000074 
         00000226 00000065 
         00000227 00000020 
         00000228 00000073 
         00000229 00000069 
         0000022a 0000007A 
         0000022b 00000065 
         0000022c 00000020 
         0000022d 0000003E 
         0000022e 00000020 
         0000022f 00000032 
         00000230 00000030 
         00000231 00000034 
         00000232 00000038 
         00000233 00000000 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   75

    3523 00000234 0000002D  $C$SL13:        .string "-----------------------------------------------------------"
         00000235 0000002D 
         00000236 0000002D 
         00000237 0000002D 
         00000238 0000002D 
         00000239 0000002D 
         0000023a 0000002D 
         0000023b 0000002D 
         0000023c 0000002D 
         0000023d 0000002D 
         0000023e 0000002D 
         0000023f 0000002D 
         00000240 0000002D 
         00000241 0000002D 
         00000242 0000002D 
         00000243 0000002D 
         00000244 0000002D 
         00000245 0000002D 
         00000246 0000002D 
         00000247 0000002D 
         00000248 0000002D 
         00000249 0000002D 
         0000024a 0000002D 
         0000024b 0000002D 
         0000024c 0000002D 
         0000024d 0000002D 
         0000024e 0000002D 
         0000024f 0000002D 
         00000250 0000002D 
         00000251 0000002D 
         00000252 0000002D 
         00000253 0000002D 
         00000254 0000002D 
         00000255 0000002D 
         00000256 0000002D 
         00000257 0000002D 
         00000258 0000002D 
         00000259 0000002D 
         0000025a 0000002D 
         0000025b 0000002D 
         0000025c 0000002D 
         0000025d 0000002D 
         0000025e 0000002D 
         0000025f 0000002D 
         00000260 0000002D 
         00000261 0000002D 
         00000262 0000002D 
         00000263 0000002D 
         00000264 0000002D 
         00000265 0000002D 
         00000266 0000002D 
         00000267 0000002D 
         00000268 0000002D 
         00000269 0000002D 
         0000026a 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   76

         0000026b 0000002D 
         0000026c 0000002D 
         0000026d 0000002D 
         0000026e 0000002D 
    3524 0000026f 0000002D          .string "-----------------------------------------------------------"
         00000270 0000002D 
         00000271 0000002D 
         00000272 0000002D 
         00000273 0000002D 
         00000274 0000002D 
         00000275 0000002D 
         00000276 0000002D 
         00000277 0000002D 
         00000278 0000002D 
         00000279 0000002D 
         0000027a 0000002D 
         0000027b 0000002D 
         0000027c 0000002D 
         0000027d 0000002D 
         0000027e 0000002D 
         0000027f 0000002D 
         00000280 0000002D 
         00000281 0000002D 
         00000282 0000002D 
         00000283 0000002D 
         00000284 0000002D 
         00000285 0000002D 
         00000286 0000002D 
         00000287 0000002D 
         00000288 0000002D 
         00000289 0000002D 
         0000028a 0000002D 
         0000028b 0000002D 
         0000028c 0000002D 
         0000028d 0000002D 
         0000028e 0000002D 
         0000028f 0000002D 
         00000290 0000002D 
         00000291 0000002D 
         00000292 0000002D 
         00000293 0000002D 
         00000294 0000002D 
         00000295 0000002D 
         00000296 0000002D 
         00000297 0000002D 
         00000298 0000002D 
         00000299 0000002D 
         0000029a 0000002D 
         0000029b 0000002D 
         0000029c 0000002D 
         0000029d 0000002D 
         0000029e 0000002D 
         0000029f 0000002D 
         000002a0 0000002D 
         000002a1 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   77

         000002a2 0000002D 
         000002a3 0000002D 
         000002a4 0000002D 
         000002a5 0000002D 
         000002a6 0000002D 
         000002a7 0000002D 
         000002a8 0000002D 
         000002a9 0000002D 
    3525 000002aa 0000002D          .string "-----------------------",10,0
         000002ab 0000002D 
         000002ac 0000002D 
         000002ad 0000002D 
         000002ae 0000002D 
         000002af 0000002D 
         000002b0 0000002D 
         000002b1 0000002D 
         000002b2 0000002D 
         000002b3 0000002D 
         000002b4 0000002D 
         000002b5 0000002D 
         000002b6 0000002D 
         000002b7 0000002D 
         000002b8 0000002D 
         000002b9 0000002D 
         000002ba 0000002D 
         000002bb 0000002D 
         000002bc 0000002D 
         000002bd 0000002D 
         000002be 0000002D 
         000002bf 0000002D 
         000002c0 0000002D 
         000002c1 0000000A 
         000002c2 00000000 
    3526                    ;*****************************************************************************
    3527                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    3528                    ;*****************************************************************************
    3529                            .global printf
    3530                            .global sprintf
    3531                            .global malloc
    3532                            .global free
    3533                            .global sqrt
    3534                            .global VLIB_cache_inval
    3535                            .global VLIB_profile_init
    3536                            .global VLIB_profile_setMode
    3537                            .global VLIB_formula_add_test
    3538                            .global VLIB_skip_test
    3539                            .global VLIB_profile_cycle_report
    3540                            .global initStack
    3541                            .global setStackDepth
    3542                            .global getSP
    3543                            .global VLIB_stack_memory
    3544                            .global VLIB_fillBuffer
    3545                            .global VLIB_malloc
    3546                            .global VLIB_free
    3547                            .global VLIB_matchTemplate
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   78

    3548                            .global VLIB_matchTemplate_cn
    3549                            .global matchTemplate_getTestParams
    3550                            .global test_cases
    3551                            .global act_kernel
    3552                            .global desc
    3553                            .global testPatternString
    3554                            .global est_test
    3555                            .global beg_count
    3556                            .global end_count
    3557                            .global overhead
    3558                            .global cycles
    3559                            .global __c6xabi_divi
    3560                            .global __c6xabi_divd
    3561                    
    3562                    ;******************************************************************************
    3563                    ;* BUILD ATTRIBUTES                                                           *
    3564                    ;******************************************************************************
    3565                            .battr "TI", Tag_File, 1, Tag_Long_Precision_Bits(2)
    3566                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    3567                            .battr "TI", Tag_File, 1, Tag_ABI_enum_size(2)
    3568                            .battr "c6xabi", Tag_File, 1, Tag_ABI_wchar_t(1)
    3569                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_alignment(0)
    3570                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_align_expected(0)
    3571                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PIC(0)
    3572                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PID(0)
    3573                            .battr "c6xabi", Tag_File, 1, Tag_ABI_DSBT(0)
    3574                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_needed(0)
    3575                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_preserved(0)
    3576                            .battr "TI", Tag_File, 1, Tag_Tramps_Use_SOC(1)
    3577                    
    3578                    ;******************************************************************************
    3579                    ;* TYPE INFORMATION                                                           *
    3580                    ;******************************************************************************
    3581                    
    3582                    $C$DW$T$38      .dwtag  DW_TAG_enumeration_type
    3583                            .dwattr $C$DW$T$38, DW_AT_byte_size(0x04)
    3584                    $C$DW$297       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_NO_ERROR"), DW_AT_const_value(0x00)
    3585                            .dwattr $C$DW$297, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3586                            .dwattr $C$DW$297, DW_AT_decl_line(0x7a)
    3587                            .dwattr $C$DW$297, DW_AT_decl_column(0x05)
    3588                    $C$DW$298       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_INVALID"), DW_AT_const_value(0x0
    3589                            .dwattr $C$DW$298, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3590                            .dwattr $C$DW$298, DW_AT_decl_line(0x7b)
    3591                            .dwattr $C$DW$298, DW_AT_decl_column(0x05)
    3592                    $C$DW$299       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_NEGATIVE"), DW_AT_const_value(0x
    3593                            .dwattr $C$DW$299, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3594                            .dwattr $C$DW$299, DW_AT_decl_line(0x7c)
    3595                            .dwattr $C$DW$299, DW_AT_decl_column(0x05)
    3596                    $C$DW$300       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_EXCEEDED_RANGE"), DW_AT_const_va
    3597                            .dwattr $C$DW$300, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3598                            .dwattr $C$DW$300, DW_AT_decl_line(0x7d)
    3599                            .dwattr $C$DW$300, DW_AT_decl_column(0x05)
    3600                    $C$DW$301       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_EXCEEDED_BOUNDARY"), DW_AT_cons
    3601                            .dwattr $C$DW$301, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3602                            .dwattr $C$DW$301, DW_AT_decl_line(0x7e)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   79

    3603                            .dwattr $C$DW$301, DW_AT_decl_column(0x05)
    3604                    $C$DW$302       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_ALLOCATION_FAILURE"), DW_AT_con
    3605                            .dwattr $C$DW$302, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3606                            .dwattr $C$DW$302, DW_AT_decl_line(0x7f)
    3607                            .dwattr $C$DW$302, DW_AT_decl_column(0x05)
    3608                    $C$DW$303       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_POINTER_NULL"), DW_AT_const_val
    3609                            .dwattr $C$DW$303, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3610                            .dwattr $C$DW$303, DW_AT_decl_line(0x80)
    3611                            .dwattr $C$DW$303, DW_AT_decl_column(0x05)
    3612                    $C$DW$304       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_DMA_FAILURE"), DW_AT_const_value(0x07)
    3613                            .dwattr $C$DW$304, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3614                            .dwattr $C$DW$304, DW_AT_decl_line(0x81)
    3615                            .dwattr $C$DW$304, DW_AT_decl_column(0x05)
    3616                    $C$DW$305       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_OPEN_FAILURE"), DW_AT_const_value
    3617                            .dwattr $C$DW$305, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3618                            .dwattr $C$DW$305, DW_AT_decl_line(0x82)
    3619                            .dwattr $C$DW$305, DW_AT_decl_column(0x05)
    3620                    $C$DW$306       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_READ_FAILURE"), DW_AT_const_value
    3621                            .dwattr $C$DW$306, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3622                            .dwattr $C$DW$306, DW_AT_decl_line(0x83)
    3623                            .dwattr $C$DW$306, DW_AT_decl_column(0x05)
    3624                    $C$DW$307       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_WRITE_FAILURE"), DW_AT_const_valu
    3625                            .dwattr $C$DW$307, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3626                            .dwattr $C$DW$307, DW_AT_decl_line(0x84)
    3627                            .dwattr $C$DW$307, DW_AT_decl_column(0x05)
    3628                    $C$DW$308       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_CLOSE_FAILURE"), DW_AT_const_valu
    3629                            .dwattr $C$DW$308, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3630                            .dwattr $C$DW$308, DW_AT_decl_line(0x85)
    3631                            .dwattr $C$DW$308, DW_AT_decl_column(0x05)
    3632                    $C$DW$309       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_FORMAT_FAILURE"), DW_AT_const_val
    3633                            .dwattr $C$DW$309, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3634                            .dwattr $C$DW$309, DW_AT_decl_line(0x86)
    3635                            .dwattr $C$DW$309, DW_AT_decl_column(0x05)
    3636                    $C$DW$310       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_WARNING_LOW_MEMORY"), DW_AT_const_value(0x
    3637                            .dwattr $C$DW$310, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3638                            .dwattr $C$DW$310, DW_AT_decl_line(0x87)
    3639                            .dwattr $C$DW$310, DW_AT_decl_column(0x05)
    3640                    $C$DW$311       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_NOT_IMPLEMENTED"), DW_AT_const_value(0
    3641                            .dwattr $C$DW$311, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3642                            .dwattr $C$DW$311, DW_AT_decl_line(0x88)
    3643                            .dwattr $C$DW$311, DW_AT_decl_column(0x05)
    3644                    $C$DW$312       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERROR_MAX"), DW_AT_const_value(0x0f)
    3645                            .dwattr $C$DW$312, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    3646                            .dwattr $C$DW$312, DW_AT_decl_line(0x89)
    3647                            .dwattr $C$DW$312, DW_AT_decl_column(0x05)
    3648                            .dwendtag $C$DW$T$38
    3649                    
    3650                            .dwattr $C$DW$T$38, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c6
    3651                            .dwattr $C$DW$T$38, DW_AT_decl_line(0x79)
    3652                            .dwattr $C$DW$T$38, DW_AT_decl_column(0x0e)
    3653                    $C$DW$T$39      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_STATUS")
    3654                            .dwattr $C$DW$T$39, DW_AT_type(*$C$DW$T$38)
    3655                            .dwattr $C$DW$T$39, DW_AT_language(DW_LANG_C)
    3656                            .dwattr $C$DW$T$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c6
    3657                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x8a)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   80

    3658                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x03)
    3659                    
    3660                    $C$DW$T$40      .dwtag  DW_TAG_enumeration_type
    3661                            .dwattr $C$DW$T$40, DW_AT_byte_size(0x04)
    3662                    $C$DW$313       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_OPT"), DW_AT_const_value(0x00)
    3663                            .dwattr $C$DW$313, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLI
    3664                            .dwattr $C$DW$313, DW_AT_decl_line(0x6a)
    3665                            .dwattr $C$DW$313, DW_AT_decl_column(0x05)
    3666                    $C$DW$314       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CN"), DW_AT_const_value(0x01)
    3667                            .dwattr $C$DW$314, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLI
    3668                            .dwattr $C$DW$314, DW_AT_decl_line(0x6b)
    3669                            .dwattr $C$DW$314, DW_AT_decl_column(0x05)
    3670                    $C$DW$315       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CNT"), DW_AT_const_value(0x02)
    3671                            .dwattr $C$DW$315, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLI
    3672                            .dwattr $C$DW$315, DW_AT_decl_line(0x6c)
    3673                            .dwattr $C$DW$315, DW_AT_decl_column(0x05)
    3674                            .dwendtag $C$DW$T$40
    3675                    
    3676                            .dwattr $C$DW$T$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VL
    3677                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x69)
    3678                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x06)
    3679                    
    3680                    $C$DW$T$41      .dwtag  DW_TAG_enumeration_type
    3681                            .dwattr $C$DW$T$41, DW_AT_byte_size(0x04)
    3682                    $C$DW$316       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_FAIL"), DW_AT_const_value(0x00)
    3683                            .dwattr $C$DW$316, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLI
    3684                            .dwattr $C$DW$316, DW_AT_decl_line(0x72)
    3685                            .dwattr $C$DW$316, DW_AT_decl_column(0x05)
    3686                    $C$DW$317       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_PASS"), DW_AT_const_value(0x01)
    3687                            .dwattr $C$DW$317, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VLI
    3688                            .dwattr $C$DW$317, DW_AT_decl_line(0x73)
    3689                            .dwattr $C$DW$317, DW_AT_decl_column(0x05)
    3690                            .dwendtag $C$DW$T$41
    3691                    
    3692                            .dwattr $C$DW$T$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\../common/VL
    3693                            .dwattr $C$DW$T$41, DW_AT_decl_line(0x71)
    3694                            .dwattr $C$DW$T$41, DW_AT_decl_column(0x06)
    3695                    
    3696                    $C$DW$T$26      .dwtag  DW_TAG_structure_type
    3697                            .dwattr $C$DW$T$26, DW_AT_byte_size(0x38)
    3698                    $C$DW$318       .dwtag  DW_TAG_member
    3699                            .dwattr $C$DW$318, DW_AT_type(*$C$DW$T$19)
    3700                            .dwattr $C$DW$318, DW_AT_name("testPattern")
    3701                            .dwattr $C$DW$318, DW_AT_TI_symbol_name("testPattern")
    3702                            .dwattr $C$DW$318, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3703                            .dwattr $C$DW$318, DW_AT_accessibility(DW_ACCESS_public)
    3704                            .dwattr $C$DW$318, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3705                            .dwattr $C$DW$318, DW_AT_decl_line(0x24)
    3706                            .dwattr $C$DW$318, DW_AT_decl_column(0x0f)
    3707                    $C$DW$319       .dwtag  DW_TAG_member
    3708                            .dwattr $C$DW$319, DW_AT_type(*$C$DW$T$20)
    3709                            .dwattr $C$DW$319, DW_AT_name("orgImg")
    3710                            .dwattr $C$DW$319, DW_AT_TI_symbol_name("orgImg")
    3711                            .dwattr $C$DW$319, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    3712                            .dwattr $C$DW$319, DW_AT_accessibility(DW_ACCESS_public)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   81

    3713                            .dwattr $C$DW$319, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3714                            .dwattr $C$DW$319, DW_AT_decl_line(0x25)
    3715                            .dwattr $C$DW$319, DW_AT_decl_column(0x0f)
    3716                    $C$DW$320       .dwtag  DW_TAG_member
    3717                            .dwattr $C$DW$320, DW_AT_type(*$C$DW$T$21)
    3718                            .dwattr $C$DW$320, DW_AT_name("orgImgWidth")
    3719                            .dwattr $C$DW$320, DW_AT_TI_symbol_name("orgImgWidth")
    3720                            .dwattr $C$DW$320, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    3721                            .dwattr $C$DW$320, DW_AT_accessibility(DW_ACCESS_public)
    3722                            .dwattr $C$DW$320, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3723                            .dwattr $C$DW$320, DW_AT_decl_line(0x26)
    3724                            .dwattr $C$DW$320, DW_AT_decl_column(0x0f)
    3725                    $C$DW$321       .dwtag  DW_TAG_member
    3726                            .dwattr $C$DW$321, DW_AT_type(*$C$DW$T$21)
    3727                            .dwattr $C$DW$321, DW_AT_name("orgImgHeight")
    3728                            .dwattr $C$DW$321, DW_AT_TI_symbol_name("orgImgHeight")
    3729                            .dwattr $C$DW$321, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    3730                            .dwattr $C$DW$321, DW_AT_accessibility(DW_ACCESS_public)
    3731                            .dwattr $C$DW$321, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3732                            .dwattr $C$DW$321, DW_AT_decl_line(0x27)
    3733                            .dwattr $C$DW$321, DW_AT_decl_column(0x0f)
    3734                    $C$DW$322       .dwtag  DW_TAG_member
    3735                            .dwattr $C$DW$322, DW_AT_type(*$C$DW$T$21)
    3736                            .dwattr $C$DW$322, DW_AT_name("orgImgPitch")
    3737                            .dwattr $C$DW$322, DW_AT_TI_symbol_name("orgImgPitch")
    3738                            .dwattr $C$DW$322, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    3739                            .dwattr $C$DW$322, DW_AT_accessibility(DW_ACCESS_public)
    3740                            .dwattr $C$DW$322, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3741                            .dwattr $C$DW$322, DW_AT_decl_line(0x28)
    3742                            .dwattr $C$DW$322, DW_AT_decl_column(0x0f)
    3743                    $C$DW$323       .dwtag  DW_TAG_member
    3744                            .dwattr $C$DW$323, DW_AT_type(*$C$DW$T$20)
    3745                            .dwattr $C$DW$323, DW_AT_name("tempImg")
    3746                            .dwattr $C$DW$323, DW_AT_TI_symbol_name("tempImg")
    3747                            .dwattr $C$DW$323, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    3748                            .dwattr $C$DW$323, DW_AT_accessibility(DW_ACCESS_public)
    3749                            .dwattr $C$DW$323, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3750                            .dwattr $C$DW$323, DW_AT_decl_line(0x29)
    3751                            .dwattr $C$DW$323, DW_AT_decl_column(0x0f)
    3752                    $C$DW$324       .dwtag  DW_TAG_member
    3753                            .dwattr $C$DW$324, DW_AT_type(*$C$DW$T$21)
    3754                            .dwattr $C$DW$324, DW_AT_name("tempImgWidth")
    3755                            .dwattr $C$DW$324, DW_AT_TI_symbol_name("tempImgWidth")
    3756                            .dwattr $C$DW$324, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    3757                            .dwattr $C$DW$324, DW_AT_accessibility(DW_ACCESS_public)
    3758                            .dwattr $C$DW$324, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3759                            .dwattr $C$DW$324, DW_AT_decl_line(0x2a)
    3760                            .dwattr $C$DW$324, DW_AT_decl_column(0x0f)
    3761                    $C$DW$325       .dwtag  DW_TAG_member
    3762                            .dwattr $C$DW$325, DW_AT_type(*$C$DW$T$21)
    3763                            .dwattr $C$DW$325, DW_AT_name("tempImgHeight")
    3764                            .dwattr $C$DW$325, DW_AT_TI_symbol_name("tempImgHeight")
    3765                            .dwattr $C$DW$325, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    3766                            .dwattr $C$DW$325, DW_AT_accessibility(DW_ACCESS_public)
    3767                            .dwattr $C$DW$325, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   82

    3768                            .dwattr $C$DW$325, DW_AT_decl_line(0x2b)
    3769                            .dwattr $C$DW$325, DW_AT_decl_column(0x0f)
    3770                    $C$DW$326       .dwtag  DW_TAG_member
    3771                            .dwattr $C$DW$326, DW_AT_type(*$C$DW$T$21)
    3772                            .dwattr $C$DW$326, DW_AT_name("tempImgPitch")
    3773                            .dwattr $C$DW$326, DW_AT_TI_symbol_name("tempImgPitch")
    3774                            .dwattr $C$DW$326, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    3775                            .dwattr $C$DW$326, DW_AT_accessibility(DW_ACCESS_public)
    3776                            .dwattr $C$DW$326, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3777                            .dwattr $C$DW$326, DW_AT_decl_line(0x2c)
    3778                            .dwattr $C$DW$326, DW_AT_decl_column(0x0f)
    3779                    $C$DW$327       .dwtag  DW_TAG_member
    3780                            .dwattr $C$DW$327, DW_AT_type(*$C$DW$T$19)
    3781                            .dwattr $C$DW$327, DW_AT_name("xDirJump")
    3782                            .dwattr $C$DW$327, DW_AT_TI_symbol_name("xDirJump")
    3783                            .dwattr $C$DW$327, DW_AT_data_member_location[DW_OP_plus_uconst 0x24]
    3784                            .dwattr $C$DW$327, DW_AT_accessibility(DW_ACCESS_public)
    3785                            .dwattr $C$DW$327, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3786                            .dwattr $C$DW$327, DW_AT_decl_line(0x2d)
    3787                            .dwattr $C$DW$327, DW_AT_decl_column(0x0f)
    3788                    $C$DW$328       .dwtag  DW_TAG_member
    3789                            .dwattr $C$DW$328, DW_AT_type(*$C$DW$T$19)
    3790                            .dwattr $C$DW$328, DW_AT_name("yDirJump")
    3791                            .dwattr $C$DW$328, DW_AT_TI_symbol_name("yDirJump")
    3792                            .dwattr $C$DW$328, DW_AT_data_member_location[DW_OP_plus_uconst 0x25]
    3793                            .dwattr $C$DW$328, DW_AT_accessibility(DW_ACCESS_public)
    3794                            .dwattr $C$DW$328, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3795                            .dwattr $C$DW$328, DW_AT_decl_line(0x2e)
    3796                            .dwattr $C$DW$328, DW_AT_decl_column(0x0f)
    3797                    $C$DW$329       .dwtag  DW_TAG_member
    3798                            .dwattr $C$DW$329, DW_AT_type(*$C$DW$T$21)
    3799                            .dwattr $C$DW$329, DW_AT_name("outScorePitch")
    3800                            .dwattr $C$DW$329, DW_AT_TI_symbol_name("outScorePitch")
    3801                            .dwattr $C$DW$329, DW_AT_data_member_location[DW_OP_plus_uconst 0x28]
    3802                            .dwattr $C$DW$329, DW_AT_accessibility(DW_ACCESS_public)
    3803                            .dwattr $C$DW$329, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3804                            .dwattr $C$DW$329, DW_AT_decl_line(0x2f)
    3805                            .dwattr $C$DW$329, DW_AT_decl_column(0x0f)
    3806                    $C$DW$330       .dwtag  DW_TAG_member
    3807                            .dwattr $C$DW$330, DW_AT_type(*$C$DW$T$21)
    3808                            .dwattr $C$DW$330, DW_AT_name("method")
    3809                            .dwattr $C$DW$330, DW_AT_TI_symbol_name("method")
    3810                            .dwattr $C$DW$330, DW_AT_data_member_location[DW_OP_plus_uconst 0x2c]
    3811                            .dwattr $C$DW$330, DW_AT_accessibility(DW_ACCESS_public)
    3812                            .dwattr $C$DW$330, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3813                            .dwattr $C$DW$330, DW_AT_decl_line(0x30)
    3814                            .dwattr $C$DW$330, DW_AT_decl_column(0x0f)
    3815                    $C$DW$331       .dwtag  DW_TAG_member
    3816                            .dwattr $C$DW$331, DW_AT_type(*$C$DW$T$23)
    3817                            .dwattr $C$DW$331, DW_AT_name("outScore")
    3818                            .dwattr $C$DW$331, DW_AT_TI_symbol_name("outScore")
    3819                            .dwattr $C$DW$331, DW_AT_data_member_location[DW_OP_plus_uconst 0x30]
    3820                            .dwattr $C$DW$331, DW_AT_accessibility(DW_ACCESS_public)
    3821                            .dwattr $C$DW$331, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3822                            .dwattr $C$DW$331, DW_AT_decl_line(0x31)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   83

    3823                            .dwattr $C$DW$331, DW_AT_decl_column(0x0f)
    3824                    $C$DW$332       .dwtag  DW_TAG_member
    3825                            .dwattr $C$DW$332, DW_AT_type(*$C$DW$T$25)
    3826                            .dwattr $C$DW$332, DW_AT_name("desc")
    3827                            .dwattr $C$DW$332, DW_AT_TI_symbol_name("desc")
    3828                            .dwattr $C$DW$332, DW_AT_data_member_location[DW_OP_plus_uconst 0x34]
    3829                            .dwattr $C$DW$332, DW_AT_accessibility(DW_ACCESS_public)
    3830                            .dwattr $C$DW$332, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTem
    3831                            .dwattr $C$DW$332, DW_AT_decl_line(0x32)
    3832                            .dwattr $C$DW$332, DW_AT_decl_column(0x0f)
    3833                            .dwendtag $C$DW$T$26
    3834                    
    3835                            .dwattr $C$DW$T$26, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTe
    3836                            .dwattr $C$DW$T$26, DW_AT_decl_line(0x23)
    3837                            .dwattr $C$DW$T$26, DW_AT_decl_column(0x10)
    3838                    $C$DW$T$42      .dwtag  DW_TAG_pointer_type
    3839                            .dwattr $C$DW$T$42, DW_AT_type(*$C$DW$T$26)
    3840                            .dwattr $C$DW$T$42, DW_AT_address_class(0x20)
    3841                    $C$DW$T$44      .dwtag  DW_TAG_typedef, DW_AT_name("matchTemplate_testParams_t")
    3842                            .dwattr $C$DW$T$44, DW_AT_type(*$C$DW$T$26)
    3843                            .dwattr $C$DW$T$44, DW_AT_language(DW_LANG_C)
    3844                            .dwattr $C$DW$T$44, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\VLIB_matchTe
    3845                            .dwattr $C$DW$T$44, DW_AT_decl_line(0x33)
    3846                            .dwattr $C$DW$T$44, DW_AT_decl_column(0x03)
    3847                    $C$DW$T$45      .dwtag  DW_TAG_pointer_type
    3848                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$44)
    3849                            .dwattr $C$DW$T$45, DW_AT_address_class(0x20)
    3850                    $C$DW$T$46      .dwtag  DW_TAG_pointer_type
    3851                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    3852                            .dwattr $C$DW$T$46, DW_AT_address_class(0x20)
    3853                    
    3854                    $C$DW$T$28      .dwtag  DW_TAG_structure_type
    3855                            .dwattr $C$DW$T$28, DW_AT_byte_size(0x18)
    3856                    $C$DW$333       .dwtag  DW_TAG_member
    3857                            .dwattr $C$DW$333, DW_AT_type(*$C$DW$T$10)
    3858                            .dwattr $C$DW$333, DW_AT_name("fd")
    3859                            .dwattr $C$DW$333, DW_AT_TI_symbol_name("fd")
    3860                            .dwattr $C$DW$333, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3861                            .dwattr $C$DW$333, DW_AT_accessibility(DW_ACCESS_public)
    3862                            .dwattr $C$DW$333, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3863                            .dwattr $C$DW$333, DW_AT_decl_line(0x49)
    3864                            .dwattr $C$DW$333, DW_AT_decl_column(0x0b)
    3865                    $C$DW$334       .dwtag  DW_TAG_member
    3866                            .dwattr $C$DW$334, DW_AT_type(*$C$DW$T$27)
    3867                            .dwattr $C$DW$334, DW_AT_name("buf")
    3868                            .dwattr $C$DW$334, DW_AT_TI_symbol_name("buf")
    3869                            .dwattr $C$DW$334, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    3870                            .dwattr $C$DW$334, DW_AT_accessibility(DW_ACCESS_public)
    3871                            .dwattr $C$DW$334, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3872                            .dwattr $C$DW$334, DW_AT_decl_line(0x4a)
    3873                            .dwattr $C$DW$334, DW_AT_decl_column(0x16)
    3874                    $C$DW$335       .dwtag  DW_TAG_member
    3875                            .dwattr $C$DW$335, DW_AT_type(*$C$DW$T$27)
    3876                            .dwattr $C$DW$335, DW_AT_name("pos")
    3877                            .dwattr $C$DW$335, DW_AT_TI_symbol_name("pos")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   84

    3878                            .dwattr $C$DW$335, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    3879                            .dwattr $C$DW$335, DW_AT_accessibility(DW_ACCESS_public)
    3880                            .dwattr $C$DW$335, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3881                            .dwattr $C$DW$335, DW_AT_decl_line(0x4b)
    3882                            .dwattr $C$DW$335, DW_AT_decl_column(0x16)
    3883                    $C$DW$336       .dwtag  DW_TAG_member
    3884                            .dwattr $C$DW$336, DW_AT_type(*$C$DW$T$27)
    3885                            .dwattr $C$DW$336, DW_AT_name("bufend")
    3886                            .dwattr $C$DW$336, DW_AT_TI_symbol_name("bufend")
    3887                            .dwattr $C$DW$336, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    3888                            .dwattr $C$DW$336, DW_AT_accessibility(DW_ACCESS_public)
    3889                            .dwattr $C$DW$336, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3890                            .dwattr $C$DW$336, DW_AT_decl_line(0x4c)
    3891                            .dwattr $C$DW$336, DW_AT_decl_column(0x16)
    3892                    $C$DW$337       .dwtag  DW_TAG_member
    3893                            .dwattr $C$DW$337, DW_AT_type(*$C$DW$T$27)
    3894                            .dwattr $C$DW$337, DW_AT_name("buff_stop")
    3895                            .dwattr $C$DW$337, DW_AT_TI_symbol_name("buff_stop")
    3896                            .dwattr $C$DW$337, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    3897                            .dwattr $C$DW$337, DW_AT_accessibility(DW_ACCESS_public)
    3898                            .dwattr $C$DW$337, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3899                            .dwattr $C$DW$337, DW_AT_decl_line(0x4d)
    3900                            .dwattr $C$DW$337, DW_AT_decl_column(0x16)
    3901                    $C$DW$338       .dwtag  DW_TAG_member
    3902                            .dwattr $C$DW$338, DW_AT_type(*$C$DW$T$11)
    3903                            .dwattr $C$DW$338, DW_AT_name("flags")
    3904                            .dwattr $C$DW$338, DW_AT_TI_symbol_name("flags")
    3905                            .dwattr $C$DW$338, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    3906                            .dwattr $C$DW$338, DW_AT_accessibility(DW_ACCESS_public)
    3907                            .dwattr $C$DW$338, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3908                            .dwattr $C$DW$338, DW_AT_decl_line(0x4e)
    3909                            .dwattr $C$DW$338, DW_AT_decl_column(0x16)
    3910                            .dwendtag $C$DW$T$28
    3911                    
    3912                            .dwattr $C$DW$T$28, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3913                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x48)
    3914                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x10)
    3915                    $C$DW$T$47      .dwtag  DW_TAG_typedef, DW_AT_name("FILE")
    3916                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$28)
    3917                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
    3918                            .dwattr $C$DW$T$47, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3919                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x4f)
    3920                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x03)
    3921                    
    3922                    $C$DW$T$29      .dwtag  DW_TAG_structure_type
    3923                            .dwattr $C$DW$T$29, DW_AT_byte_size(0x08)
    3924                    $C$DW$339       .dwtag  DW_TAG_member
    3925                            .dwattr $C$DW$339, DW_AT_type(*$C$DW$T$10)
    3926                            .dwattr $C$DW$339, DW_AT_name("quot")
    3927                            .dwattr $C$DW$339, DW_AT_TI_symbol_name("quot")
    3928                            .dwattr $C$DW$339, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3929                            .dwattr $C$DW$339, DW_AT_accessibility(DW_ACCESS_public)
    3930                            .dwattr $C$DW$339, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3931                            .dwattr $C$DW$339, DW_AT_decl_line(0x3e)
    3932                            .dwattr $C$DW$339, DW_AT_decl_column(0x16)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   85

    3933                    $C$DW$340       .dwtag  DW_TAG_member
    3934                            .dwattr $C$DW$340, DW_AT_type(*$C$DW$T$10)
    3935                            .dwattr $C$DW$340, DW_AT_name("rem")
    3936                            .dwattr $C$DW$340, DW_AT_TI_symbol_name("rem")
    3937                            .dwattr $C$DW$340, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    3938                            .dwattr $C$DW$340, DW_AT_accessibility(DW_ACCESS_public)
    3939                            .dwattr $C$DW$340, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3940                            .dwattr $C$DW$340, DW_AT_decl_line(0x3e)
    3941                            .dwattr $C$DW$340, DW_AT_decl_column(0x1c)
    3942                            .dwendtag $C$DW$T$29
    3943                    
    3944                            .dwattr $C$DW$T$29, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3945                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x3e)
    3946                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x10)
    3947                    $C$DW$T$48      .dwtag  DW_TAG_typedef, DW_AT_name("div_t")
    3948                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$29)
    3949                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    3950                            .dwattr $C$DW$T$48, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3951                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x3e)
    3952                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x23)
    3953                    
    3954                    $C$DW$T$30      .dwtag  DW_TAG_structure_type
    3955                            .dwattr $C$DW$T$30, DW_AT_byte_size(0x08)
    3956                    $C$DW$341       .dwtag  DW_TAG_member
    3957                            .dwattr $C$DW$341, DW_AT_type(*$C$DW$T$10)
    3958                            .dwattr $C$DW$341, DW_AT_name("quot")
    3959                            .dwattr $C$DW$341, DW_AT_TI_symbol_name("quot")
    3960                            .dwattr $C$DW$341, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3961                            .dwattr $C$DW$341, DW_AT_accessibility(DW_ACCESS_public)
    3962                            .dwattr $C$DW$341, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3963                            .dwattr $C$DW$341, DW_AT_decl_line(0x40)
    3964                            .dwattr $C$DW$341, DW_AT_decl_column(0x17)
    3965                    $C$DW$342       .dwtag  DW_TAG_member
    3966                            .dwattr $C$DW$342, DW_AT_type(*$C$DW$T$10)
    3967                            .dwattr $C$DW$342, DW_AT_name("rem")
    3968                            .dwattr $C$DW$342, DW_AT_TI_symbol_name("rem")
    3969                            .dwattr $C$DW$342, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    3970                            .dwattr $C$DW$342, DW_AT_accessibility(DW_ACCESS_public)
    3971                            .dwattr $C$DW$342, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3972                            .dwattr $C$DW$342, DW_AT_decl_line(0x40)
    3973                            .dwattr $C$DW$342, DW_AT_decl_column(0x1d)
    3974                            .dwendtag $C$DW$T$30
    3975                    
    3976                            .dwattr $C$DW$T$30, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3977                            .dwattr $C$DW$T$30, DW_AT_decl_line(0x40)
    3978                            .dwattr $C$DW$T$30, DW_AT_decl_column(0x10)
    3979                    $C$DW$T$49      .dwtag  DW_TAG_typedef, DW_AT_name("ldiv_t")
    3980                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$30)
    3981                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    3982                            .dwattr $C$DW$T$49, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    3983                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x40)
    3984                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x24)
    3985                    
    3986                    $C$DW$T$31      .dwtag  DW_TAG_structure_type
    3987                            .dwattr $C$DW$T$31, DW_AT_byte_size(0x10)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   86

    3988                    $C$DW$343       .dwtag  DW_TAG_member
    3989                            .dwattr $C$DW$343, DW_AT_type(*$C$DW$T$14)
    3990                            .dwattr $C$DW$343, DW_AT_name("quot")
    3991                            .dwattr $C$DW$343, DW_AT_TI_symbol_name("quot")
    3992                            .dwattr $C$DW$343, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3993                            .dwattr $C$DW$343, DW_AT_accessibility(DW_ACCESS_public)
    3994                            .dwattr $C$DW$343, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    3995                            .dwattr $C$DW$343, DW_AT_decl_line(0x43)
    3996                            .dwattr $C$DW$343, DW_AT_decl_column(0x1c)
    3997                    $C$DW$344       .dwtag  DW_TAG_member
    3998                            .dwattr $C$DW$344, DW_AT_type(*$C$DW$T$14)
    3999                            .dwattr $C$DW$344, DW_AT_name("rem")
    4000                            .dwattr $C$DW$344, DW_AT_TI_symbol_name("rem")
    4001                            .dwattr $C$DW$344, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4002                            .dwattr $C$DW$344, DW_AT_accessibility(DW_ACCESS_public)
    4003                            .dwattr $C$DW$344, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4004                            .dwattr $C$DW$344, DW_AT_decl_line(0x43)
    4005                            .dwattr $C$DW$344, DW_AT_decl_column(0x22)
    4006                            .dwendtag $C$DW$T$31
    4007                    
    4008                            .dwattr $C$DW$T$31, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4009                            .dwattr $C$DW$T$31, DW_AT_decl_line(0x43)
    4010                            .dwattr $C$DW$T$31, DW_AT_decl_column(0x10)
    4011                    $C$DW$T$50      .dwtag  DW_TAG_typedef, DW_AT_name("lldiv_t")
    4012                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$31)
    4013                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    4014                            .dwattr $C$DW$T$50, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4015                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x43)
    4016                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x29)
    4017                    
    4018                    $C$DW$T$32      .dwtag  DW_TAG_structure_type
    4019                            .dwattr $C$DW$T$32, DW_AT_byte_size(0x24)
    4020                    $C$DW$345       .dwtag  DW_TAG_member
    4021                            .dwattr $C$DW$345, DW_AT_type(*$C$DW$T$21)
    4022                            .dwattr $C$DW$345, DW_AT_name("area")
    4023                            .dwattr $C$DW$345, DW_AT_TI_symbol_name("area")
    4024                            .dwattr $C$DW$345, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4025                            .dwattr $C$DW$345, DW_AT_accessibility(DW_ACCESS_public)
    4026                            .dwattr $C$DW$345, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    4027                            .dwattr $C$DW$345, DW_AT_decl_line(0x69)
    4028                            .dwattr $C$DW$345, DW_AT_decl_column(0x0d)
    4029                    $C$DW$346       .dwtag  DW_TAG_member
    4030                            .dwattr $C$DW$346, DW_AT_type(*$C$DW$T$21)
    4031                            .dwattr $C$DW$346, DW_AT_name("xsum")
    4032                            .dwattr $C$DW$346, DW_AT_TI_symbol_name("xsum")
    4033                            .dwattr $C$DW$346, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4034                            .dwattr $C$DW$346, DW_AT_accessibility(DW_ACCESS_public)
    4035                            .dwattr $C$DW$346, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    4036                            .dwattr $C$DW$346, DW_AT_decl_line(0x6a)
    4037                            .dwattr $C$DW$346, DW_AT_decl_column(0x0d)
    4038                    $C$DW$347       .dwtag  DW_TAG_member
    4039                            .dwattr $C$DW$347, DW_AT_type(*$C$DW$T$21)
    4040                            .dwattr $C$DW$347, DW_AT_name("ysum")
    4041                            .dwattr $C$DW$347, DW_AT_TI_symbol_name("ysum")
    4042                            .dwattr $C$DW$347, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   87

    4043                            .dwattr $C$DW$347, DW_AT_accessibility(DW_ACCESS_public)
    4044                            .dwattr $C$DW$347, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    4045                            .dwattr $C$DW$347, DW_AT_decl_line(0x6b)
    4046                            .dwattr $C$DW$347, DW_AT_decl_column(0x0d)
    4047                    $C$DW$348       .dwtag  DW_TAG_member
    4048                            .dwattr $C$DW$348, DW_AT_type(*$C$DW$T$21)
    4049                            .dwattr $C$DW$348, DW_AT_name("xmin")
    4050                            .dwattr $C$DW$348, DW_AT_TI_symbol_name("xmin")
    4051                            .dwattr $C$DW$348, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4052                            .dwattr $C$DW$348, DW_AT_accessibility(DW_ACCESS_public)
    4053                            .dwattr $C$DW$348, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    4054                            .dwattr $C$DW$348, DW_AT_decl_line(0x6d)
    4055                            .dwattr $C$DW$348, DW_AT_decl_column(0x0d)
    4056                    $C$DW$349       .dwtag  DW_TAG_member
    4057                            .dwattr $C$DW$349, DW_AT_type(*$C$DW$T$21)
    4058                            .dwattr $C$DW$349, DW_AT_name("ymin")
    4059                            .dwattr $C$DW$349, DW_AT_TI_symbol_name("ymin")
    4060                            .dwattr $C$DW$349, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4061                            .dwattr $C$DW$349, DW_AT_accessibility(DW_ACCESS_public)
    4062                            .dwattr $C$DW$349, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    4063                            .dwattr $C$DW$349, DW_AT_decl_line(0x6e)
    4064                            .dwattr $C$DW$349, DW_AT_decl_column(0x0d)
    4065                    $C$DW$350       .dwtag  DW_TAG_member
    4066                            .dwattr $C$DW$350, DW_AT_type(*$C$DW$T$21)
    4067                            .dwattr $C$DW$350, DW_AT_name("xmax")
    4068                            .dwattr $C$DW$350, DW_AT_TI_symbol_name("xmax")
    4069                            .dwattr $C$DW$350, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4070                            .dwattr $C$DW$350, DW_AT_accessibility(DW_ACCESS_public)
    4071                            .dwattr $C$DW$350, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    4072                            .dwattr $C$DW$350, DW_AT_decl_line(0x6f)
    4073                            .dwattr $C$DW$350, DW_AT_decl_column(0x0d)
    4074                    $C$DW$351       .dwtag  DW_TAG_member
    4075                            .dwattr $C$DW$351, DW_AT_type(*$C$DW$T$21)
    4076                            .dwattr $C$DW$351, DW_AT_name("ymax")
    4077                            .dwattr $C$DW$351, DW_AT_TI_symbol_name("ymax")
    4078                            .dwattr $C$DW$351, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4079                            .dwattr $C$DW$351, DW_AT_accessibility(DW_ACCESS_public)
    4080                            .dwattr $C$DW$351, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    4081                            .dwattr $C$DW$351, DW_AT_decl_line(0x70)
    4082                            .dwattr $C$DW$351, DW_AT_decl_column(0x0d)
    4083                    $C$DW$352       .dwtag  DW_TAG_member
    4084                            .dwattr $C$DW$352, DW_AT_type(*$C$DW$T$21)
    4085                            .dwattr $C$DW$352, DW_AT_name("seedx")
    4086                            .dwattr $C$DW$352, DW_AT_TI_symbol_name("seedx")
    4087                            .dwattr $C$DW$352, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4088                            .dwattr $C$DW$352, DW_AT_accessibility(DW_ACCESS_public)
    4089                            .dwattr $C$DW$352, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    4090                            .dwattr $C$DW$352, DW_AT_decl_line(0x72)
    4091                            .dwattr $C$DW$352, DW_AT_decl_column(0x0d)
    4092                    $C$DW$353       .dwtag  DW_TAG_member
    4093                            .dwattr $C$DW$353, DW_AT_type(*$C$DW$T$21)
    4094                            .dwattr $C$DW$353, DW_AT_name("seedy")
    4095                            .dwattr $C$DW$353, DW_AT_TI_symbol_name("seedy")
    4096                            .dwattr $C$DW$353, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4097                            .dwattr $C$DW$353, DW_AT_accessibility(DW_ACCESS_public)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   88

    4098                            .dwattr $C$DW$353, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c66
    4099                            .dwattr $C$DW$353, DW_AT_decl_line(0x73)
    4100                            .dwattr $C$DW$353, DW_AT_decl_column(0x0d)
    4101                            .dwendtag $C$DW$T$32
    4102                    
    4103                            .dwattr $C$DW$T$32, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c6
    4104                            .dwattr $C$DW$T$32, DW_AT_decl_line(0x68)
    4105                            .dwattr $C$DW$T$32, DW_AT_decl_column(0x10)
    4106                    $C$DW$T$51      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CC")
    4107                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$32)
    4108                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    4109                            .dwattr $C$DW$T$51, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c6
    4110                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x75)
    4111                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x03)
    4112                    
    4113                    $C$DW$T$34      .dwtag  DW_TAG_structure_type
    4114                            .dwattr $C$DW$T$34, DW_AT_byte_size(0x10)
    4115                    $C$DW$354       .dwtag  DW_TAG_member
    4116                            .dwattr $C$DW$354, DW_AT_type(*$C$DW$T$8)
    4117                            .dwattr $C$DW$354, DW_AT_name("daylight")
    4118                            .dwattr $C$DW$354, DW_AT_TI_symbol_name("daylight")
    4119                            .dwattr $C$DW$354, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4120                            .dwattr $C$DW$354, DW_AT_accessibility(DW_ACCESS_public)
    4121                            .dwattr $C$DW$354, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4122                            .dwattr $C$DW$354, DW_AT_decl_line(0x52)
    4123                            .dwattr $C$DW$354, DW_AT_decl_column(0x0b)
    4124                    $C$DW$355       .dwtag  DW_TAG_member
    4125                            .dwattr $C$DW$355, DW_AT_type(*$C$DW$T$10)
    4126                            .dwattr $C$DW$355, DW_AT_name("timezone")
    4127                            .dwattr $C$DW$355, DW_AT_TI_symbol_name("timezone")
    4128                            .dwattr $C$DW$355, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4129                            .dwattr $C$DW$355, DW_AT_accessibility(DW_ACCESS_public)
    4130                            .dwattr $C$DW$355, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4131                            .dwattr $C$DW$355, DW_AT_decl_line(0x53)
    4132                            .dwattr $C$DW$355, DW_AT_decl_column(0x0b)
    4133                    $C$DW$356       .dwtag  DW_TAG_member
    4134                            .dwattr $C$DW$356, DW_AT_type(*$C$DW$T$33)
    4135                            .dwattr $C$DW$356, DW_AT_name("tzname")
    4136                            .dwattr $C$DW$356, DW_AT_TI_symbol_name("tzname")
    4137                            .dwattr $C$DW$356, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4138                            .dwattr $C$DW$356, DW_AT_accessibility(DW_ACCESS_public)
    4139                            .dwattr $C$DW$356, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4140                            .dwattr $C$DW$356, DW_AT_decl_line(0x54)
    4141                            .dwattr $C$DW$356, DW_AT_decl_column(0x0b)
    4142                    $C$DW$357       .dwtag  DW_TAG_member
    4143                            .dwattr $C$DW$357, DW_AT_type(*$C$DW$T$33)
    4144                            .dwattr $C$DW$357, DW_AT_name("dstname")
    4145                            .dwattr $C$DW$357, DW_AT_TI_symbol_name("dstname")
    4146                            .dwattr $C$DW$357, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4147                            .dwattr $C$DW$357, DW_AT_accessibility(DW_ACCESS_public)
    4148                            .dwattr $C$DW$357, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4149                            .dwattr $C$DW$357, DW_AT_decl_line(0x55)
    4150                            .dwattr $C$DW$357, DW_AT_decl_column(0x0b)
    4151                            .dwendtag $C$DW$T$34
    4152                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   89

    4153                            .dwattr $C$DW$T$34, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4154                            .dwattr $C$DW$T$34, DW_AT_decl_line(0x51)
    4155                            .dwattr $C$DW$T$34, DW_AT_decl_column(0x01)
    4156                    $C$DW$T$52      .dwtag  DW_TAG_typedef, DW_AT_name("TZ")
    4157                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$34)
    4158                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    4159                            .dwattr $C$DW$T$52, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4160                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x56)
    4161                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x03)
    4162                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    4163                            .dwattr $C$DW$T$2, DW_AT_name("void")
    4164                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    4165                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    4166                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    4167                    $C$DW$T$53      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_PTR")
    4168                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$3)
    4169                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    4170                            .dwattr $C$DW$T$53, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c6
    4171                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x5c)
    4172                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x19)
    4173                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    4174                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    4175                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    4176                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    4177                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    4178                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    4179                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    4180                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    4181                    $C$DW$T$82      .dwtag  DW_TAG_pointer_type
    4182                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$5)
    4183                            .dwattr $C$DW$T$82, DW_AT_address_class(0x20)
    4184                    $C$DW$T$96      .dwtag  DW_TAG_typedef, DW_AT_name("int8_t")
    4185                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$5)
    4186                            .dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
    4187                            .dwattr $C$DW$T$96, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4188                            .dwattr $C$DW$T$96, DW_AT_decl_line(0x2a)
    4189                            .dwattr $C$DW$T$96, DW_AT_decl_column(0x1d)
    4190                    $C$DW$T$97      .dwtag  DW_TAG_typedef, DW_AT_name("int_least8_t")
    4191                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$96)
    4192                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    4193                            .dwattr $C$DW$T$97, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4194                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x39)
    4195                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x17)
    4196                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    4197                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    4198                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    4199                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    4200                    $C$DW$T$27      .dwtag  DW_TAG_pointer_type
    4201                            .dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$6)
    4202                            .dwattr $C$DW$T$27, DW_AT_address_class(0x20)
    4203                    $C$DW$T$19      .dwtag  DW_TAG_typedef, DW_AT_name("uint8_t")
    4204                            .dwattr $C$DW$T$19, DW_AT_type(*$C$DW$T$6)
    4205                            .dwattr $C$DW$T$19, DW_AT_language(DW_LANG_C)
    4206                            .dwattr $C$DW$T$19, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4207                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x2b)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   90

    4208                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x1c)
    4209                    $C$DW$T$20      .dwtag  DW_TAG_pointer_type
    4210                            .dwattr $C$DW$T$20, DW_AT_type(*$C$DW$T$19)
    4211                            .dwattr $C$DW$T$20, DW_AT_address_class(0x20)
    4212                    $C$DW$T$99      .dwtag  DW_TAG_restrict_type
    4213                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$20)
    4214                    $C$DW$T$100     .dwtag  DW_TAG_const_type
    4215                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$19)
    4216                    $C$DW$T$101     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least8_t")
    4217                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$19)
    4218                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    4219                            .dwattr $C$DW$T$101, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4220                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x3a)
    4221                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x16)
    4222                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    4223                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    4224                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    4225                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    4226                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    4227                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    4228                            .dwattr $C$DW$T$8, DW_AT_name("short")
    4229                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    4230                    $C$DW$T$102     .dwtag  DW_TAG_pointer_type
    4231                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$8)
    4232                            .dwattr $C$DW$T$102, DW_AT_address_class(0x20)
    4233                    $C$DW$T$103     .dwtag  DW_TAG_typedef, DW_AT_name("int16_t")
    4234                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$8)
    4235                            .dwattr $C$DW$T$103, DW_AT_language(DW_LANG_C)
    4236                            .dwattr $C$DW$T$103, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4237                            .dwattr $C$DW$T$103, DW_AT_decl_line(0x2c)
    4238                            .dwattr $C$DW$T$103, DW_AT_decl_column(0x1d)
    4239                    $C$DW$T$104     .dwtag  DW_TAG_pointer_type
    4240                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$103)
    4241                            .dwattr $C$DW$T$104, DW_AT_address_class(0x20)
    4242                    $C$DW$T$105     .dwtag  DW_TAG_restrict_type
    4243                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$104)
    4244                    $C$DW$T$106     .dwtag  DW_TAG_typedef, DW_AT_name("int_least16_t")
    4245                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$103)
    4246                            .dwattr $C$DW$T$106, DW_AT_language(DW_LANG_C)
    4247                            .dwattr $C$DW$T$106, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4248                            .dwattr $C$DW$T$106, DW_AT_decl_line(0x3c)
    4249                            .dwattr $C$DW$T$106, DW_AT_decl_column(0x17)
    4250                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    4251                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    4252                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    4253                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    4254                    $C$DW$T$75      .dwtag  DW_TAG_typedef, DW_AT_name("uint16_t")
    4255                            .dwattr $C$DW$T$75, DW_AT_type(*$C$DW$T$9)
    4256                            .dwattr $C$DW$T$75, DW_AT_language(DW_LANG_C)
    4257                            .dwattr $C$DW$T$75, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4258                            .dwattr $C$DW$T$75, DW_AT_decl_line(0x2d)
    4259                            .dwattr $C$DW$T$75, DW_AT_decl_column(0x1c)
    4260                    $C$DW$T$108     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least16_t")
    4261                            .dwattr $C$DW$T$108, DW_AT_type(*$C$DW$T$75)
    4262                            .dwattr $C$DW$T$108, DW_AT_language(DW_LANG_C)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   91

    4263                            .dwattr $C$DW$T$108, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4264                            .dwattr $C$DW$T$108, DW_AT_decl_line(0x3d)
    4265                            .dwattr $C$DW$T$108, DW_AT_decl_column(0x16)
    4266                    $C$DW$T$107     .dwtag  DW_TAG_typedef, DW_AT_name("wchar_t")
    4267                            .dwattr $C$DW$T$107, DW_AT_type(*$C$DW$T$9)
    4268                            .dwattr $C$DW$T$107, DW_AT_language(DW_LANG_C)
    4269                            .dwattr $C$DW$T$107, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4270                            .dwattr $C$DW$T$107, DW_AT_decl_line(0x53)
    4271                            .dwattr $C$DW$T$107, DW_AT_decl_column(0x1a)
    4272                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    4273                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    4274                            .dwattr $C$DW$T$10, DW_AT_name("int")
    4275                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    4276                    $C$DW$T$131     .dwtag  DW_TAG_typedef, DW_AT_name("fpos_t")
    4277                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$10)
    4278                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    4279                            .dwattr $C$DW$T$131, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4280                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x53)
    4281                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x0d)
    4282                    $C$DW$T$21      .dwtag  DW_TAG_typedef, DW_AT_name("int32_t")
    4283                            .dwattr $C$DW$T$21, DW_AT_type(*$C$DW$T$10)
    4284                            .dwattr $C$DW$T$21, DW_AT_language(DW_LANG_C)
    4285                            .dwattr $C$DW$T$21, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4286                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x2e)
    4287                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x1d)
    4288                    $C$DW$T$123     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CCHandle")
    4289                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$21)
    4290                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    4291                            .dwattr $C$DW$T$123, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c
    4292                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x77)
    4293                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x11)
    4294                    
    4295                    $C$DW$T$35      .dwtag  DW_TAG_array_type
    4296                            .dwattr $C$DW$T$35, DW_AT_type(*$C$DW$T$21)
    4297                            .dwattr $C$DW$T$35, DW_AT_language(DW_LANG_C)
    4298                            .dwattr $C$DW$T$35, DW_AT_byte_size(0x10)
    4299                    $C$DW$358       .dwtag  DW_TAG_subrange_type
    4300                            .dwattr $C$DW$358, DW_AT_upper_bound(0x03)
    4301                            .dwendtag $C$DW$T$35
    4302                    
    4303                    $C$DW$T$78      .dwtag  DW_TAG_pointer_type
    4304                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$21)
    4305                            .dwattr $C$DW$T$78, DW_AT_address_class(0x20)
    4306                    $C$DW$T$126     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast16_t")
    4307                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$21)
    4308                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    4309                            .dwattr $C$DW$T$126, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4310                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x4b)
    4311                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x17)
    4312                    $C$DW$T$127     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast32_t")
    4313                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$21)
    4314                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    4315                            .dwattr $C$DW$T$127, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4316                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x4e)
    4317                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x17)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   92

    4318                    $C$DW$T$128     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast8_t")
    4319                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$21)
    4320                            .dwattr $C$DW$T$128, DW_AT_language(DW_LANG_C)
    4321                            .dwattr $C$DW$T$128, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4322                            .dwattr $C$DW$T$128, DW_AT_decl_line(0x49)
    4323                            .dwattr $C$DW$T$128, DW_AT_decl_column(0x17)
    4324                    $C$DW$T$129     .dwtag  DW_TAG_typedef, DW_AT_name("int_least32_t")
    4325                            .dwattr $C$DW$T$129, DW_AT_type(*$C$DW$T$21)
    4326                            .dwattr $C$DW$T$129, DW_AT_language(DW_LANG_C)
    4327                            .dwattr $C$DW$T$129, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4328                            .dwattr $C$DW$T$129, DW_AT_decl_line(0x3e)
    4329                            .dwattr $C$DW$T$129, DW_AT_decl_column(0x17)
    4330                    $C$DW$T$130     .dwtag  DW_TAG_typedef, DW_AT_name("intptr_t")
    4331                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$10)
    4332                            .dwattr $C$DW$T$130, DW_AT_language(DW_LANG_C)
    4333                            .dwattr $C$DW$T$130, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4334                            .dwattr $C$DW$T$130, DW_AT_decl_line(0x58)
    4335                            .dwattr $C$DW$T$130, DW_AT_decl_column(0x1a)
    4336                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    4337                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    4338                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    4339                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    4340                    $C$DW$T$132     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_VAL")
    4341                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$11)
    4342                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    4343                            .dwattr $C$DW$T$132, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c
    4344                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x5d)
    4345                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x17)
    4346                    $C$DW$T$143     .dwtag  DW_TAG_typedef, DW_AT_name("clock_t")
    4347                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$11)
    4348                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    4349                            .dwattr $C$DW$T$143, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4350                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x37)
    4351                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x16)
    4352                    $C$DW$T$54      .dwtag  DW_TAG_typedef, DW_AT_name("size_t")
    4353                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$11)
    4354                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    4355                            .dwattr $C$DW$T$54, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4356                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x45)
    4357                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x19)
    4358                    $C$DW$T$136     .dwtag  DW_TAG_typedef, DW_AT_name("time_t")
    4359                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$11)
    4360                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    4361                            .dwattr $C$DW$T$136, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4362                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x38)
    4363                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x16)
    4364                    $C$DW$T$69      .dwtag  DW_TAG_typedef, DW_AT_name("uint32_t")
    4365                            .dwattr $C$DW$T$69, DW_AT_type(*$C$DW$T$11)
    4366                            .dwattr $C$DW$T$69, DW_AT_language(DW_LANG_C)
    4367                            .dwattr $C$DW$T$69, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4368                            .dwattr $C$DW$T$69, DW_AT_decl_line(0x2f)
    4369                            .dwattr $C$DW$T$69, DW_AT_decl_column(0x1c)
    4370                    $C$DW$T$138     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast16_t")
    4371                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$69)
    4372                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   93

    4373                            .dwattr $C$DW$T$138, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4374                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x4c)
    4375                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x16)
    4376                    $C$DW$T$139     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast32_t")
    4377                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$69)
    4378                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    4379                            .dwattr $C$DW$T$139, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4380                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x4f)
    4381                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x16)
    4382                    $C$DW$T$140     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast8_t")
    4383                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$69)
    4384                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    4385                            .dwattr $C$DW$T$140, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4386                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x4a)
    4387                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x16)
    4388                    $C$DW$T$141     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least32_t")
    4389                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$69)
    4390                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    4391                            .dwattr $C$DW$T$141, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4392                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x3f)
    4393                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x16)
    4394                    $C$DW$T$142     .dwtag  DW_TAG_typedef, DW_AT_name("uintptr_t")
    4395                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$11)
    4396                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    4397                            .dwattr $C$DW$T$142, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4398                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x59)
    4399                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x1a)
    4400                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    4401                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    4402                            .dwattr $C$DW$T$12, DW_AT_name("__int40_t")
    4403                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x08)
    4404                            .dwattr $C$DW$T$12, DW_AT_bit_size(0x28)
    4405                            .dwattr $C$DW$T$12, DW_AT_bit_offset(0x18)
    4406                    $C$DW$T$144     .dwtag  DW_TAG_typedef, DW_AT_name("int40_t")
    4407                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$12)
    4408                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    4409                            .dwattr $C$DW$T$144, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4410                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x31)
    4411                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x21)
    4412                    $C$DW$T$145     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast40_t")
    4413                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$144)
    4414                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    4415                            .dwattr $C$DW$T$145, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4416                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x51)
    4417                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x17)
    4418                    $C$DW$T$146     .dwtag  DW_TAG_typedef, DW_AT_name("int_least40_t")
    4419                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$144)
    4420                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    4421                            .dwattr $C$DW$T$146, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4422                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x41)
    4423                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x17)
    4424                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    4425                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    4426                            .dwattr $C$DW$T$13, DW_AT_name("unsigned __int40_t")
    4427                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x08)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   94

    4428                            .dwattr $C$DW$T$13, DW_AT_bit_size(0x28)
    4429                            .dwattr $C$DW$T$13, DW_AT_bit_offset(0x18)
    4430                    $C$DW$T$147     .dwtag  DW_TAG_typedef, DW_AT_name("uint40_t")
    4431                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$13)
    4432                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    4433                            .dwattr $C$DW$T$147, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4434                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x32)
    4435                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x20)
    4436                    $C$DW$T$148     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast40_t")
    4437                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$147)
    4438                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    4439                            .dwattr $C$DW$T$148, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4440                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x52)
    4441                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x16)
    4442                    $C$DW$T$149     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least40_t")
    4443                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$147)
    4444                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    4445                            .dwattr $C$DW$T$149, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4446                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x42)
    4447                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x16)
    4448                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    4449                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    4450                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    4451                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    4452                    $C$DW$T$151     .dwtag  DW_TAG_typedef, DW_AT_name("int64_t")
    4453                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$14)
    4454                            .dwattr $C$DW$T$151, DW_AT_language(DW_LANG_C)
    4455                            .dwattr $C$DW$T$151, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4456                            .dwattr $C$DW$T$151, DW_AT_decl_line(0x34)
    4457                            .dwattr $C$DW$T$151, DW_AT_decl_column(0x21)
    4458                    $C$DW$T$152     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast64_t")
    4459                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$151)
    4460                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    4461                            .dwattr $C$DW$T$152, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4462                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x54)
    4463                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x17)
    4464                    $C$DW$T$153     .dwtag  DW_TAG_typedef, DW_AT_name("int_least64_t")
    4465                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$151)
    4466                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    4467                            .dwattr $C$DW$T$153, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4468                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x44)
    4469                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x17)
    4470                    $C$DW$T$154     .dwtag  DW_TAG_typedef, DW_AT_name("intmax_t")
    4471                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$14)
    4472                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
    4473                            .dwattr $C$DW$T$154, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4474                            .dwattr $C$DW$T$154, DW_AT_decl_line(0x5c)
    4475                            .dwattr $C$DW$T$154, DW_AT_decl_column(0x20)
    4476                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    4477                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    4478                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    4479                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    4480                    $C$DW$T$156     .dwtag  DW_TAG_pointer_type
    4481                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$15)
    4482                            .dwattr $C$DW$T$156, DW_AT_address_class(0x20)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   95

    4483                    $C$DW$T$157     .dwtag  DW_TAG_typedef, DW_AT_name("uint64_t")
    4484                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$15)
    4485                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    4486                            .dwattr $C$DW$T$157, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4487                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x35)
    4488                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x20)
    4489                    
    4490                    $C$DW$T$158     .dwtag  DW_TAG_array_type
    4491                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$157)
    4492                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    4493                            .dwattr $C$DW$T$158, DW_AT_byte_size(0x10)
    4494                    $C$DW$359       .dwtag  DW_TAG_subrange_type
    4495                            .dwattr $C$DW$359, DW_AT_upper_bound(0x01)
    4496                            .dwendtag $C$DW$T$158
    4497                    
    4498                    $C$DW$T$159     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast64_t")
    4499                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$157)
    4500                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    4501                            .dwattr $C$DW$T$159, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4502                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x55)
    4503                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x16)
    4504                    $C$DW$T$160     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least64_t")
    4505                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$157)
    4506                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    4507                            .dwattr $C$DW$T$160, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4508                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x45)
    4509                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x16)
    4510                    $C$DW$T$161     .dwtag  DW_TAG_typedef, DW_AT_name("uintmax_t")
    4511                            .dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$15)
    4512                            .dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
    4513                            .dwattr $C$DW$T$161, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4514                            .dwattr $C$DW$T$161, DW_AT_decl_line(0x5d)
    4515                            .dwattr $C$DW$T$161, DW_AT_decl_column(0x20)
    4516                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    4517                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    4518                            .dwattr $C$DW$T$16, DW_AT_name("float")
    4519                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    4520                    $C$DW$T$22      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_F32")
    4521                            .dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$16)
    4522                            .dwattr $C$DW$T$22, DW_AT_language(DW_LANG_C)
    4523                            .dwattr $C$DW$T$22, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c6
    4524                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x5b)
    4525                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x0f)
    4526                    $C$DW$T$23      .dwtag  DW_TAG_pointer_type
    4527                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$22)
    4528                            .dwattr $C$DW$T$23, DW_AT_address_class(0x20)
    4529                    $C$DW$T$117     .dwtag  DW_TAG_restrict_type
    4530                            .dwattr $C$DW$T$117, DW_AT_type(*$C$DW$T$23)
    4531                    $C$DW$T$162     .dwtag  DW_TAG_pointer_type
    4532                            .dwattr $C$DW$T$162, DW_AT_type(*$C$DW$T$16)
    4533                            .dwattr $C$DW$T$162, DW_AT_address_class(0x20)
    4534                    $C$DW$T$163     .dwtag  DW_TAG_typedef, DW_AT_name("float32_t")
    4535                            .dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$16)
    4536                            .dwattr $C$DW$T$163, DW_AT_language(DW_LANG_C)
    4537                            .dwattr $C$DW$T$163, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   96

    4538                            .dwattr $C$DW$T$163, DW_AT_decl_line(0x30)
    4539                            .dwattr $C$DW$T$163, DW_AT_decl_column(0x0f)
    4540                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    4541                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    4542                            .dwattr $C$DW$T$17, DW_AT_name("double")
    4543                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    4544                    $C$DW$T$164     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_D64")
    4545                            .dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$17)
    4546                            .dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
    4547                            .dwattr $C$DW$T$164, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_matchTemplate\..\common\c
    4548                            .dwattr $C$DW$T$164, DW_AT_decl_line(0x5a)
    4549                            .dwattr $C$DW$T$164, DW_AT_decl_column(0x10)
    4550                    $C$DW$T$167     .dwtag  DW_TAG_typedef, DW_AT_name("__float2_t")
    4551                            .dwattr $C$DW$T$167, DW_AT_type(*$C$DW$T$17)
    4552                            .dwattr $C$DW$T$167, DW_AT_language(DW_LANG_C)
    4553                            .dwattr $C$DW$T$167, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4554                            .dwattr $C$DW$T$167, DW_AT_decl_line(0x5f)
    4555                            .dwattr $C$DW$T$167, DW_AT_decl_column(0x14)
    4556                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    4557                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    4558                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    4559                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    4560                    $C$DW$T$24      .dwtag  DW_TAG_base_type
    4561                            .dwattr $C$DW$T$24, DW_AT_encoding(DW_ATE_signed_char)
    4562                            .dwattr $C$DW$T$24, DW_AT_name("signed char")
    4563                            .dwattr $C$DW$T$24, DW_AT_byte_size(0x01)
    4564                    $C$DW$T$25      .dwtag  DW_TAG_pointer_type
    4565                            .dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$24)
    4566                            .dwattr $C$DW$T$25, DW_AT_address_class(0x20)
    4567                    $C$DW$T$168     .dwtag  DW_TAG_typedef, DW_AT_name("va_list")
    4568                            .dwattr $C$DW$T$168, DW_AT_type(*$C$DW$T$25)
    4569                            .dwattr $C$DW$T$168, DW_AT_language(DW_LANG_C)
    4570                            .dwattr $C$DW$T$168, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4571                            .dwattr $C$DW$T$168, DW_AT_decl_line(0x2f)
    4572                            .dwattr $C$DW$T$168, DW_AT_decl_column(0x12)
    4573                    
    4574                    $C$DW$T$33      .dwtag  DW_TAG_array_type
    4575                            .dwattr $C$DW$T$33, DW_AT_type(*$C$DW$T$24)
    4576                            .dwattr $C$DW$T$33, DW_AT_language(DW_LANG_C)
    4577                            .dwattr $C$DW$T$33, DW_AT_byte_size(0x04)
    4578                    $C$DW$360       .dwtag  DW_TAG_subrange_type
    4579                            .dwattr $C$DW$360, DW_AT_upper_bound(0x03)
    4580                            .dwendtag $C$DW$T$33
    4581                    
    4582                    $C$DW$T$109     .dwtag  DW_TAG_const_type
    4583                            .dwattr $C$DW$T$109, DW_AT_type(*$C$DW$T$24)
    4584                    $C$DW$T$110     .dwtag  DW_TAG_pointer_type
    4585                            .dwattr $C$DW$T$110, DW_AT_type(*$C$DW$T$109)
    4586                            .dwattr $C$DW$T$110, DW_AT_address_class(0x20)
    4587                    
    4588                    $C$DW$T$169     .dwtag  DW_TAG_array_type
    4589                            .dwattr $C$DW$T$169, DW_AT_type(*$C$DW$T$24)
    4590                            .dwattr $C$DW$T$169, DW_AT_language(DW_LANG_C)
    4591                    $C$DW$361       .dwtag  DW_TAG_subrange_type
    4592                            .dwendtag $C$DW$T$169
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   97

    4593                    
    4594                    
    4595                    $C$DW$T$36      .dwtag  DW_TAG_structure_type
    4596                            .dwattr $C$DW$T$36, DW_AT_name("__simd128_int32_t")
    4597                            .dwattr $C$DW$T$36, DW_AT_byte_size(0x10)
    4598                    $C$DW$362       .dwtag  DW_TAG_member
    4599                            .dwattr $C$DW$362, DW_AT_type(*$C$DW$T$35)
    4600                            .dwattr $C$DW$362, DW_AT_name("_v")
    4601                            .dwattr $C$DW$362, DW_AT_TI_symbol_name("_v")
    4602                            .dwattr $C$DW$362, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4603                            .dwattr $C$DW$362, DW_AT_accessibility(DW_ACCESS_public)
    4604                            .dwattr $C$DW$362, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include
    4605                            .dwattr $C$DW$362, DW_AT_decl_line(0x44)
    4606                            .dwattr $C$DW$362, DW_AT_decl_column(0x01)
    4607                            .dwendtag $C$DW$T$36
    4608                    
    4609                            .dwattr $C$DW$T$36, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\includ
    4610                            .dwattr $C$DW$T$36, DW_AT_decl_line(0x44)
    4611                            .dwattr $C$DW$T$36, DW_AT_decl_column(0x01)
    4612                    $C$DW$T$170     .dwtag  DW_TAG_typedef, DW_AT_name("int32x4_t")
    4613                            .dwattr $C$DW$T$170, DW_AT_type(*$C$DW$T$36)
    4614                            .dwattr $C$DW$T$170, DW_AT_language(DW_LANG_C)
    4615                            .dwattr $C$DW$T$170, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    4616                            .dwattr $C$DW$T$170, DW_AT_decl_line(0x44)
    4617                            .dwattr $C$DW$T$170, DW_AT_decl_column(0x01)
    4618                    $C$DW$T$171     .dwtag  DW_TAG_typedef, DW_AT_name("__x128_t")
    4619                            .dwattr $C$DW$T$171, DW_AT_type(*$C$DW$T$170)
    4620                            .dwattr $C$DW$T$171, DW_AT_language(DW_LANG_C)
    4621                            .dwattr $C$DW$T$171, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    4622                            .dwattr $C$DW$T$171, DW_AT_decl_line(0x46)
    4623                            .dwattr $C$DW$T$171, DW_AT_decl_column(0x13)
    4624                    
    4625                    $C$DW$T$37      .dwtag  DW_TAG_structure_type
    4626                            .dwattr $C$DW$T$37, DW_AT_name("tm")
    4627                            .dwattr $C$DW$T$37, DW_AT_byte_size(0x24)
    4628                    $C$DW$363       .dwtag  DW_TAG_member
    4629                            .dwattr $C$DW$363, DW_AT_type(*$C$DW$T$10)
    4630                            .dwattr $C$DW$363, DW_AT_name("tm_sec")
    4631                            .dwattr $C$DW$363, DW_AT_TI_symbol_name("tm_sec")
    4632                            .dwattr $C$DW$363, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4633                            .dwattr $C$DW$363, DW_AT_accessibility(DW_ACCESS_public)
    4634                            .dwattr $C$DW$363, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4635                            .dwattr $C$DW$363, DW_AT_decl_line(0x41)
    4636                            .dwattr $C$DW$363, DW_AT_decl_column(0x09)
    4637                    $C$DW$364       .dwtag  DW_TAG_member
    4638                            .dwattr $C$DW$364, DW_AT_type(*$C$DW$T$10)
    4639                            .dwattr $C$DW$364, DW_AT_name("tm_min")
    4640                            .dwattr $C$DW$364, DW_AT_TI_symbol_name("tm_min")
    4641                            .dwattr $C$DW$364, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4642                            .dwattr $C$DW$364, DW_AT_accessibility(DW_ACCESS_public)
    4643                            .dwattr $C$DW$364, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4644                            .dwattr $C$DW$364, DW_AT_decl_line(0x42)
    4645                            .dwattr $C$DW$364, DW_AT_decl_column(0x09)
    4646                    $C$DW$365       .dwtag  DW_TAG_member
    4647                            .dwattr $C$DW$365, DW_AT_type(*$C$DW$T$10)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   98

    4648                            .dwattr $C$DW$365, DW_AT_name("tm_hour")
    4649                            .dwattr $C$DW$365, DW_AT_TI_symbol_name("tm_hour")
    4650                            .dwattr $C$DW$365, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4651                            .dwattr $C$DW$365, DW_AT_accessibility(DW_ACCESS_public)
    4652                            .dwattr $C$DW$365, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4653                            .dwattr $C$DW$365, DW_AT_decl_line(0x43)
    4654                            .dwattr $C$DW$365, DW_AT_decl_column(0x09)
    4655                    $C$DW$366       .dwtag  DW_TAG_member
    4656                            .dwattr $C$DW$366, DW_AT_type(*$C$DW$T$10)
    4657                            .dwattr $C$DW$366, DW_AT_name("tm_mday")
    4658                            .dwattr $C$DW$366, DW_AT_TI_symbol_name("tm_mday")
    4659                            .dwattr $C$DW$366, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4660                            .dwattr $C$DW$366, DW_AT_accessibility(DW_ACCESS_public)
    4661                            .dwattr $C$DW$366, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4662                            .dwattr $C$DW$366, DW_AT_decl_line(0x44)
    4663                            .dwattr $C$DW$366, DW_AT_decl_column(0x09)
    4664                    $C$DW$367       .dwtag  DW_TAG_member
    4665                            .dwattr $C$DW$367, DW_AT_type(*$C$DW$T$10)
    4666                            .dwattr $C$DW$367, DW_AT_name("tm_mon")
    4667                            .dwattr $C$DW$367, DW_AT_TI_symbol_name("tm_mon")
    4668                            .dwattr $C$DW$367, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4669                            .dwattr $C$DW$367, DW_AT_accessibility(DW_ACCESS_public)
    4670                            .dwattr $C$DW$367, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4671                            .dwattr $C$DW$367, DW_AT_decl_line(0x45)
    4672                            .dwattr $C$DW$367, DW_AT_decl_column(0x09)
    4673                    $C$DW$368       .dwtag  DW_TAG_member
    4674                            .dwattr $C$DW$368, DW_AT_type(*$C$DW$T$10)
    4675                            .dwattr $C$DW$368, DW_AT_name("tm_year")
    4676                            .dwattr $C$DW$368, DW_AT_TI_symbol_name("tm_year")
    4677                            .dwattr $C$DW$368, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4678                            .dwattr $C$DW$368, DW_AT_accessibility(DW_ACCESS_public)
    4679                            .dwattr $C$DW$368, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4680                            .dwattr $C$DW$368, DW_AT_decl_line(0x46)
    4681                            .dwattr $C$DW$368, DW_AT_decl_column(0x09)
    4682                    $C$DW$369       .dwtag  DW_TAG_member
    4683                            .dwattr $C$DW$369, DW_AT_type(*$C$DW$T$10)
    4684                            .dwattr $C$DW$369, DW_AT_name("tm_wday")
    4685                            .dwattr $C$DW$369, DW_AT_TI_symbol_name("tm_wday")
    4686                            .dwattr $C$DW$369, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4687                            .dwattr $C$DW$369, DW_AT_accessibility(DW_ACCESS_public)
    4688                            .dwattr $C$DW$369, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4689                            .dwattr $C$DW$369, DW_AT_decl_line(0x47)
    4690                            .dwattr $C$DW$369, DW_AT_decl_column(0x09)
    4691                    $C$DW$370       .dwtag  DW_TAG_member
    4692                            .dwattr $C$DW$370, DW_AT_type(*$C$DW$T$10)
    4693                            .dwattr $C$DW$370, DW_AT_name("tm_yday")
    4694                            .dwattr $C$DW$370, DW_AT_TI_symbol_name("tm_yday")
    4695                            .dwattr $C$DW$370, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4696                            .dwattr $C$DW$370, DW_AT_accessibility(DW_ACCESS_public)
    4697                            .dwattr $C$DW$370, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4698                            .dwattr $C$DW$370, DW_AT_decl_line(0x48)
    4699                            .dwattr $C$DW$370, DW_AT_decl_column(0x09)
    4700                    $C$DW$371       .dwtag  DW_TAG_member
    4701                            .dwattr $C$DW$371, DW_AT_type(*$C$DW$T$10)
    4702                            .dwattr $C$DW$371, DW_AT_name("tm_isdst")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE   99

    4703                            .dwattr $C$DW$371, DW_AT_TI_symbol_name("tm_isdst")
    4704                            .dwattr $C$DW$371, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4705                            .dwattr $C$DW$371, DW_AT_accessibility(DW_ACCESS_public)
    4706                            .dwattr $C$DW$371, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4707                            .dwattr $C$DW$371, DW_AT_decl_line(0x49)
    4708                            .dwattr $C$DW$371, DW_AT_decl_column(0x09)
    4709                            .dwendtag $C$DW$T$37
    4710                    
    4711                            .dwattr $C$DW$T$37, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4712                            .dwattr $C$DW$T$37, DW_AT_decl_line(0x3f)
    4713                            .dwattr $C$DW$T$37, DW_AT_decl_column(0x08)
    4714                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    4715                    
    4716                    ;***************************************************************
    4717                    ;* DWARF CIE ENTRIES                                           *
    4718                    ;***************************************************************
    4719                    
    4720                    $C$DW$CIE       .dwcie 19
    4721                            .dwcfi  cfa_register, 31
    4722                            .dwcfi  cfa_offset, 0
    4723                            .dwcfi  undefined, 0
    4724                            .dwcfi  undefined, 1
    4725                            .dwcfi  undefined, 2
    4726                            .dwcfi  undefined, 3
    4727                            .dwcfi  undefined, 4
    4728                            .dwcfi  undefined, 5
    4729                            .dwcfi  undefined, 6
    4730                            .dwcfi  undefined, 7
    4731                            .dwcfi  undefined, 8
    4732                            .dwcfi  undefined, 9
    4733                            .dwcfi  same_value, 10
    4734                            .dwcfi  same_value, 11
    4735                            .dwcfi  same_value, 12
    4736                            .dwcfi  same_value, 13
    4737                            .dwcfi  same_value, 14
    4738                            .dwcfi  same_value, 15
    4739                            .dwcfi  undefined, 16
    4740                            .dwcfi  undefined, 17
    4741                            .dwcfi  undefined, 18
    4742                            .dwcfi  undefined, 19
    4743                            .dwcfi  undefined, 20
    4744                            .dwcfi  undefined, 21
    4745                            .dwcfi  undefined, 22
    4746                            .dwcfi  undefined, 23
    4747                            .dwcfi  undefined, 24
    4748                            .dwcfi  undefined, 25
    4749                            .dwcfi  same_value, 26
    4750                            .dwcfi  same_value, 27
    4751                            .dwcfi  same_value, 28
    4752                            .dwcfi  same_value, 29
    4753                            .dwcfi  same_value, 30
    4754                            .dwcfi  same_value, 31
    4755                            .dwcfi  same_value, 32
    4756                            .dwcfi  undefined, 33
    4757                            .dwcfi  undefined, 34
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE  100

    4758                            .dwcfi  undefined, 35
    4759                            .dwcfi  undefined, 36
    4760                            .dwcfi  undefined, 37
    4761                            .dwcfi  undefined, 38
    4762                            .dwcfi  undefined, 39
    4763                            .dwcfi  undefined, 40
    4764                            .dwcfi  undefined, 41
    4765                            .dwcfi  undefined, 42
    4766                            .dwcfi  undefined, 43
    4767                            .dwcfi  undefined, 44
    4768                            .dwcfi  undefined, 45
    4769                            .dwcfi  undefined, 46
    4770                            .dwcfi  undefined, 47
    4771                            .dwcfi  undefined, 48
    4772                            .dwcfi  undefined, 49
    4773                            .dwcfi  undefined, 50
    4774                            .dwcfi  undefined, 51
    4775                            .dwcfi  undefined, 52
    4776                            .dwcfi  undefined, 53
    4777                            .dwcfi  undefined, 54
    4778                            .dwcfi  undefined, 55
    4779                            .dwcfi  undefined, 56
    4780                            .dwcfi  undefined, 57
    4781                            .dwcfi  undefined, 58
    4782                            .dwcfi  undefined, 59
    4783                            .dwcfi  undefined, 60
    4784                            .dwcfi  undefined, 61
    4785                            .dwcfi  undefined, 62
    4786                            .dwcfi  undefined, 63
    4787                            .dwcfi  undefined, 64
    4788                            .dwcfi  undefined, 65
    4789                            .dwcfi  undefined, 66
    4790                            .dwcfi  undefined, 67
    4791                            .dwcfi  undefined, 68
    4792                            .dwcfi  undefined, 69
    4793                            .dwcfi  undefined, 70
    4794                            .dwcfi  undefined, 71
    4795                            .dwcfi  undefined, 72
    4796                            .dwcfi  undefined, 73
    4797                            .dwcfi  undefined, 74
    4798                            .dwcfi  undefined, 75
    4799                            .dwcfi  undefined, 76
    4800                            .dwcfi  undefined, 77
    4801                            .dwcfi  undefined, 78
    4802                            .dwcfi  undefined, 79
    4803                            .dwcfi  undefined, 80
    4804                            .dwcfi  undefined, 81
    4805                            .dwcfi  undefined, 82
    4806                            .dwcfi  undefined, 83
    4807                            .dwcfi  undefined, 84
    4808                            .dwcfi  undefined, 85
    4809                            .dwcfi  undefined, 86
    4810                            .dwcfi  undefined, 87
    4811                            .dwcfi  undefined, 88
    4812                            .dwcfi  undefined, 89
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:12:06 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_matchTemplate/VLIB_matchTemplate_d.se66 PAGE  101

    4813                            .dwcfi  undefined, 90
    4814                            .dwcfi  undefined, 91
    4815                            .dwcfi  undefined, 92
    4816                            .dwcfi  undefined, 93
    4817                            .dwcfi  undefined, 94
    4818                            .dwcfi  undefined, 95
    4819                            .dwcfi  undefined, 96
    4820                            .dwcfi  undefined, 97
    4821                            .dwcfi  undefined, 98
    4822                            .dwcfi  undefined, 99
    4823                            .dwcfi  undefined, 100
    4824                            .dwcfi  undefined, 101
    4825                            .dwcfi  undefined, 102
    4826                            .dwcfi  undefined, 103
    4827                            .dwcfi  undefined, 104
    4828                            .dwcfi  undefined, 105
    4829                            .dwcfi  undefined, 106
    4830                            .dwcfi  undefined, 107
    4831                            .dwcfi  undefined, 108
    4832                            .dwcfi  undefined, 109
    4833                            .dwcfi  undefined, 110
    4834                            .dwcfi  undefined, 111
    4835                            .dwcfi  undefined, 112
    4836                            .dwcfi  undefined, 113
    4837                            .dwcfi  undefined, 114
    4838                            .dwcfi  undefined, 115
    4839                            .dwcfi  undefined, 116
    4840                            .dwcfi  undefined, 117
    4841                            .dwcfi  undefined, 118
    4842                            .dwcfi  undefined, 119
    4843                            .dwcfi  undefined, 120
    4844                            .dwcfi  undefined, 121
    4845                            .dwcfi  undefined, 122
    4846                            .dwcfi  undefined, 123
    4847                            .dwcfi  undefined, 124
    4848                            .dwcfi  undefined, 125
    4849                            .dwcfi  undefined, 126
    4850                            .dwcfi  undefined, 127
    4851                            .dwendentry
    4852                            .dwendtag $C$DW$CU
    4853                    

No Assembly Errors, No Assembly Warnings
