Analysis & Synthesis report for alu_integration_test
Sat Apr 30 21:46:51 2016
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Apr 30 21:46:51 2016          ;
; Quartus II 64-Bit Version   ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name               ; alu_integration_test                       ;
; Top-level Entity Name       ; sram                                       ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+--------------------+----------------------+
; Option                                                                          ; Setting            ; Default Value        ;
+---------------------------------------------------------------------------------+--------------------+----------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                      ;
; Top-level entity name                                                           ; sram               ; alu_integration_test ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX        ;
; Use smart compilation                                                           ; Off                ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                   ;
; Enable compact report table                                                     ; Off                ; Off                  ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                  ;
; Preserve fewer node names                                                       ; On                 ; On                   ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                  ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto               ; Auto                 ;
; Safe State Machine                                                              ; Off                ; Off                  ;
; Extract Verilog State Machines                                                  ; On                 ; On                   ;
; Extract VHDL State Machines                                                     ; On                 ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                   ;
; Parallel Synthesis                                                              ; On                 ; On                   ;
; DSP Block Balancing                                                             ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                 ; On                   ;
; Power-Up Don't Care                                                             ; On                 ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                  ;
; Remove Duplicate Registers                                                      ; On                 ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                  ;
; Optimization Technique                                                          ; Balanced           ; Balanced             ;
; Carry Chain Length                                                              ; 70                 ; 70                   ;
; Auto Carry Chains                                                               ; On                 ; On                   ;
; Auto Open-Drain Pins                                                            ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                  ;
; Auto ROM Replacement                                                            ; On                 ; On                   ;
; Auto RAM Replacement                                                            ; On                 ; On                   ;
; Auto DSP Block Replacement                                                      ; On                 ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                   ;
; Strict RAM Replacement                                                          ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                  ;
; Auto Resource Sharing                                                           ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                 ; On                   ;
; Report Parameter Settings                                                       ; On                 ; On                   ;
; Report Source Assignments                                                       ; On                 ; On                   ;
; Report Connectivity Checks                                                      ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                    ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation   ;
; HDL message level                                                               ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                  ;
; Clock MUX Protection                                                            ; On                 ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                  ;
; Block Design Naming                                                             ; Auto               ; Auto                 ;
; SDC constraint protection                                                       ; Off                ; Off                  ;
; Synthesis Effort                                                                ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                   ;
; Synthesis Seed                                                                  ; 1                  ; 1                    ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                  ;
+---------------------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sat Apr 30 21:46:48 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu_integration_test -c alu_integration_test
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v
    Info (12023): Found entity 1: subtract_gate
Info (12021): Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v
    Info (12023): Found entity 1: one_complement
Info (12021): Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v
    Info (12023): Found entity 1: slt_gate
Info (12021): Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v
    Info (12023): Found entity 1: sll_gate
Info (12021): Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v
    Info (12023): Found entity 1: alu_dataflow
Info (12021): Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v
    Info (12023): Found entity 1: adder_gate
Info (15248): File "C:/EE_469/git/EE469/Lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" is a duplicate of already analyzed file "C:/EE_469/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /ee_469/git/ee469/lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v
Info (12021): Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v
    Info (12023): Found entity 1: d_flipflop
Info (12021): Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/file_register/register_32bit/register_32bit.v
    Info (12023): Found entity 1: register_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab3/verilog/file_register/decoder_5bit/decoder_5bit.v
    Info (12023): Found entity 1: decoder_5bit
Error (10170): Verilog HDL syntax error at sram.v(50) near text "always";  expecting "end" File: C:/EE_469/git/EE469/Lab3/verilog/sram/sram.v Line: 50
Error (10170): Verilog HDL syntax error at sram.v(54) near text "endmodule";  expecting "end" File: C:/EE_469/git/EE469/Lab3/verilog/sram/sram.v Line: 54
Info (12021): Found 0 design units, including 0 entities, in source file /ee_469/git/ee469/lab3/verilog/sram/sram.v
Error (10170): Verilog HDL syntax error at alu_integration_test.v(32) near text "wire";  expecting ";" File: C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v Line: 32
Error (10170): Verilog HDL syntax error at alu_integration_test.v(76) near text "endmodule";  expecting ";" File: C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v Line: 76
Error (10112): Ignored design unit "alu_integration_test" at alu_integration_test.v(13) due to previous errors File: C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v Line: 13
Error (10112): Ignored design unit "div_clock" at alu_integration_test.v(101) due to previous errors File: C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v Line: 101
Info (12021): Found 0 design units, including 0 entities, in source file alu_integration_test.v
Info (12021): Found 2 design units, including 2 entities, in source file /ee_469/git/ee469/lab2/verilog/file_register/file_register.v
    Info (12023): Found entity 1: file_register
    Info (12023): Found entity 2: file_register_low
Info (144001): Generated suppressed messages file C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/output_files/alu_integration_test.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings
    Error: Peak virtual memory: 560 megabytes
    Error: Processing ended: Sat Apr 30 21:46:51 2016
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/EE_469/git/EE469/Lab3/verilog/alu_integration_test/output_files/alu_integration_test.map.smsg.


