#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 27 19:32:24 2018
# Process ID: 17013
# Current directory: /home/brainiarc7/designs
# Command line: vivado
# Log file: /home/brainiarc7/designs/vivado.log
# Journal file: /home/brainiarc7/designs/vivado.jou
#-----------------------------------------------------------
start_gui
create_project vcu_trd /home/brainiarc7/designs/vcu_trd -part xczu7ev-fbvb900-1-i
import_files -fileset constrs_1 -force -norecurse /home/brainiarc7/Xilinx/UltraZed-EV-CC-Master-XDC.xdc
create_bd_design "vcu_trd"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vcu:1.1 vcu_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/vcu_0/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins vcu_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)" }  [get_bd_pins vcu_0/pll_ref_clk]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:gig_ethernet_pcs_pma:16.1 gig_ethernet_pcs_pma_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins gig_ethernet_pcs_pma_0/sfp]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins gig_ethernet_pcs_pma_0/gtrefclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)" }  [get_bd_pins gig_ethernet_pcs_pma_0/independent_clock_bufg]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins gig_ethernet_pcs_pma_0/userclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins gig_ethernet_pcs_pma_0/userclk2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins gig_ethernet_pcs_pma_0/rxuserclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins gig_ethernet_pcs_pma_0/rxuserclk2]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:vcu -config {mem_map "Zynq_Memory_Map" }  [get_bd_cells vcu_0]
startgroup
set_property -dict [list CONFIG.NO_OF_STREAMS {3} CONFIG.ENC_FRAME_SIZE {1}] [get_bd_cells vcu_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_2/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_2/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_3/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_3/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_4/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_4/clk_in1]
endgroup
set_property synth_checkpoint_mode None [get_files  /home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/vcu_trd.bd]
generate_target all [get_files  /home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/vcu_trd.bd]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.ENABLE_ENCODER {true} CONFIG.ENC_FRAME_SIZE {1} CONFIG.ENC_BUFFER_EN {false}] [get_bd_cells vcu_0]
endgroup
startgroup
set_property -dict [list CONFIG.USE_SPREAD_SPECTRUM {false} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_DYN_RECONFIG {true} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.0} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {48.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.000} CONFIG.CLKOUT1_JITTER {177.983} CONFIG.CLKOUT1_PHASE_ERROR {222.305}] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_nets reset_rtl_0_1]
endgroup
startgroup
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_DYN_PHASE_SHIFT {true} CONFIG.USE_DYN_RECONFIG {true} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer}] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_nets reset_rtl_0_0_1]
endgroup
startgroup
set_property -dict [list CONFIG.USE_DYN_PHASE_SHIFT {true} CONFIG.USE_DYN_RECONFIG {true}] [get_bd_cells clk_wiz_2]
delete_bd_objs [get_bd_nets reset_rtl_0_0_1_1]
endgroup
startgroup
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_DYN_PHASE_SHIFT {true} CONFIG.USE_DYN_RECONFIG {true} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer}] [get_bd_cells clk_wiz_3]
delete_bd_objs [get_bd_nets reset_rtl_0_0_1_2_1]
endgroup
startgroup
set_property -dict [list CONFIG.USE_SPREAD_SPECTRUM {false} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_DYN_RECONFIG {true} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.0} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {48.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.000} CONFIG.CLKOUT1_JITTER {177.983} CONFIG.CLKOUT1_PHASE_ERROR {222.305}] [get_bd_cells clk_wiz_4]
delete_bd_objs [get_bd_nets reset_rtl_0_0_1_2_3_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/clk_wiz/s_axi_lite} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins clk_wiz/s_axi_lite]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/clk_wiz_1/s_axi_lite} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins clk_wiz_1/s_axi_lite]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/clk_wiz_2/s_axi_lite} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins clk_wiz_2/s_axi_lite]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/clk_wiz_3/s_axi_lite} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins clk_wiz_3/s_axi_lite]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/clk_wiz_4/s_axi_lite} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins clk_wiz_4/s_axi_lite]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.CLKOUT1_JITTER {125.249} CONFIG.CLKOUT1_PHASE_ERROR {98.576}] [get_bd_cells clk_wiz]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {62.5} CONFIG.MMCM_DIVCLK_DIVIDE {9} CONFIG.MMCM_CLKFBOUT_MULT_F {118.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21.000} CONFIG.CLKOUT1_JITTER {195.720} CONFIG.CLKOUT1_PHASE_ERROR {309.492}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.CLKOUT1_JITTER {125.249} CONFIG.CLKOUT1_PHASE_ERROR {98.576}] [get_bd_cells clk_wiz_2]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {62.5000} CONFIG.MMCM_DIVCLK_DIVIDE {9} CONFIG.MMCM_CLKFBOUT_MULT_F {118.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21.000} CONFIG.CLKOUT1_JITTER {195.720} CONFIG.CLKOUT1_PHASE_ERROR {309.492}] [get_bd_cells clk_wiz_3]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {62.500} CONFIG.MMCM_DIVCLK_DIVIDE {9} CONFIG.MMCM_CLKFBOUT_MULT_F {116.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.625} CONFIG.CLKOUT1_JITTER {201.150} CONFIG.CLKOUT1_PHASE_ERROR {317.450}] [get_bd_cells clk_wiz_4]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.OVERRIDE_MMCM {false}] [get_bd_cells clk_wiz]
endgroup
generate_target all [get_files  /home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/vcu_trd.bd]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {625} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.000} CONFIG.CLKOUT1_JITTER {80.440} CONFIG.CLKOUT1_PHASE_ERROR {84.520}] [get_bd_cells clk_wiz_4]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.USE_DYN_RECONFIG {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {62.5} CONFIG.AXI_DRP {false} CONFIG.PHASE_DUTY_CONFIG {false} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_DIVCLK_DIVIDE {9} CONFIG.MMCM_CLKFBOUT_MULT_F {116.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.625} CONFIG.CLKOUT1_JITTER {201.150} CONFIG.CLKOUT1_PHASE_ERROR {317.450}] [get_bd_cells clk_wiz_4]
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M05_AXI]
endgroup
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_4/reset]
validate_bd_design
startgroup
set_property -dict [list CONFIG.USE_FREQ_SYNTH {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {62.599} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {99.999} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {99.999} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {99.999} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {99.999} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {99.999} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {99.999} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKFBOUT_MULT_F {38.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.500} CONFIG.CLKOUT1_JITTER {158.280} CONFIG.CLKOUT1_PHASE_ERROR {167.841}] [get_bd_cells clk_wiz_4]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {062.500} CONFIG.MMCM_DIVCLK_DIVIDE {9} CONFIG.MMCM_CLKFBOUT_MULT_F {116.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.625} CONFIG.CLKOUT1_JITTER {201.150} CONFIG.CLKOUT1_PHASE_ERROR {317.450}] [get_bd_cells clk_wiz_4]
endgroup
validate_bd_design
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {62.5} CONFIG.MMCM_DIVCLK_DIVIDE {9}] [get_bd_cells clk_wiz_4]
endgroup
validate_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.NO_OF_STREAMS {4} CONFIG.ENC_CODING_TYPE {1} CONFIG.ENC_COLOR_DEPTH {1} CONFIG.ENC_BUFFER_EN {true} CONFIG.ENC_BUFFER_TYPE {2} CONFIG.DEC_CODING_TYPE {1} CONFIG.ENC_BUFFER_MANUAL_OVERRIDE {1} CONFIG.ENC_BUFFER_SIZE {2640} CONFIG.ENC_BUFFER_SIZE_ACTUAL {2805} CONFIG.ENC_BUFFER_MOTION_VEC_RANGE {2} CONFIG.ENC_BUFFER_B_FRAME {0} CONFIG.ENC_MEM_URAM_USED {0} CONFIG.TABLE_NO {3}] [get_bd_cells vcu_0]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {60}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
validate_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.MaxDataRate {1G} CONFIG.Ext_Management_Interface {true} CONFIG.TransceiverControl {true}] [get_bd_cells gig_ethernet_pcs_pma_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins gig_ethernet_pcs_pma_0/ext_mdio_pcs_pma]
validate_bd_design
connect_bd_net [get_bd_pins gig_ethernet_pcs_pma_0/gt_drpclk] [get_bd_pins clk_wiz/clk_out1]
validate_bd_design
disconnect_bd_net /clk_wiz_clk_out1 [get_bd_pins clk_wiz/clk_out1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins gig_ethernet_pcs_pma_0/gtrefclk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_5/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (59 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_5/clk_in1]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_DYN_RECONFIG {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000000000000} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {69.875} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {384.183} CONFIG.CLKOUT1_PHASE_ERROR {618.145}] [get_bd_cells clk_wiz_5]
delete_bd_objs [get_bd_nets reset_rtl_0_0_1_2_3_4_5_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (59 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (59 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/clk_wiz_5/s_axi_lite} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins clk_wiz_5/s_axi_lite]
validate_bd_design
startgroup
set_property -dict [list CONFIG.SupportLevel {Include_Shared_Logic_in_Core}] [get_bd_cells gig_ethernet_pcs_pma_0]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1] [get_bd_nets clk_wiz_2_clk_out1] [get_bd_nets clk_wiz_3_clk_out1] [get_bd_nets clk_wiz_4_clk_out1]
endgroup
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins gig_ethernet_pcs_pma_0/gtrefclk_in]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (59 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
validate_bd_design
startgroup
endgroup
generate_target all [get_files  /home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/vcu_trd.bd]
export_ip_user_files -of_objects [get_files /home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/vcu_trd.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/vcu_trd.bd] -directory /home/brainiarc7/designs/vcu_trd/vcu_trd.ip_user_files/sim_scripts -ip_user_files_dir /home/brainiarc7/designs/vcu_trd/vcu_trd.ip_user_files -ipstatic_source_dir /home/brainiarc7/designs/vcu_trd/vcu_trd.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/brainiarc7/designs/vcu_trd/vcu_trd.cache/compile_simlib/modelsim} {questa=/home/brainiarc7/designs/vcu_trd/vcu_trd.cache/compile_simlib/questa} {ies=/home/brainiarc7/designs/vcu_trd/vcu_trd.cache/compile_simlib/ies} {xcelium=/home/brainiarc7/designs/vcu_trd/vcu_trd.cache/compile_simlib/xcelium} {vcs=/home/brainiarc7/designs/vcu_trd/vcu_trd.cache/compile_simlib/vcs} {riviera=/home/brainiarc7/designs/vcu_trd/vcu_trd.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
config_webtalk -user on
update_ip_catalog
open_bd_design {/home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/vcu_trd.bd}
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins clk_wiz_1/psclk]
undo
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins clk_wiz_2/psincdec]
undo
connect_bd_net [get_bd_pins clk_wiz_1/psdone] [get_bd_pins clk_wiz_2/psincdec]
undo
connect_bd_net [get_bd_pins clk_wiz_1/psclk] [get_bd_pins clk_wiz_2/clk_out1]
undo
save_bd_design
make_wrapper -files [get_files /home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/vcu_trd.bd] -top
add_files -norecurse /home/brainiarc7/designs/vcu_trd/vcu_trd.srcs/sources_1/bd/vcu_trd/hdl/vcu_trd_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
set_property STEPS.WRITE_BITSTREAM.TCL.PRE /home/brainiarc7/designs/prepare.tcl [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file mkdir /home/brainiarc7/designs/vcu_trd/vcu_trd.sdk
file copy -force /home/brainiarc7/designs/vcu_trd/vcu_trd.runs/impl_1/vcu_trd_wrapper.sysdef /home/brainiarc7/designs/hdf/vcu_trd_wrapper.hdf

file copy -force /home/brainiarc7/designs/vcu_trd/vcu_trd.runs/impl_1/vcu_trd_wrapper.sysdef /home/brainiarc7/designs/vcu_trd/vcu_trd.sdk/vcu_trd_wrapper.hdf

file copy -force /home/brainiarc7/designs/vcu_trd/vcu_trd.runs/impl_1/vcu_trd_wrapper.sysdef /home/brainiarc7/designs/vcu_trd/vcu_trd.sdk/vcu_trd_wrapper.hdf

