# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2 {C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/register_file.sv}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 23:50:23 on Feb 05,2015
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2" C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 23:50:23 on Feb 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2
# reading C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini
vlog -work work C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/fetch_unit.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 23:50:40 on Feb 05,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/fetch_unit.sv 
# ** Warning: (vlog-6) -- Waiting for lock by "johnnyprc@JOHNNYSPC, pid = 9220
# ". Lockfile is "C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/work/_lock".
# 
# ** Warning: (vlog-6) -- Waiting for lock by "johnnyprc@JOHNNYSPC, pid = 9220
# ". Lockfile is "C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/work/_lock".
# 
# ** Warning: (vlog-6) -- Waiting for lock by "johnnyprc@JOHNNYSPC, pid = 9220
# ". Lockfile is "C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/work/_lock".
# 
# ** Warning: (vlog-6) -- Waiting for lock by "johnnyprc@JOHNNYSPC, pid = 9220
# ". Lockfile is "C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/work/_lock".
# 
# ** Warning: (vlog-6) -- Waiting for lock by "johnnyprc@JOHNNYSPC, pid = 9220
# ". Lockfile is "C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/work/_lock".
# 
# ** Warning: (vlog-6) -- Waiting for lock by "johnnyprc@JOHNNYSPC, pid = 9220
# ". Lockfile is "C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/work/_lock".
# 
# ** Warning: (vlog-6) -- Waiting for lock by "johnnyprc@JOHNNYSPC, pid = 9220
# ". Lockfile is "C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/work/_lock".
# 
# ** Warning: (vlog-6) -- Waiting for lock by "johnnyprc@JOHNNYSPC, pid = 9220
# ". Lockfile is "C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/work/_lock".
# 
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 23:51:20 on Feb 05,2015, Elapsed time: 0:00:40
# Errors: 0, Warnings: 8
vlog -work work C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/fetch_unit_testbench.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 23:51:28 on Feb 05,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Dropbox/Lab2/powerloop/141lab2/fetch_unit_testbench.sv 
# -- Compiling module fetch_unit_testbench
# 
# Top level modules:
# 	fetch_unit_testbench
# End time: 23:51:28 on Feb 05,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fetch_unit_testbench
# vsim -gui "+altera" -l msim_transcript -do "lab2_run_msim_rtl_verilog.do" 
# Start time: 23:51:37 on Feb 05,2015
# Loading sv_std.std
# Loading work.fetch_unit_testbench
# Loading work.fetch_unit
add wave  \
sim:/fetch_unit_testbench/f_clk \
sim:/fetch_unit_testbench/start \
sim:/fetch_unit_testbench/start_addr \
sim:/fetch_unit_testbench/target \
sim:/fetch_unit_testbench/taken \
sim:/fetch_unit_testbench/pc_o
run
add wave  \
sim:/fetch_unit_testbench/b2v_inst3/pc
restart -f
# Loading sv_std.std
# Loading work.fetch_unit_testbench
# Loading work.fetch_unit
add wave  \
sim:/fetch_unit_testbench/b2v_inst3/pc_next
restart -f
# Loading sv_std.std
# Loading work.fetch_unit_testbench
# Loading work.fetch_unit
run
# End time: 23:57:43 on Feb 05,2015, Elapsed time: 0:06:06
# Errors: 0, Warnings: 0
