set_property SRC_FILE_INFO {cfile:C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc rfile:../../../asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc id:1} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:2 order:LATE scoped_inst:U30_0/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:3 order:LATE scoped_inst:U30_0/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:4 order:LATE scoped_inst:U30_1/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:5 order:LATE scoped_inst:U30_1/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:6 order:LATE scoped_inst:U30_10/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:7 order:LATE scoped_inst:U30_10/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:8 order:LATE scoped_inst:U30_11/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:9 order:LATE scoped_inst:U30_11/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:10 order:LATE scoped_inst:U30_12/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:11 order:LATE scoped_inst:U30_12/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:12 order:LATE scoped_inst:U30_13/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:13 order:LATE scoped_inst:U30_13/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:14 order:LATE scoped_inst:U30_14/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:15 order:LATE scoped_inst:U30_14/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:16 order:LATE scoped_inst:U30_15/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:17 order:LATE scoped_inst:U30_15/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:18 order:LATE scoped_inst:U30_16/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:19 order:LATE scoped_inst:U30_16/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:20 order:LATE scoped_inst:U30_17/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:21 order:LATE scoped_inst:U30_17/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:22 order:LATE scoped_inst:U30_18/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:23 order:LATE scoped_inst:U30_18/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:24 order:LATE scoped_inst:U30_19/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:25 order:LATE scoped_inst:U30_19/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:26 order:LATE scoped_inst:U30_2/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:27 order:LATE scoped_inst:U30_2/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:28 order:LATE scoped_inst:U30_20/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:29 order:LATE scoped_inst:U30_20/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:30 order:LATE scoped_inst:U30_21/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:31 order:LATE scoped_inst:U30_21/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:32 order:LATE scoped_inst:U30_22/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:33 order:LATE scoped_inst:U30_22/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:34 order:LATE scoped_inst:U30_3/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:35 order:LATE scoped_inst:U30_3/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:36 order:LATE scoped_inst:U30_4/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:37 order:LATE scoped_inst:U30_4/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:38 order:LATE scoped_inst:U30_5/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:39 order:LATE scoped_inst:U30_5/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:40 order:LATE scoped_inst:U30_6/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:41 order:LATE scoped_inst:U30_6/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:42 order:LATE scoped_inst:U30_7/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:43 order:LATE scoped_inst:U30_7/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:44 order:LATE scoped_inst:U30_8/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:45 order:LATE scoped_inst:U30_8/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:46 order:LATE scoped_inst:U30_9/U18/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:47 order:LATE scoped_inst:U30_9/U19/xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:48 order:LATE scoped_inst:U30_0/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:49 order:LATE scoped_inst:U30_0/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:50 order:LATE scoped_inst:U30_1/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:51 order:LATE scoped_inst:U30_1/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:52 order:LATE scoped_inst:U30_10/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:53 order:LATE scoped_inst:U30_10/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:54 order:LATE scoped_inst:U30_11/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:55 order:LATE scoped_inst:U30_11/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:56 order:LATE scoped_inst:U30_12/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:57 order:LATE scoped_inst:U30_12/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:58 order:LATE scoped_inst:U30_13/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:59 order:LATE scoped_inst:U30_13/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:60 order:LATE scoped_inst:U30_14/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:61 order:LATE scoped_inst:U30_14/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:62 order:LATE scoped_inst:U30_15/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:63 order:LATE scoped_inst:U30_15/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:64 order:LATE scoped_inst:U30_16/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:65 order:LATE scoped_inst:U30_16/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:66 order:LATE scoped_inst:U30_17/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:67 order:LATE scoped_inst:U30_17/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:68 order:LATE scoped_inst:U30_18/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:69 order:LATE scoped_inst:U30_18/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:70 order:LATE scoped_inst:U30_19/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:71 order:LATE scoped_inst:U30_19/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:72 order:LATE scoped_inst:U30_2/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:73 order:LATE scoped_inst:U30_2/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:74 order:LATE scoped_inst:U30_20/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:75 order:LATE scoped_inst:U30_20/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:76 order:LATE scoped_inst:U30_21/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:77 order:LATE scoped_inst:U30_21/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:78 order:LATE scoped_inst:U30_22/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:79 order:LATE scoped_inst:U30_22/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:80 order:LATE scoped_inst:U30_3/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:81 order:LATE scoped_inst:U30_3/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:82 order:LATE scoped_inst:U30_4/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:83 order:LATE scoped_inst:U30_4/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:84 order:LATE scoped_inst:U30_5/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:85 order:LATE scoped_inst:U30_5/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:86 order:LATE scoped_inst:U30_6/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:87 order:LATE scoped_inst:U30_6/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:88 order:LATE scoped_inst:U30_7/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:89 order:LATE scoped_inst:U30_7/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:90 order:LATE scoped_inst:U30_8/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:91 order:LATE scoped_inst:U30_8/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:92 order:LATE scoped_inst:U30_9/U20/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:93 order:LATE scoped_inst:U30_9/U21/USE_RAM.xpm_memory_sdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:94 order:LATE scoped_inst:U42/xpm_memory_tdpram_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:95 order:LATE scoped_inst:U44/xpm_memory_tdpram_inst unmanaged:yes} [current_design]
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/processing_system7_0/inst
set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 8.000 -name clk_fpga_0 [get_pins {PS7_i/FCLKCLK[0]}]
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.240
set_property src_info {type:XDC file:1 line:536 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K22 [get_ports {DDR_addr[0]}]
set_property src_info {type:XDC file:1 line:537 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K20 [get_ports {DDR_addr[1]}]
set_property src_info {type:XDC file:1 line:538 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N21 [get_ports {DDR_addr[2]}]
set_property src_info {type:XDC file:1 line:539 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L22 [get_ports {DDR_addr[3]}]
set_property src_info {type:XDC file:1 line:540 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M20 [get_ports {DDR_addr[4]}]
set_property src_info {type:XDC file:1 line:541 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N22 [get_ports {DDR_addr[5]}]
set_property src_info {type:XDC file:1 line:542 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L20 [get_ports {DDR_addr[6]}]
set_property src_info {type:XDC file:1 line:543 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J21 [get_ports {DDR_addr[7]}]
set_property src_info {type:XDC file:1 line:544 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T20 [get_ports {DDR_addr[8]}]
set_property src_info {type:XDC file:1 line:545 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U20 [get_ports {DDR_addr[9]}]
set_property src_info {type:XDC file:1 line:546 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M22 [get_ports {DDR_addr[10]}]
set_property src_info {type:XDC file:1 line:547 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H21 [get_ports {DDR_addr[11]}]
set_property src_info {type:XDC file:1 line:548 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P20 [get_ports {DDR_addr[12]}]
set_property src_info {type:XDC file:1 line:549 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J20 [get_ports {DDR_addr[13]}]
set_property src_info {type:XDC file:1 line:550 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R20 [get_ports {DDR_addr[14]}]
set_property src_info {type:XDC file:1 line:551 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U22 [get_ports {DDR_ba[0]}]
set_property src_info {type:XDC file:1 line:552 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T22 [get_ports {DDR_ba[1]}]
set_property src_info {type:XDC file:1 line:553 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R22 [get_ports {DDR_ba[2]}]
set_property src_info {type:XDC file:1 line:554 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y23 [get_ports DDR_cas_n]
set_property src_info {type:XDC file:1 line:555 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P21 [get_ports DDR_ck_n]
set_property src_info {type:XDC file:1 line:556 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R21 [get_ports DDR_ck_p]
set_property src_info {type:XDC file:1 line:557 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U21 [get_ports DDR_cke]
set_property src_info {type:XDC file:1 line:558 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y21 [get_ports DDR_cs_n]
set_property src_info {type:XDC file:1 line:559 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G24 [get_ports {DDR_dm[0]}]
set_property src_info {type:XDC file:1 line:560 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K25 [get_ports {DDR_dm[1]}]
set_property src_info {type:XDC file:1 line:561 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P26 [get_ports {DDR_dm[2]}]
set_property src_info {type:XDC file:1 line:562 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V26 [get_ports {DDR_dm[3]}]
set_property src_info {type:XDC file:1 line:563 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J26 [get_ports {DDR_dq[0]}]
set_property src_info {type:XDC file:1 line:564 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F25 [get_ports {DDR_dq[1]}]
set_property src_info {type:XDC file:1 line:565 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J25 [get_ports {DDR_dq[2]}]
set_property src_info {type:XDC file:1 line:566 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G26 [get_ports {DDR_dq[3]}]
set_property src_info {type:XDC file:1 line:567 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H26 [get_ports {DDR_dq[4]}]
set_property src_info {type:XDC file:1 line:568 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H23 [get_ports {DDR_dq[5]}]
set_property src_info {type:XDC file:1 line:569 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J24 [get_ports {DDR_dq[6]}]
set_property src_info {type:XDC file:1 line:570 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J23 [get_ports {DDR_dq[7]}]
set_property src_info {type:XDC file:1 line:571 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K26 [get_ports {DDR_dq[8]}]
set_property src_info {type:XDC file:1 line:572 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L23 [get_ports {DDR_dq[9]}]
set_property src_info {type:XDC file:1 line:573 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M26 [get_ports {DDR_dq[10]}]
set_property src_info {type:XDC file:1 line:574 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K23 [get_ports {DDR_dq[11]}]
set_property src_info {type:XDC file:1 line:575 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M25 [get_ports {DDR_dq[12]}]
set_property src_info {type:XDC file:1 line:576 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N24 [get_ports {DDR_dq[13]}]
set_property src_info {type:XDC file:1 line:577 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M24 [get_ports {DDR_dq[14]}]
set_property src_info {type:XDC file:1 line:578 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N23 [get_ports {DDR_dq[15]}]
set_property src_info {type:XDC file:1 line:579 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R26 [get_ports {DDR_dq[16]}]
set_property src_info {type:XDC file:1 line:580 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P24 [get_ports {DDR_dq[17]}]
set_property src_info {type:XDC file:1 line:581 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N26 [get_ports {DDR_dq[18]}]
set_property src_info {type:XDC file:1 line:582 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P23 [get_ports {DDR_dq[19]}]
set_property src_info {type:XDC file:1 line:583 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T24 [get_ports {DDR_dq[20]}]
set_property src_info {type:XDC file:1 line:584 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T25 [get_ports {DDR_dq[21]}]
set_property src_info {type:XDC file:1 line:585 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T23 [get_ports {DDR_dq[22]}]
set_property src_info {type:XDC file:1 line:586 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R23 [get_ports {DDR_dq[23]}]
set_property src_info {type:XDC file:1 line:587 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V24 [get_ports {DDR_dq[24]}]
set_property src_info {type:XDC file:1 line:588 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U26 [get_ports {DDR_dq[25]}]
set_property src_info {type:XDC file:1 line:589 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U24 [get_ports {DDR_dq[26]}]
set_property src_info {type:XDC file:1 line:590 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U25 [get_ports {DDR_dq[27]}]
set_property src_info {type:XDC file:1 line:591 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W26 [get_ports {DDR_dq[28]}]
set_property src_info {type:XDC file:1 line:592 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y25 [get_ports {DDR_dq[29]}]
set_property src_info {type:XDC file:1 line:593 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y26 [get_ports {DDR_dq[30]}]
set_property src_info {type:XDC file:1 line:594 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W23 [get_ports {DDR_dq[31]}]
set_property src_info {type:XDC file:1 line:595 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G25 [get_ports {DDR_dqs_n[0]}]
set_property src_info {type:XDC file:1 line:596 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L25 [get_ports {DDR_dqs_n[1]}]
set_property src_info {type:XDC file:1 line:597 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R25 [get_ports {DDR_dqs_n[2]}]
set_property src_info {type:XDC file:1 line:598 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W25 [get_ports {DDR_dqs_n[3]}]
set_property src_info {type:XDC file:1 line:599 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H24 [get_ports {DDR_dqs_p[0]}]
set_property src_info {type:XDC file:1 line:600 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L24 [get_ports {DDR_dqs_p[1]}]
set_property src_info {type:XDC file:1 line:601 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P25 [get_ports {DDR_dqs_p[2]}]
set_property src_info {type:XDC file:1 line:602 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W24 [get_ports {DDR_dqs_p[3]}]
set_property src_info {type:XDC file:1 line:603 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y22 [get_ports DDR_odt]
set_property src_info {type:XDC file:1 line:604 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V23 [get_ports DDR_ras_n]
set_property src_info {type:XDC file:1 line:605 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H22 [get_ports DDR_reset_n]
set_property src_info {type:XDC file:1 line:606 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V22 [get_ports DDR_we_n]
set_property src_info {type:XDC file:1 line:607 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V21 [get_ports FIXED_IO_ddr_vrn]
set_property src_info {type:XDC file:1 line:608 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W21 [get_ports FIXED_IO_ddr_vrp]
set_property src_info {type:XDC file:1 line:609 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E26 [get_ports {FIXED_IO_mio[0]}]
set_property src_info {type:XDC file:1 line:610 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D26 [get_ports {FIXED_IO_mio[1]}]
set_property src_info {type:XDC file:1 line:611 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E25 [get_ports {FIXED_IO_mio[2]}]
set_property src_info {type:XDC file:1 line:612 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D25 [get_ports {FIXED_IO_mio[3]}]
set_property src_info {type:XDC file:1 line:613 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F24 [get_ports {FIXED_IO_mio[4]}]
set_property src_info {type:XDC file:1 line:614 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C26 [get_ports {FIXED_IO_mio[5]}]
set_property src_info {type:XDC file:1 line:615 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F23 [get_ports {FIXED_IO_mio[6]}]
set_property src_info {type:XDC file:1 line:616 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E23 [get_ports {FIXED_IO_mio[7]}]
set_property src_info {type:XDC file:1 line:617 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A24 [get_ports {FIXED_IO_mio[8]}]
set_property src_info {type:XDC file:1 line:618 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D24 [get_ports {FIXED_IO_mio[9]}]
set_property src_info {type:XDC file:1 line:619 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A25 [get_ports {FIXED_IO_mio[10]}]
set_property src_info {type:XDC file:1 line:620 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B26 [get_ports {FIXED_IO_mio[11]}]
set_property src_info {type:XDC file:1 line:621 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A23 [get_ports {FIXED_IO_mio[12]}]
set_property src_info {type:XDC file:1 line:622 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B25 [get_ports {FIXED_IO_mio[13]}]
set_property src_info {type:XDC file:1 line:623 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D23 [get_ports {FIXED_IO_mio[14]}]
set_property src_info {type:XDC file:1 line:624 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C24 [get_ports {FIXED_IO_mio[15]}]
set_property src_info {type:XDC file:1 line:625 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G21 [get_ports {FIXED_IO_mio[16]}]
set_property src_info {type:XDC file:1 line:626 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G17 [get_ports {FIXED_IO_mio[17]}]
set_property src_info {type:XDC file:1 line:627 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G20 [get_ports {FIXED_IO_mio[18]}]
set_property src_info {type:XDC file:1 line:628 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G19 [get_ports {FIXED_IO_mio[19]}]
set_property src_info {type:XDC file:1 line:629 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H19 [get_ports {FIXED_IO_mio[20]}]
set_property src_info {type:XDC file:1 line:630 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F22 [get_ports {FIXED_IO_mio[21]}]
set_property src_info {type:XDC file:1 line:631 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G22 [get_ports {FIXED_IO_mio[22]}]
set_property src_info {type:XDC file:1 line:632 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F20 [get_ports {FIXED_IO_mio[23]}]
set_property src_info {type:XDC file:1 line:633 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J19 [get_ports {FIXED_IO_mio[24]}]
set_property src_info {type:XDC file:1 line:634 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F19 [get_ports {FIXED_IO_mio[25]}]
set_property src_info {type:XDC file:1 line:635 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H17 [get_ports {FIXED_IO_mio[26]}]
set_property src_info {type:XDC file:1 line:636 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F18 [get_ports {FIXED_IO_mio[27]}]
set_property src_info {type:XDC file:1 line:637 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J18 [get_ports {FIXED_IO_mio[28]}]
set_property src_info {type:XDC file:1 line:638 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E20 [get_ports {FIXED_IO_mio[29]}]
set_property src_info {type:XDC file:1 line:639 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K19 [get_ports {FIXED_IO_mio[30]}]
set_property src_info {type:XDC file:1 line:640 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E21 [get_ports {FIXED_IO_mio[31]}]
set_property src_info {type:XDC file:1 line:641 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K17 [get_ports {FIXED_IO_mio[32]}]
set_property src_info {type:XDC file:1 line:642 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E22 [get_ports {FIXED_IO_mio[33]}]
set_property src_info {type:XDC file:1 line:643 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16 [get_ports {FIXED_IO_mio[34]}]
set_property src_info {type:XDC file:1 line:644 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D19 [get_ports {FIXED_IO_mio[35]}]
set_property src_info {type:XDC file:1 line:645 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K16 [get_ports {FIXED_IO_mio[36]}]
set_property src_info {type:XDC file:1 line:646 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D20 [get_ports {FIXED_IO_mio[37]}]
set_property src_info {type:XDC file:1 line:647 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D21 [get_ports {FIXED_IO_mio[38]}]
set_property src_info {type:XDC file:1 line:648 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C21 [get_ports {FIXED_IO_mio[39]}]
set_property src_info {type:XDC file:1 line:649 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C22 [get_ports {FIXED_IO_mio[40]}]
set_property src_info {type:XDC file:1 line:650 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C19 [get_ports {FIXED_IO_mio[41]}]
set_property src_info {type:XDC file:1 line:651 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17 [get_ports {FIXED_IO_mio[42]}]
set_property src_info {type:XDC file:1 line:652 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D18 [get_ports {FIXED_IO_mio[43]}]
set_property src_info {type:XDC file:1 line:653 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18 [get_ports {FIXED_IO_mio[44]}]
set_property src_info {type:XDC file:1 line:654 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C18 [get_ports {FIXED_IO_mio[45]}]
set_property src_info {type:XDC file:1 line:655 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17 [get_ports {FIXED_IO_mio[46]}]
set_property src_info {type:XDC file:1 line:656 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B19 [get_ports {FIXED_IO_mio[47]}]
set_property src_info {type:XDC file:1 line:657 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B21 [get_ports {FIXED_IO_mio[48]}]
set_property src_info {type:XDC file:1 line:658 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A18 [get_ports {FIXED_IO_mio[49]}]
set_property src_info {type:XDC file:1 line:659 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B22 [get_ports {FIXED_IO_mio[50]}]
set_property src_info {type:XDC file:1 line:660 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B20 [get_ports {FIXED_IO_mio[51]}]
set_property src_info {type:XDC file:1 line:661 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A20 [get_ports {FIXED_IO_mio[52]}]
set_property src_info {type:XDC file:1 line:662 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A19 [get_ports {FIXED_IO_mio[53]}]
set_property src_info {type:XDC file:1 line:663 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B24 [get_ports FIXED_IO_ps_clk]
set_property src_info {type:XDC file:1 line:664 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C23 [get_ports FIXED_IO_ps_porb]
set_property src_info {type:XDC file:1 line:665 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A22 [get_ports FIXED_IO_ps_srstb]
set_property src_info {type:XDC file:1 line:730 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0
set_property src_info {type:XDC file:1 line:731 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *cdc_to*/D]
set_property src_info {type:XDC file:1 line:864 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst
set_property src_info {type:XDC file:1 line:865 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *data_fifo*/RST]
set_property src_info {type:XDC file:1 line:866 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *rxrecclk_bufg_i*/CE]
set_property src_info {type:XDC file:1 line:872 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK]
set_property src_info {type:XDC file:1 line:876 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK]
set_property src_info {type:XDC file:1 line:893 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *ZynqDesign_OPTOLINK_0_0_cdc_to*/D]
set_property src_info {type:XDC file:1 line:895 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ *data_sync_reg1}]
set_property src_info {type:XDC file:1 line:896 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ *ack_sync_reg1}]
set_property src_info {type:XDC file:1 line:976 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst
set_property src_info {type:XDC file:1 line:977 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *data_fifo*/RST]
set_property src_info {type:XDC file:1 line:978 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *rxrecclk_bufg_i*/CE]
set_property src_info {type:XDC file:1 line:984 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK]
set_property src_info {type:XDC file:1 line:988 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 5.120 [get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK]
set_property src_info {type:XDC file:1 line:1006 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins -hier *ZynqDesign_OPTOLINK_1_0_cdc_to*/D]
set_property src_info {type:XDC file:1 line:1008 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ *data_sync_reg1}]
set_property src_info {type:XDC file:1 line:1009 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ *ack_sync_reg1}]
set_property src_info {type:XDC file:1 line:1968 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/dcm_ref/inst
set_property src_info {type:XDC file:1 line:1969 export:INPUT save:INPUT read:READ} [current_design]
set_property PHASESHIFT_MODE WAVEFORM [get_cells -hierarchical *adv*]
set_property src_info {type:XDC file:1 line:1978 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G7 [get_ports sCLK_125]
set_property src_info {type:XDC file:1 line:1979 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V19 [get_ports sCLK_CH_SEL]
set_property src_info {type:XDC file:1 line:1989 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C8 [get_ports ADC_SERVICE_CLK_OUT_P]
set_property src_info {type:XDC file:1 line:1992 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L9 [get_ports SMADC_1_CSA]
set_property src_info {type:XDC file:1 line:1993 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W14 [get_ports SMADC_1_CSB]
set_property src_info {type:XDC file:1 line:1996 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K10 [get_ports SMADC_1_CLK]
set_property src_info {type:XDC file:1 line:1999 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K12 [get_ports SMADC_1_MOSI]
set_property src_info {type:XDC file:1 line:2000 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K11 [get_ports SMADC_2_MOSI]
set_property src_info {type:XDC file:1 line:2001 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N8 [get_ports SMADC_3_MOSI]
set_property src_info {type:XDC file:1 line:2002 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W17 [get_ports SMADC_4_MOSI]
set_property src_info {type:XDC file:1 line:2444 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B16 [get_ports {ADC_1_DATA_A_P[0]}]
set_property src_info {type:XDC file:1 line:2445 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B17 [get_ports {ADC_1_DATA_B_P[0]}]
set_property src_info {type:XDC file:1 line:2448 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C14 [get_ports {ADC_1_DATA_A_P[2]}]
set_property src_info {type:XDC file:1 line:2449 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D13 [get_ports {ADC_1_DATA_B_P[2]}]
set_property src_info {type:XDC file:1 line:2452 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F12 [get_ports {ADC_1_DATA_A_P[4]}]
set_property src_info {type:XDC file:1 line:2453 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E11 [get_ports {ADC_1_DATA_B_P[4]}]
set_property src_info {type:XDC file:1 line:2456 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H13 [get_ports {ADC_1_DATA_A_P[6]}]
set_property src_info {type:XDC file:1 line:2457 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K13 [get_ports {ADC_1_DATA_B_P[6]}]
set_property src_info {type:XDC file:1 line:2460 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E16 [get_ports {ADC_1_DATA_A_P[1]}]
set_property src_info {type:XDC file:1 line:2461 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A15 [get_ports {ADC_1_DATA_B_P[1]}]
set_property src_info {type:XDC file:1 line:2464 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G12 [get_ports {ADC_1_DATA_A_P[3]}]
set_property src_info {type:XDC file:1 line:2465 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F13 [get_ports {ADC_1_DATA_B_P[3]}]
set_property src_info {type:XDC file:1 line:2468 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E10 [get_ports {ADC_1_DATA_A_P[5]}]
set_property src_info {type:XDC file:1 line:2469 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G10 [get_ports {ADC_1_DATA_B_P[5]}]
set_property src_info {type:XDC file:1 line:2472 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K15 [get_ports {ADC_1_DATA_A_P[7]}]
set_property src_info {type:XDC file:1 line:2473 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G16 [get_ports {ADC_1_DATA_B_P[7]}]
set_property src_info {type:XDC file:1 line:2475 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G14 [get_ports ADC_1_CLK_A_P]
set_property src_info {type:XDC file:1 line:2476 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F15 [get_ports ADC_1_CLK_B_P]
set_property src_info {type:XDC file:1 line:2484 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B10 [get_ports {ADC_2_DATA_A_P[0]}]
set_property src_info {type:XDC file:1 line:2485 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A9 [get_ports {ADC_2_DATA_B_P[0]}]
set_property src_info {type:XDC file:1 line:2488 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C4 [get_ports {ADC_2_DATA_A_P[2]}]
set_property src_info {type:XDC file:1 line:2489 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B7 [get_ports {ADC_2_DATA_B_P[2]}]
set_property src_info {type:XDC file:1 line:2492 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G6 [get_ports {ADC_2_DATA_A_P[4]}]
set_property src_info {type:XDC file:1 line:2493 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J8 [get_ports {ADC_2_DATA_B_P[4]}]
set_property src_info {type:XDC file:1 line:2496 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E6 [get_ports {ADC_2_DATA_A_P[6]}]
set_property src_info {type:XDC file:1 line:2497 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F5 [get_ports {ADC_2_DATA_B_P[6]}]
set_property src_info {type:XDC file:1 line:2500 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C9 [get_ports {ADC_2_DATA_A_P[1]}]
set_property src_info {type:XDC file:1 line:2501 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D9 [get_ports {ADC_2_DATA_B_P[1]}]
set_property src_info {type:XDC file:1 line:2504 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B6 [get_ports {ADC_2_DATA_A_P[3]}]
set_property src_info {type:XDC file:1 line:2505 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B5 [get_ports {ADC_2_DATA_B_P[3]}]
set_property src_info {type:XDC file:1 line:2508 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J10 [get_ports {ADC_2_DATA_A_P[5]}]
set_property src_info {type:XDC file:1 line:2509 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J11 [get_ports {ADC_2_DATA_B_P[5]}]
set_property src_info {type:XDC file:1 line:2512 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F9 [get_ports {ADC_2_DATA_A_P[7]}]
set_property src_info {type:XDC file:1 line:2513 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H7 [get_ports {ADC_2_DATA_B_P[7]}]
set_property src_info {type:XDC file:1 line:2515 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F8 [get_ports ADC_2_CLK_A_P]
set_property src_info {type:XDC file:1 line:2516 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D6 [get_ports ADC_2_CLK_B_P]
set_property src_info {type:XDC file:1 line:2525 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F3 [get_ports {ADC_3_DATA_A_P[0]}]
set_property src_info {type:XDC file:1 line:2526 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G4 [get_ports {ADC_3_DATA_B_P[0]}]
set_property src_info {type:XDC file:1 line:2529 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D4 [get_ports {ADC_3_DATA_A_P[2]}]
set_property src_info {type:XDC file:1 line:2530 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E2 [get_ports {ADC_3_DATA_B_P[2]}]
set_property src_info {type:XDC file:1 line:2533 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J1 [get_ports {ADC_3_DATA_A_P[4]}]
set_property src_info {type:XDC file:1 line:2534 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H4 [get_ports {ADC_3_DATA_B_P[4]}]
set_property src_info {type:XDC file:1 line:2537 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N1 [get_ports {ADC_3_DATA_A_P[6]}]
set_property src_info {type:XDC file:1 line:2538 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N4 [get_ports {ADC_3_DATA_B_P[6]}]
set_property src_info {type:XDC file:1 line:2541 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K5 [get_ports {ADC_3_DATA_A_P[1]}]
set_property src_info {type:XDC file:1 line:2542 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D1 [get_ports {ADC_3_DATA_B_P[1]}]
set_property src_info {type:XDC file:1 line:2545 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G2 [get_ports {ADC_3_DATA_A_P[3]}]
set_property src_info {type:XDC file:1 line:2546 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H2 [get_ports {ADC_3_DATA_B_P[3]}]
set_property src_info {type:XDC file:1 line:2549 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K2 [get_ports {ADC_3_DATA_A_P[5]}]
set_property src_info {type:XDC file:1 line:2550 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M2 [get_ports {ADC_3_DATA_B_P[5]}]
set_property src_info {type:XDC file:1 line:2553 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M7 [get_ports {ADC_3_DATA_A_P[7]}]
set_property src_info {type:XDC file:1 line:2554 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M8 [get_ports {ADC_3_DATA_B_P[7]}]
set_property src_info {type:XDC file:1 line:2556 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L5 [get_ports ADC_3_CLK_A_P]
set_property src_info {type:XDC file:1 line:2557 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L3 [get_ports ADC_3_CLK_B_P]
set_property src_info {type:XDC file:1 line:2562 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE12 [get_ports {ADC_4_DATA_A_P[0]}]
set_property src_info {type:XDC file:1 line:2563 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y12 [get_ports {ADC_4_DATA_B_P[0]}]
set_property src_info {type:XDC file:1 line:2566 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y10 [get_ports {ADC_4_DATA_A_P[2]}]
set_property src_info {type:XDC file:1 line:2567 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA13 [get_ports {ADC_4_DATA_B_P[2]}]
set_property src_info {type:XDC file:1 line:2570 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB12 [get_ports {ADC_4_DATA_A_P[4]}]
set_property src_info {type:XDC file:1 line:2571 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE10 [get_ports {ADC_4_DATA_B_P[4]}]
set_property src_info {type:XDC file:1 line:2574 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC17 [get_ports {ADC_4_DATA_A_P[6]}]
set_property src_info {type:XDC file:1 line:2575 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE17 [get_ports {ADC_4_DATA_B_P[6]}]
set_property src_info {type:XDC file:1 line:2578 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W13 [get_ports {ADC_4_DATA_A_P[1]}]
set_property src_info {type:XDC file:1 line:2579 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE13 [get_ports {ADC_4_DATA_B_P[1]}]
set_property src_info {type:XDC file:1 line:2582 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB17 [get_ports {ADC_4_DATA_A_P[3]}]
set_property src_info {type:XDC file:1 line:2583 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB11 [get_ports {ADC_4_DATA_B_P[3]}]
set_property src_info {type:XDC file:1 line:2586 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE11 [get_ports {ADC_4_DATA_A_P[5]}]
set_property src_info {type:XDC file:1 line:2587 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD16 [get_ports {ADC_4_DATA_B_P[5]}]
set_property src_info {type:XDC file:1 line:2590 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF15 [get_ports {ADC_4_DATA_A_P[7]}]
set_property src_info {type:XDC file:1 line:2591 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE16 [get_ports {ADC_4_DATA_B_P[7]}]
set_property src_info {type:XDC file:1 line:2593 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB15 [get_ports ADC_4_CLK_A_P]
set_property src_info {type:XDC file:1 line:2594 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC12 [get_ports ADC_4_CLK_B_P]
set_property src_info {type:XDC file:1 line:2597 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R6 [get_ports GT_REFCLK_0_clk_p]
set_property src_info {type:XDC file:1 line:2600 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J6 [get_ports SFP_DISABLE1]
set_property src_info {type:XDC file:1 line:2602 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K6 [get_ports SFP_DISABLE2]
set_property src_info {type:XDC file:1 line:2609 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[0]}]
set_property src_info {type:XDC file:1 line:2610 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[10]}]
set_property src_info {type:XDC file:1 line:2611 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[11]}]
set_property src_info {type:XDC file:1 line:2612 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[12]}]
set_property src_info {type:XDC file:1 line:2613 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[13]}]
set_property src_info {type:XDC file:1 line:2614 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[14]}]
set_property src_info {type:XDC file:1 line:2615 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[15]}]
set_property src_info {type:XDC file:1 line:2616 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[1]}]
set_property src_info {type:XDC file:1 line:2617 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[2]}]
set_property src_info {type:XDC file:1 line:2618 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[3]}]
set_property src_info {type:XDC file:1 line:2619 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[4]}]
set_property src_info {type:XDC file:1 line:2620 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[5]}]
set_property src_info {type:XDC file:1 line:2621 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[6]}]
set_property src_info {type:XDC file:1 line:2622 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[7]}]
set_property src_info {type:XDC file:1 line:2623 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[8]}]
set_property src_info {type:XDC file:1 line:2624 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH0[9]}]
set_property src_info {type:XDC file:1 line:2625 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[0]}]
set_property src_info {type:XDC file:1 line:2626 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[10]}]
set_property src_info {type:XDC file:1 line:2627 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[11]}]
set_property src_info {type:XDC file:1 line:2628 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[12]}]
set_property src_info {type:XDC file:1 line:2629 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[13]}]
set_property src_info {type:XDC file:1 line:2630 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[14]}]
set_property src_info {type:XDC file:1 line:2631 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[15]}]
set_property src_info {type:XDC file:1 line:2632 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[1]}]
set_property src_info {type:XDC file:1 line:2633 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[2]}]
set_property src_info {type:XDC file:1 line:2634 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[3]}]
set_property src_info {type:XDC file:1 line:2635 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[4]}]
set_property src_info {type:XDC file:1 line:2636 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[5]}]
set_property src_info {type:XDC file:1 line:2637 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[6]}]
set_property src_info {type:XDC file:1 line:2638 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[7]}]
set_property src_info {type:XDC file:1 line:2639 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[8]}]
set_property src_info {type:XDC file:1 line:2640 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH10[9]}]
set_property src_info {type:XDC file:1 line:2641 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[0]}]
set_property src_info {type:XDC file:1 line:2642 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[10]}]
set_property src_info {type:XDC file:1 line:2643 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[11]}]
set_property src_info {type:XDC file:1 line:2644 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[12]}]
set_property src_info {type:XDC file:1 line:2645 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[13]}]
set_property src_info {type:XDC file:1 line:2646 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[14]}]
set_property src_info {type:XDC file:1 line:2647 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[15]}]
set_property src_info {type:XDC file:1 line:2648 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[1]}]
set_property src_info {type:XDC file:1 line:2649 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[2]}]
set_property src_info {type:XDC file:1 line:2650 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[3]}]
set_property src_info {type:XDC file:1 line:2651 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[4]}]
set_property src_info {type:XDC file:1 line:2652 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[5]}]
set_property src_info {type:XDC file:1 line:2653 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[6]}]
set_property src_info {type:XDC file:1 line:2654 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[7]}]
set_property src_info {type:XDC file:1 line:2655 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[8]}]
set_property src_info {type:XDC file:1 line:2656 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH11[9]}]
set_property src_info {type:XDC file:1 line:2657 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[0]}]
set_property src_info {type:XDC file:1 line:2658 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[10]}]
set_property src_info {type:XDC file:1 line:2659 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[11]}]
set_property src_info {type:XDC file:1 line:2660 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[12]}]
set_property src_info {type:XDC file:1 line:2661 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[13]}]
set_property src_info {type:XDC file:1 line:2662 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[14]}]
set_property src_info {type:XDC file:1 line:2663 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[15]}]
set_property src_info {type:XDC file:1 line:2664 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[1]}]
set_property src_info {type:XDC file:1 line:2665 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[2]}]
set_property src_info {type:XDC file:1 line:2666 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[3]}]
set_property src_info {type:XDC file:1 line:2667 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[4]}]
set_property src_info {type:XDC file:1 line:2668 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[5]}]
set_property src_info {type:XDC file:1 line:2669 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[6]}]
set_property src_info {type:XDC file:1 line:2670 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[7]}]
set_property src_info {type:XDC file:1 line:2671 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[8]}]
set_property src_info {type:XDC file:1 line:2672 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH12[9]}]
set_property src_info {type:XDC file:1 line:2673 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[0]}]
set_property src_info {type:XDC file:1 line:2674 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[10]}]
set_property src_info {type:XDC file:1 line:2675 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[11]}]
set_property src_info {type:XDC file:1 line:2676 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[12]}]
set_property src_info {type:XDC file:1 line:2677 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[13]}]
set_property src_info {type:XDC file:1 line:2678 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[14]}]
set_property src_info {type:XDC file:1 line:2679 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[15]}]
set_property src_info {type:XDC file:1 line:2680 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[1]}]
set_property src_info {type:XDC file:1 line:2681 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[2]}]
set_property src_info {type:XDC file:1 line:2682 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[3]}]
set_property src_info {type:XDC file:1 line:2683 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[4]}]
set_property src_info {type:XDC file:1 line:2684 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[5]}]
set_property src_info {type:XDC file:1 line:2685 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[6]}]
set_property src_info {type:XDC file:1 line:2686 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[7]}]
set_property src_info {type:XDC file:1 line:2687 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[8]}]
set_property src_info {type:XDC file:1 line:2688 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH13[9]}]
set_property src_info {type:XDC file:1 line:2689 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[0]}]
set_property src_info {type:XDC file:1 line:2690 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[10]}]
set_property src_info {type:XDC file:1 line:2691 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[11]}]
set_property src_info {type:XDC file:1 line:2692 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[12]}]
set_property src_info {type:XDC file:1 line:2693 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[13]}]
set_property src_info {type:XDC file:1 line:2694 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[14]}]
set_property src_info {type:XDC file:1 line:2695 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[15]}]
set_property src_info {type:XDC file:1 line:2696 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[1]}]
set_property src_info {type:XDC file:1 line:2697 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[2]}]
set_property src_info {type:XDC file:1 line:2698 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[3]}]
set_property src_info {type:XDC file:1 line:2699 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[4]}]
set_property src_info {type:XDC file:1 line:2700 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[5]}]
set_property src_info {type:XDC file:1 line:2701 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[6]}]
set_property src_info {type:XDC file:1 line:2702 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[7]}]
set_property src_info {type:XDC file:1 line:2703 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[8]}]
set_property src_info {type:XDC file:1 line:2704 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH14[9]}]
set_property src_info {type:XDC file:1 line:2705 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[0]}]
set_property src_info {type:XDC file:1 line:2706 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[10]}]
set_property src_info {type:XDC file:1 line:2707 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[11]}]
set_property src_info {type:XDC file:1 line:2708 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[12]}]
set_property src_info {type:XDC file:1 line:2709 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[13]}]
set_property src_info {type:XDC file:1 line:2710 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[14]}]
set_property src_info {type:XDC file:1 line:2711 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[15]}]
set_property src_info {type:XDC file:1 line:2712 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[1]}]
set_property src_info {type:XDC file:1 line:2713 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[2]}]
set_property src_info {type:XDC file:1 line:2714 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[3]}]
set_property src_info {type:XDC file:1 line:2715 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[4]}]
set_property src_info {type:XDC file:1 line:2716 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[5]}]
set_property src_info {type:XDC file:1 line:2717 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[6]}]
set_property src_info {type:XDC file:1 line:2718 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[7]}]
set_property src_info {type:XDC file:1 line:2719 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[8]}]
set_property src_info {type:XDC file:1 line:2720 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH15[9]}]
set_property src_info {type:XDC file:1 line:2721 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[0]}]
set_property src_info {type:XDC file:1 line:2722 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[10]}]
set_property src_info {type:XDC file:1 line:2723 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[11]}]
set_property src_info {type:XDC file:1 line:2724 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[12]}]
set_property src_info {type:XDC file:1 line:2725 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[13]}]
set_property src_info {type:XDC file:1 line:2726 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[14]}]
set_property src_info {type:XDC file:1 line:2727 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[15]}]
set_property src_info {type:XDC file:1 line:2728 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[1]}]
set_property src_info {type:XDC file:1 line:2729 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[2]}]
set_property src_info {type:XDC file:1 line:2730 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[3]}]
set_property src_info {type:XDC file:1 line:2731 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[4]}]
set_property src_info {type:XDC file:1 line:2732 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[5]}]
set_property src_info {type:XDC file:1 line:2733 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[6]}]
set_property src_info {type:XDC file:1 line:2734 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[7]}]
set_property src_info {type:XDC file:1 line:2735 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[8]}]
set_property src_info {type:XDC file:1 line:2736 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH16[9]}]
set_property src_info {type:XDC file:1 line:2737 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[0]}]
set_property src_info {type:XDC file:1 line:2738 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[10]}]
set_property src_info {type:XDC file:1 line:2739 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[11]}]
set_property src_info {type:XDC file:1 line:2740 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[12]}]
set_property src_info {type:XDC file:1 line:2741 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[13]}]
set_property src_info {type:XDC file:1 line:2742 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[14]}]
set_property src_info {type:XDC file:1 line:2743 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[15]}]
set_property src_info {type:XDC file:1 line:2744 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[1]}]
set_property src_info {type:XDC file:1 line:2745 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[2]}]
set_property src_info {type:XDC file:1 line:2746 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[3]}]
set_property src_info {type:XDC file:1 line:2747 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[4]}]
set_property src_info {type:XDC file:1 line:2748 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[5]}]
set_property src_info {type:XDC file:1 line:2749 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[6]}]
set_property src_info {type:XDC file:1 line:2750 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[7]}]
set_property src_info {type:XDC file:1 line:2751 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[8]}]
set_property src_info {type:XDC file:1 line:2752 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH17[9]}]
set_property src_info {type:XDC file:1 line:2753 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[0]}]
set_property src_info {type:XDC file:1 line:2754 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[10]}]
set_property src_info {type:XDC file:1 line:2755 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[11]}]
set_property src_info {type:XDC file:1 line:2756 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[12]}]
set_property src_info {type:XDC file:1 line:2757 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[13]}]
set_property src_info {type:XDC file:1 line:2758 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[14]}]
set_property src_info {type:XDC file:1 line:2759 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[15]}]
set_property src_info {type:XDC file:1 line:2760 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[1]}]
set_property src_info {type:XDC file:1 line:2761 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[2]}]
set_property src_info {type:XDC file:1 line:2762 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[3]}]
set_property src_info {type:XDC file:1 line:2763 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[4]}]
set_property src_info {type:XDC file:1 line:2764 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[5]}]
set_property src_info {type:XDC file:1 line:2765 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[6]}]
set_property src_info {type:XDC file:1 line:2766 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[7]}]
set_property src_info {type:XDC file:1 line:2767 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[8]}]
set_property src_info {type:XDC file:1 line:2768 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH18[9]}]
set_property src_info {type:XDC file:1 line:2769 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[0]}]
set_property src_info {type:XDC file:1 line:2770 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[10]}]
set_property src_info {type:XDC file:1 line:2771 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[11]}]
set_property src_info {type:XDC file:1 line:2772 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[12]}]
set_property src_info {type:XDC file:1 line:2773 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[13]}]
set_property src_info {type:XDC file:1 line:2774 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[14]}]
set_property src_info {type:XDC file:1 line:2775 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[15]}]
set_property src_info {type:XDC file:1 line:2776 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[1]}]
set_property src_info {type:XDC file:1 line:2777 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[2]}]
set_property src_info {type:XDC file:1 line:2778 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[3]}]
set_property src_info {type:XDC file:1 line:2779 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[4]}]
set_property src_info {type:XDC file:1 line:2780 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[5]}]
set_property src_info {type:XDC file:1 line:2781 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[6]}]
set_property src_info {type:XDC file:1 line:2782 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[7]}]
set_property src_info {type:XDC file:1 line:2783 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[8]}]
set_property src_info {type:XDC file:1 line:2784 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH19[9]}]
set_property src_info {type:XDC file:1 line:2785 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[0]}]
set_property src_info {type:XDC file:1 line:2786 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[10]}]
set_property src_info {type:XDC file:1 line:2787 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[11]}]
set_property src_info {type:XDC file:1 line:2788 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[12]}]
set_property src_info {type:XDC file:1 line:2789 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[13]}]
set_property src_info {type:XDC file:1 line:2790 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[14]}]
set_property src_info {type:XDC file:1 line:2791 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[15]}]
set_property src_info {type:XDC file:1 line:2792 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[1]}]
set_property src_info {type:XDC file:1 line:2793 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[2]}]
set_property src_info {type:XDC file:1 line:2794 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[3]}]
set_property src_info {type:XDC file:1 line:2795 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[4]}]
set_property src_info {type:XDC file:1 line:2796 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[5]}]
set_property src_info {type:XDC file:1 line:2797 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[6]}]
set_property src_info {type:XDC file:1 line:2798 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[7]}]
set_property src_info {type:XDC file:1 line:2799 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[8]}]
set_property src_info {type:XDC file:1 line:2800 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH1[9]}]
set_property src_info {type:XDC file:1 line:2801 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[0]}]
set_property src_info {type:XDC file:1 line:2802 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[10]}]
set_property src_info {type:XDC file:1 line:2803 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[11]}]
set_property src_info {type:XDC file:1 line:2804 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[12]}]
set_property src_info {type:XDC file:1 line:2805 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[13]}]
set_property src_info {type:XDC file:1 line:2806 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[14]}]
set_property src_info {type:XDC file:1 line:2807 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[15]}]
set_property src_info {type:XDC file:1 line:2808 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[1]}]
set_property src_info {type:XDC file:1 line:2809 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[2]}]
set_property src_info {type:XDC file:1 line:2810 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[3]}]
set_property src_info {type:XDC file:1 line:2811 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[4]}]
set_property src_info {type:XDC file:1 line:2812 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[5]}]
set_property src_info {type:XDC file:1 line:2813 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[6]}]
set_property src_info {type:XDC file:1 line:2814 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[7]}]
set_property src_info {type:XDC file:1 line:2815 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[8]}]
set_property src_info {type:XDC file:1 line:2816 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH20[9]}]
set_property src_info {type:XDC file:1 line:2817 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[0]}]
set_property src_info {type:XDC file:1 line:2818 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[10]}]
set_property src_info {type:XDC file:1 line:2819 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[11]}]
set_property src_info {type:XDC file:1 line:2820 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[12]}]
set_property src_info {type:XDC file:1 line:2821 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[13]}]
set_property src_info {type:XDC file:1 line:2822 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[14]}]
set_property src_info {type:XDC file:1 line:2823 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[15]}]
set_property src_info {type:XDC file:1 line:2824 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[1]}]
set_property src_info {type:XDC file:1 line:2825 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[2]}]
set_property src_info {type:XDC file:1 line:2826 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[3]}]
set_property src_info {type:XDC file:1 line:2827 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[4]}]
set_property src_info {type:XDC file:1 line:2828 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[5]}]
set_property src_info {type:XDC file:1 line:2829 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[6]}]
set_property src_info {type:XDC file:1 line:2830 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[7]}]
set_property src_info {type:XDC file:1 line:2831 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[8]}]
set_property src_info {type:XDC file:1 line:2832 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH21[9]}]
set_property src_info {type:XDC file:1 line:2833 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[0]}]
set_property src_info {type:XDC file:1 line:2834 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[10]}]
set_property src_info {type:XDC file:1 line:2835 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[11]}]
set_property src_info {type:XDC file:1 line:2836 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[12]}]
set_property src_info {type:XDC file:1 line:2837 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[13]}]
set_property src_info {type:XDC file:1 line:2838 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[14]}]
set_property src_info {type:XDC file:1 line:2839 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[15]}]
set_property src_info {type:XDC file:1 line:2840 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[1]}]
set_property src_info {type:XDC file:1 line:2841 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[2]}]
set_property src_info {type:XDC file:1 line:2842 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[3]}]
set_property src_info {type:XDC file:1 line:2843 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[4]}]
set_property src_info {type:XDC file:1 line:2844 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[5]}]
set_property src_info {type:XDC file:1 line:2845 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[6]}]
set_property src_info {type:XDC file:1 line:2846 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[7]}]
set_property src_info {type:XDC file:1 line:2847 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[8]}]
set_property src_info {type:XDC file:1 line:2848 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH22[9]}]
set_property src_info {type:XDC file:1 line:2849 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[0]}]
set_property src_info {type:XDC file:1 line:2850 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[10]}]
set_property src_info {type:XDC file:1 line:2851 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[11]}]
set_property src_info {type:XDC file:1 line:2852 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[12]}]
set_property src_info {type:XDC file:1 line:2853 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[13]}]
set_property src_info {type:XDC file:1 line:2854 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[14]}]
set_property src_info {type:XDC file:1 line:2855 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[15]}]
set_property src_info {type:XDC file:1 line:2856 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[1]}]
set_property src_info {type:XDC file:1 line:2857 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[2]}]
set_property src_info {type:XDC file:1 line:2858 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[3]}]
set_property src_info {type:XDC file:1 line:2859 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[4]}]
set_property src_info {type:XDC file:1 line:2860 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[5]}]
set_property src_info {type:XDC file:1 line:2861 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[6]}]
set_property src_info {type:XDC file:1 line:2862 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[7]}]
set_property src_info {type:XDC file:1 line:2863 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[8]}]
set_property src_info {type:XDC file:1 line:2864 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH23[9]}]
set_property src_info {type:XDC file:1 line:2865 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[0]}]
set_property src_info {type:XDC file:1 line:2866 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[10]}]
set_property src_info {type:XDC file:1 line:2867 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[11]}]
set_property src_info {type:XDC file:1 line:2868 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[12]}]
set_property src_info {type:XDC file:1 line:2869 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[13]}]
set_property src_info {type:XDC file:1 line:2870 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[14]}]
set_property src_info {type:XDC file:1 line:2871 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[15]}]
set_property src_info {type:XDC file:1 line:2872 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[1]}]
set_property src_info {type:XDC file:1 line:2873 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[2]}]
set_property src_info {type:XDC file:1 line:2874 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[3]}]
set_property src_info {type:XDC file:1 line:2875 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[4]}]
set_property src_info {type:XDC file:1 line:2876 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[5]}]
set_property src_info {type:XDC file:1 line:2877 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[6]}]
set_property src_info {type:XDC file:1 line:2878 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[7]}]
set_property src_info {type:XDC file:1 line:2879 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[8]}]
set_property src_info {type:XDC file:1 line:2880 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH24[9]}]
set_property src_info {type:XDC file:1 line:2881 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[0]}]
set_property src_info {type:XDC file:1 line:2882 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[10]}]
set_property src_info {type:XDC file:1 line:2883 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[11]}]
set_property src_info {type:XDC file:1 line:2884 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[12]}]
set_property src_info {type:XDC file:1 line:2885 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[13]}]
set_property src_info {type:XDC file:1 line:2886 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[14]}]
set_property src_info {type:XDC file:1 line:2887 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[15]}]
set_property src_info {type:XDC file:1 line:2888 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[1]}]
set_property src_info {type:XDC file:1 line:2889 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[2]}]
set_property src_info {type:XDC file:1 line:2890 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[3]}]
set_property src_info {type:XDC file:1 line:2891 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[4]}]
set_property src_info {type:XDC file:1 line:2892 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[5]}]
set_property src_info {type:XDC file:1 line:2893 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[6]}]
set_property src_info {type:XDC file:1 line:2894 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[7]}]
set_property src_info {type:XDC file:1 line:2895 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[8]}]
set_property src_info {type:XDC file:1 line:2896 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH25[9]}]
set_property src_info {type:XDC file:1 line:2897 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[0]}]
set_property src_info {type:XDC file:1 line:2898 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[10]}]
set_property src_info {type:XDC file:1 line:2899 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[11]}]
set_property src_info {type:XDC file:1 line:2900 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[12]}]
set_property src_info {type:XDC file:1 line:2901 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[13]}]
set_property src_info {type:XDC file:1 line:2902 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[14]}]
set_property src_info {type:XDC file:1 line:2903 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[15]}]
set_property src_info {type:XDC file:1 line:2904 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[1]}]
set_property src_info {type:XDC file:1 line:2905 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[2]}]
set_property src_info {type:XDC file:1 line:2906 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[3]}]
set_property src_info {type:XDC file:1 line:2907 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[4]}]
set_property src_info {type:XDC file:1 line:2908 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[5]}]
set_property src_info {type:XDC file:1 line:2909 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[6]}]
set_property src_info {type:XDC file:1 line:2910 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[7]}]
set_property src_info {type:XDC file:1 line:2911 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[8]}]
set_property src_info {type:XDC file:1 line:2912 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH26[9]}]
set_property src_info {type:XDC file:1 line:2913 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[0]}]
set_property src_info {type:XDC file:1 line:2914 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[10]}]
set_property src_info {type:XDC file:1 line:2915 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[11]}]
set_property src_info {type:XDC file:1 line:2916 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[12]}]
set_property src_info {type:XDC file:1 line:2917 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[13]}]
set_property src_info {type:XDC file:1 line:2918 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[14]}]
set_property src_info {type:XDC file:1 line:2919 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[15]}]
set_property src_info {type:XDC file:1 line:2920 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[1]}]
set_property src_info {type:XDC file:1 line:2921 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[2]}]
set_property src_info {type:XDC file:1 line:2922 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[3]}]
set_property src_info {type:XDC file:1 line:2923 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[4]}]
set_property src_info {type:XDC file:1 line:2924 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[5]}]
set_property src_info {type:XDC file:1 line:2925 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[6]}]
set_property src_info {type:XDC file:1 line:2926 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[7]}]
set_property src_info {type:XDC file:1 line:2927 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[8]}]
set_property src_info {type:XDC file:1 line:2928 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH27[9]}]
set_property src_info {type:XDC file:1 line:2929 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[0]}]
set_property src_info {type:XDC file:1 line:2930 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[10]}]
set_property src_info {type:XDC file:1 line:2931 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[11]}]
set_property src_info {type:XDC file:1 line:2932 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[12]}]
set_property src_info {type:XDC file:1 line:2933 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[13]}]
set_property src_info {type:XDC file:1 line:2934 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[14]}]
set_property src_info {type:XDC file:1 line:2935 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[15]}]
set_property src_info {type:XDC file:1 line:2936 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[1]}]
set_property src_info {type:XDC file:1 line:2937 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[2]}]
set_property src_info {type:XDC file:1 line:2938 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[3]}]
set_property src_info {type:XDC file:1 line:2939 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[4]}]
set_property src_info {type:XDC file:1 line:2940 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[5]}]
set_property src_info {type:XDC file:1 line:2941 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[6]}]
set_property src_info {type:XDC file:1 line:2942 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[7]}]
set_property src_info {type:XDC file:1 line:2943 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[8]}]
set_property src_info {type:XDC file:1 line:2944 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH28[9]}]
set_property src_info {type:XDC file:1 line:2945 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[0]}]
set_property src_info {type:XDC file:1 line:2946 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[10]}]
set_property src_info {type:XDC file:1 line:2947 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[11]}]
set_property src_info {type:XDC file:1 line:2948 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[12]}]
set_property src_info {type:XDC file:1 line:2949 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[13]}]
set_property src_info {type:XDC file:1 line:2950 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[14]}]
set_property src_info {type:XDC file:1 line:2951 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[15]}]
set_property src_info {type:XDC file:1 line:2952 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[1]}]
set_property src_info {type:XDC file:1 line:2953 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[2]}]
set_property src_info {type:XDC file:1 line:2954 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[3]}]
set_property src_info {type:XDC file:1 line:2955 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[4]}]
set_property src_info {type:XDC file:1 line:2956 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[5]}]
set_property src_info {type:XDC file:1 line:2957 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[6]}]
set_property src_info {type:XDC file:1 line:2958 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[7]}]
set_property src_info {type:XDC file:1 line:2959 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[8]}]
set_property src_info {type:XDC file:1 line:2960 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH29[9]}]
set_property src_info {type:XDC file:1 line:2961 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[0]}]
set_property src_info {type:XDC file:1 line:2962 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[10]}]
set_property src_info {type:XDC file:1 line:2963 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[11]}]
set_property src_info {type:XDC file:1 line:2964 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[12]}]
set_property src_info {type:XDC file:1 line:2965 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[13]}]
set_property src_info {type:XDC file:1 line:2966 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[14]}]
set_property src_info {type:XDC file:1 line:2967 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[15]}]
set_property src_info {type:XDC file:1 line:2968 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[1]}]
set_property src_info {type:XDC file:1 line:2969 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[2]}]
set_property src_info {type:XDC file:1 line:2970 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[3]}]
set_property src_info {type:XDC file:1 line:2971 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[4]}]
set_property src_info {type:XDC file:1 line:2972 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[5]}]
set_property src_info {type:XDC file:1 line:2973 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[6]}]
set_property src_info {type:XDC file:1 line:2974 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[7]}]
set_property src_info {type:XDC file:1 line:2975 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[8]}]
set_property src_info {type:XDC file:1 line:2976 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH2[9]}]
set_property src_info {type:XDC file:1 line:2977 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[0]}]
set_property src_info {type:XDC file:1 line:2978 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[10]}]
set_property src_info {type:XDC file:1 line:2979 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[11]}]
set_property src_info {type:XDC file:1 line:2980 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[12]}]
set_property src_info {type:XDC file:1 line:2981 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[13]}]
set_property src_info {type:XDC file:1 line:2982 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[14]}]
set_property src_info {type:XDC file:1 line:2983 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[15]}]
set_property src_info {type:XDC file:1 line:2984 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[1]}]
set_property src_info {type:XDC file:1 line:2985 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[2]}]
set_property src_info {type:XDC file:1 line:2986 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[3]}]
set_property src_info {type:XDC file:1 line:2987 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[4]}]
set_property src_info {type:XDC file:1 line:2988 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[5]}]
set_property src_info {type:XDC file:1 line:2989 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[6]}]
set_property src_info {type:XDC file:1 line:2990 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[7]}]
set_property src_info {type:XDC file:1 line:2991 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[8]}]
set_property src_info {type:XDC file:1 line:2992 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH30[9]}]
set_property src_info {type:XDC file:1 line:2993 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[0]}]
set_property src_info {type:XDC file:1 line:2994 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[10]}]
set_property src_info {type:XDC file:1 line:2995 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[11]}]
set_property src_info {type:XDC file:1 line:2996 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[12]}]
set_property src_info {type:XDC file:1 line:2997 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[13]}]
set_property src_info {type:XDC file:1 line:2998 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[14]}]
set_property src_info {type:XDC file:1 line:2999 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[15]}]
set_property src_info {type:XDC file:1 line:3000 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[1]}]
set_property src_info {type:XDC file:1 line:3001 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[2]}]
set_property src_info {type:XDC file:1 line:3002 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[3]}]
set_property src_info {type:XDC file:1 line:3003 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[4]}]
set_property src_info {type:XDC file:1 line:3004 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[5]}]
set_property src_info {type:XDC file:1 line:3005 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[6]}]
set_property src_info {type:XDC file:1 line:3006 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[7]}]
set_property src_info {type:XDC file:1 line:3007 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[8]}]
set_property src_info {type:XDC file:1 line:3008 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH31[9]}]
set_property src_info {type:XDC file:1 line:3009 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[0]}]
set_property src_info {type:XDC file:1 line:3010 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[10]}]
set_property src_info {type:XDC file:1 line:3011 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[11]}]
set_property src_info {type:XDC file:1 line:3012 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[12]}]
set_property src_info {type:XDC file:1 line:3013 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[13]}]
set_property src_info {type:XDC file:1 line:3014 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[14]}]
set_property src_info {type:XDC file:1 line:3015 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[15]}]
set_property src_info {type:XDC file:1 line:3016 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[1]}]
set_property src_info {type:XDC file:1 line:3017 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[2]}]
set_property src_info {type:XDC file:1 line:3018 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[3]}]
set_property src_info {type:XDC file:1 line:3019 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[4]}]
set_property src_info {type:XDC file:1 line:3020 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[5]}]
set_property src_info {type:XDC file:1 line:3021 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[6]}]
set_property src_info {type:XDC file:1 line:3022 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[7]}]
set_property src_info {type:XDC file:1 line:3023 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[8]}]
set_property src_info {type:XDC file:1 line:3024 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH3[9]}]
set_property src_info {type:XDC file:1 line:3025 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[0]}]
set_property src_info {type:XDC file:1 line:3026 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[10]}]
set_property src_info {type:XDC file:1 line:3027 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[11]}]
set_property src_info {type:XDC file:1 line:3028 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[12]}]
set_property src_info {type:XDC file:1 line:3029 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[13]}]
set_property src_info {type:XDC file:1 line:3030 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[14]}]
set_property src_info {type:XDC file:1 line:3031 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[15]}]
set_property src_info {type:XDC file:1 line:3032 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[1]}]
set_property src_info {type:XDC file:1 line:3033 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[2]}]
set_property src_info {type:XDC file:1 line:3034 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[3]}]
set_property src_info {type:XDC file:1 line:3035 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[4]}]
set_property src_info {type:XDC file:1 line:3036 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[5]}]
set_property src_info {type:XDC file:1 line:3037 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[6]}]
set_property src_info {type:XDC file:1 line:3038 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[7]}]
set_property src_info {type:XDC file:1 line:3039 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[8]}]
set_property src_info {type:XDC file:1 line:3040 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH4[9]}]
set_property src_info {type:XDC file:1 line:3041 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[0]}]
set_property src_info {type:XDC file:1 line:3042 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[10]}]
set_property src_info {type:XDC file:1 line:3043 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[11]}]
set_property src_info {type:XDC file:1 line:3044 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[12]}]
set_property src_info {type:XDC file:1 line:3045 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[13]}]
set_property src_info {type:XDC file:1 line:3046 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[14]}]
set_property src_info {type:XDC file:1 line:3047 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[15]}]
set_property src_info {type:XDC file:1 line:3048 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[1]}]
set_property src_info {type:XDC file:1 line:3049 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[2]}]
set_property src_info {type:XDC file:1 line:3050 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[3]}]
set_property src_info {type:XDC file:1 line:3051 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[4]}]
set_property src_info {type:XDC file:1 line:3052 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[5]}]
set_property src_info {type:XDC file:1 line:3053 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[6]}]
set_property src_info {type:XDC file:1 line:3054 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[7]}]
set_property src_info {type:XDC file:1 line:3055 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[8]}]
set_property src_info {type:XDC file:1 line:3056 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH5[9]}]
set_property src_info {type:XDC file:1 line:3057 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[0]}]
set_property src_info {type:XDC file:1 line:3058 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[10]}]
set_property src_info {type:XDC file:1 line:3059 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[11]}]
set_property src_info {type:XDC file:1 line:3060 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[12]}]
set_property src_info {type:XDC file:1 line:3061 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[13]}]
set_property src_info {type:XDC file:1 line:3062 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[14]}]
set_property src_info {type:XDC file:1 line:3063 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[15]}]
set_property src_info {type:XDC file:1 line:3064 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[1]}]
set_property src_info {type:XDC file:1 line:3065 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[2]}]
set_property src_info {type:XDC file:1 line:3066 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[3]}]
set_property src_info {type:XDC file:1 line:3067 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[4]}]
set_property src_info {type:XDC file:1 line:3068 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[5]}]
set_property src_info {type:XDC file:1 line:3069 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[6]}]
set_property src_info {type:XDC file:1 line:3070 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[7]}]
set_property src_info {type:XDC file:1 line:3071 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[8]}]
set_property src_info {type:XDC file:1 line:3072 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH6[9]}]
set_property src_info {type:XDC file:1 line:3073 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[0]}]
set_property src_info {type:XDC file:1 line:3074 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[10]}]
set_property src_info {type:XDC file:1 line:3075 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[11]}]
set_property src_info {type:XDC file:1 line:3076 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[12]}]
set_property src_info {type:XDC file:1 line:3077 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[13]}]
set_property src_info {type:XDC file:1 line:3078 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[14]}]
set_property src_info {type:XDC file:1 line:3079 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[15]}]
set_property src_info {type:XDC file:1 line:3080 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[1]}]
set_property src_info {type:XDC file:1 line:3081 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[2]}]
set_property src_info {type:XDC file:1 line:3082 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[3]}]
set_property src_info {type:XDC file:1 line:3083 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[4]}]
set_property src_info {type:XDC file:1 line:3084 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[5]}]
set_property src_info {type:XDC file:1 line:3085 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[6]}]
set_property src_info {type:XDC file:1 line:3086 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[7]}]
set_property src_info {type:XDC file:1 line:3087 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[8]}]
set_property src_info {type:XDC file:1 line:3088 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH7[9]}]
set_property src_info {type:XDC file:1 line:3089 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[0]}]
set_property src_info {type:XDC file:1 line:3090 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[10]}]
set_property src_info {type:XDC file:1 line:3091 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[11]}]
set_property src_info {type:XDC file:1 line:3092 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[12]}]
set_property src_info {type:XDC file:1 line:3093 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[13]}]
set_property src_info {type:XDC file:1 line:3094 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[14]}]
set_property src_info {type:XDC file:1 line:3095 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[15]}]
set_property src_info {type:XDC file:1 line:3096 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[1]}]
set_property src_info {type:XDC file:1 line:3097 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[2]}]
set_property src_info {type:XDC file:1 line:3098 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[3]}]
set_property src_info {type:XDC file:1 line:3099 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[4]}]
set_property src_info {type:XDC file:1 line:3100 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[5]}]
set_property src_info {type:XDC file:1 line:3101 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[6]}]
set_property src_info {type:XDC file:1 line:3102 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[7]}]
set_property src_info {type:XDC file:1 line:3103 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[8]}]
set_property src_info {type:XDC file:1 line:3104 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH8[9]}]
set_property src_info {type:XDC file:1 line:3105 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[0]}]
set_property src_info {type:XDC file:1 line:3106 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[10]}]
set_property src_info {type:XDC file:1 line:3107 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[11]}]
set_property src_info {type:XDC file:1 line:3108 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[12]}]
set_property src_info {type:XDC file:1 line:3109 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[13]}]
set_property src_info {type:XDC file:1 line:3110 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[14]}]
set_property src_info {type:XDC file:1 line:3111 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[15]}]
set_property src_info {type:XDC file:1 line:3112 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[1]}]
set_property src_info {type:XDC file:1 line:3113 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[2]}]
set_property src_info {type:XDC file:1 line:3114 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[3]}]
set_property src_info {type:XDC file:1 line:3115 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[4]}]
set_property src_info {type:XDC file:1 line:3116 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[5]}]
set_property src_info {type:XDC file:1 line:3117 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[6]}]
set_property src_info {type:XDC file:1 line:3118 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[7]}]
set_property src_info {type:XDC file:1 line:3119 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[8]}]
set_property src_info {type:XDC file:1 line:3120 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {CH9[9]}]
set_property src_info {type:XDC file:1 line:3125 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB4 [get_ports {GT_RX_0_rxp[0]}]
set_property src_info {type:XDC file:1 line:3126 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y4 [get_ports {GT_RX_1_rxp[0]}]
set_property src_info {type:XDC file:1 line:3427 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M6 [get_ports Si_ClkOut_p]
set_property src_info {type:XDC file:1 line:3428 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC14 [get_ports Si_ClkIn_p]
set_property src_info {type:XDC file:1 line:3435 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C17 [get_ports {BOARDPOSITION[0]}]
set_property src_info {type:XDC file:1 line:3436 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C16 [get_ports {BOARDPOSITION[1]}]
set_property src_info {type:XDC file:1 line:3439 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C12 [get_ports SLAVE_I2C_SDA_0]
set_property src_info {type:XDC file:1 line:3440 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16 [get_ports SLAVE_I2C_SCL_0]
set_property src_info {type:XDC file:1 line:4014 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO1/U0
set_property src_info {type:XDC file:1 line:4015 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}]
set_property src_info {type:XDC file:1 line:4087 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO2/U0
set_property src_info {type:XDC file:1 line:4088 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}]
set_property src_info {type:XDC file:1 line:4160 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO1/U0
set_property src_info {type:XDC file:1 line:4161 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}]
set_property src_info {type:XDC file:1 line:4233 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO2/U0
set_property src_info {type:XDC file:1 line:4234 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}]
set_property src_info {type:XDC file:1 line:4306 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO1/U0
set_property src_info {type:XDC file:1 line:4307 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}]
set_property src_info {type:XDC file:1 line:4379 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO2/U0
set_property src_info {type:XDC file:1 line:4380 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}]
set_property src_info {type:XDC file:1 line:4452 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO1/U0
set_property src_info {type:XDC file:1 line:4453 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}]
set_property src_info {type:XDC file:1 line:4525 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO2/U0
set_property src_info {type:XDC file:1 line:4526 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}]
set_property src_info {type:XDC file:1 line:4604 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4605 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4610 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4611 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4616 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4617 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4622 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_property src_info {type:XDC file:1 line:4623 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4628 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4629 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4634 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_property src_info {type:XDC file:1 line:4635 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4640 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4641 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4646 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_property src_info {type:XDC file:1 line:4647 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4652 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4653 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4658 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_property src_info {type:XDC file:1 line:4659 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4664 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4665 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4670 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_property src_info {type:XDC file:1 line:4671 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4676 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4677 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4682 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_property src_info {type:XDC file:1 line:4683 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4688 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4689 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4694 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_property src_info {type:XDC file:1 line:4695 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4700 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4701 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4706 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_property src_info {type:XDC file:1 line:4707 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4712 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_property src_info {type:XDC file:1 line:4713 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]
set_property src_info {type:XDC file:1 line:4727 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4728 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4729 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.240
set_property src_info {type:XDC file:1 line:4737 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4738 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4739 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4747 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4748 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4749 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.240
set_property src_info {type:XDC file:1 line:4757 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4758 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4759 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4767 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4768 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4769 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4777 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4778 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4779 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.240
set_property src_info {type:XDC file:1 line:4787 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4788 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4789 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 10.240
set_property src_info {type:XDC file:1 line:4797 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4798 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4799 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4807 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4808 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4809 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4817 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4818 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4819 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4827 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4828 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4829 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4837 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4838 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4839 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4847 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4848 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4849 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4857 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4858 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4859 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4867 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4868 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4869 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4877 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4878 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4879 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4887 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4888 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4889 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4897 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4898 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4899 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4907 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4908 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4909 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4917 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4918 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4919 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4927 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4928 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4929 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4937 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4938 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4939 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4947 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4948 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4949 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4957 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:XDC file:1 line:4958 export:INPUT save:INPUT read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4959 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 8.000
set_property src_info {type:XDC file:1 line:4969 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:4970 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:4976 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:4977 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:4983 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:4984 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:4990 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:4991 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:4997 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:4998 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5004 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:5005 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5011 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:5012 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5018 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:5019 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5025 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:5026 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5032 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:5033 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5039 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:5040 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5046 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:5047 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5053 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:5054 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5060 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:5061 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5067 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:5068 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5074 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:5075 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5081 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:5082 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5088 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:5089 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5095 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:5096 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5102 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:5103 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5109 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:5110 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5116 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:5117 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5123 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:XDC file:1 line:5124 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5130 export:INPUT save:INPUT read:READ} [current_design]
current_instance adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:XDC file:1 line:5131 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5137 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5138 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5144 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5145 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5151 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5152 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5158 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5159 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5165 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5166 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5172 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5173 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5179 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5180 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5186 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5187 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5193 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5194 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5200 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5201 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5207 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5208 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5214 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5215 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5221 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5222 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5228 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5229 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5235 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5236 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5242 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5243 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5249 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5250 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5256 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5257 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5263 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5264 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5270 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5271 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5277 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5278 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5284 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5285 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5291 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5292 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5298 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5299 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5305 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5306 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5312 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5313 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5319 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5320 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5326 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5327 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5333 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5334 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5340 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5341 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5347 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5348 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5354 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5355 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5361 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5362 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5368 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5369 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5375 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5376 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5382 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5383 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5389 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5390 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5396 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5397 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5403 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5404 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5410 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5411 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5417 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5418 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5424 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5425 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5431 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5432 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5438 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5439 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5445 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5446 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5452 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5453 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5459 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5460 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5466 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5467 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5473 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5474 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5480 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5481 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5487 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5488 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5494 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5495 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5501 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5502 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5508 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5509 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5515 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5516 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5522 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5523 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5529 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5530 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5536 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5537 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5543 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5544 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5550 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5551 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5557 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5558 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5564 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface3/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5565 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5571 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5572 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5578 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5579 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5585 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5586 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5592 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5593 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5599 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5600 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5606 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5607 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5613 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5614 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5620 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5621 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5627 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5628 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5634 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5635 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5641 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5642 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5648 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5649 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5655 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5656 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5662 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5663 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5669 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5670 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5676 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5677 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5683 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5684 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5690 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5691 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5697 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5698 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5704 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5705 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5711 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5712 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5718 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5719 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5725 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5726 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5732 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5733 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5739 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5740 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5746 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5747 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5753 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5754 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5760 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5761 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5767 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5768 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5774 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5775 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5781 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5782 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5788 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5789 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5795 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5796 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5802 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5803 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5809 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5810 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5816 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5817 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5823 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5824 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5830 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5831 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5837 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5838 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5844 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5845 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5851 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5852 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5858 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5859 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5865 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5866 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5872 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5873 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5879 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5880 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5886 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5887 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5893 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5894 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5900 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5901 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5907 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5908 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5914 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5915 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5921 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5922 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5928 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5929 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5935 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5936 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5942 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5943 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5949 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5950 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5956 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5957 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5963 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5964 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5970 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5971 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5977 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5978 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5984 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5985 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5991 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5992 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:5998 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:5999 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6005 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6006 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6012 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6013 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6019 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6020 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6026 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6027 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6033 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6034 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6040 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6041 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6047 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6048 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6054 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6055 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6061 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6062 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6068 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6069 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6075 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6076 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6082 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6083 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6089 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6090 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6096 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6097 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6103 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6104 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6110 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6111 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6117 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6118 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6124 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6125 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6131 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6132 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6138 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6139 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6145 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6146 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6152 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6153 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6159 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6160 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6166 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6167 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6173 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6174 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6180 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6181 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6187 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6188 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6194 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6195 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6201 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6202 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6208 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6209 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6215 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6216 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6222 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6223 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6229 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6230 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6236 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6237 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6243 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6244 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6250 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6251 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6257 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6258 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6264 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6265 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6271 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6272 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6278 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6279 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6285 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6286 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6292 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6293 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6299 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6300 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6306 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6307 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6313 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6314 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6320 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6321 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6327 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6328 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6334 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6335 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6341 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6342 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6348 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6349 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6355 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6356 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6362 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6363 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6369 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6370 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6376 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6377 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6383 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6384 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6390 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6391 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6397 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6398 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6404 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6405 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6411 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6412 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6418 export:INPUT save:INPUT read:READ} [current_design]
current_instance {adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst}
set_property src_info {type:XDC file:1 line:6419 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6429 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst
set_property src_info {type:XDC file:1 line:6430 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6435 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst
set_property src_info {type:XDC file:1 line:6436 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6441 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst
set_property src_info {type:XDC file:1 line:6442 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6447 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst
set_property src_info {type:XDC file:1 line:6448 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6453 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst
set_property src_info {type:XDC file:1 line:6454 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6459 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst
set_property src_info {type:XDC file:1 line:6460 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6465 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst
set_property src_info {type:XDC file:1 line:6466 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6471 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst
set_property src_info {type:XDC file:1 line:6472 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6477 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst
set_property src_info {type:XDC file:1 line:6478 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6483 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst
set_property src_info {type:XDC file:1 line:6484 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6489 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst
set_property src_info {type:XDC file:1 line:6490 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6495 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst
set_property src_info {type:XDC file:1 line:6496 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6501 export:INPUT save:INPUT read:READ} [current_design]
current_instance zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst
set_property src_info {type:XDC file:1 line:6502 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
set_property src_info {type:XDC file:1 line:6514 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C2 [get_ports SYNC_0_OUTb]
set_property src_info {type:XDC file:1 line:6515 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B2 [get_ports SYNC_1_OUTb]
set_property src_info {type:XDC file:1 line:6516 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A4 [get_ports SYNC_2_OUTb]
set_property src_info {type:XDC file:1 line:6518 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B1 [get_ports SYNC_0_INb]
set_property src_info {type:XDC file:1 line:6519 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A2 [get_ports SYNC_1_INb]
set_property src_info {type:XDC file:1 line:6520 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A3 [get_ports SYNC_2_INb]
set_property src_info {type:XDC file:1 line:6533 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C11 [get_ports SPI_CLK]
set_property src_info {type:XDC file:1 line:6534 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B11 [get_ports SPI_CS]
set_property src_info {type:XDC file:1 line:6535 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A12 [get_ports SPI_MOSI_1]
set_property src_info {type:XDC file:1 line:6536 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A13 [get_ports SPI_MOSI_0]
set_property src_info {type:XDC file:1 line:6543 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets O]
set_property src_info {type:XDC file:1 line:6545 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == testADCClk}] -to [get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == clk_fpga_0}]
set_property src_info {type:XDC file:1 line:6546 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == clk_fpga_0}] -to [get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == testADCClk}]
set_property src_info {type:XDC file:1 line:6547 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == clk_fpga_0}] -to [get_clocks -of_objects [get_pins adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O]]
set_property src_info {type:XDC file:1 line:6548 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == clk_fpga_0}] -to [get_clocks clk_fpga_0]
set_property src_info {type:XDC file:1 line:6549 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == testADCClk}] -to [get_clocks -of_objects [get_pins adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O]]
set_property src_info {type:SCOPED_XDC file:2 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:3 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:4 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:5 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:6 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:7 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:8 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:9 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:10 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:11 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:12 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:13 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:14 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:15 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:16 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:17 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:18 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:19 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:20 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:21 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:22 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:23 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:24 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:25 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:26 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:27 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:28 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:29 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:30 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:31 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:32 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:33 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:34 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:35 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:36 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:37 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:38 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:39 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:40 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:41 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:42 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:43 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:44 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:45 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:46 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:47 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:48 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:49 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:50 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:51 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:52 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:53 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:54 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:55 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:56 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:57 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:58 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:59 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:60 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:61 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:62 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:63 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:64 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:65 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:66 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:67 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:68 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:69 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:70 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:71 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:72 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:73 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:74 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:75 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:76 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:77 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:78 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:79 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:80 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:81 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:82 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:83 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:84 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:85 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:86 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:87 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:88 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:89 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:90 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:91 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:92 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:93 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:94 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
set_property src_info {type:SCOPED_XDC file:95 line:3 export:INPUT save:NONE read:READ} [current_design]
set my_var [get_property dram_emb_xdc [get_cells -hier  -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}]]
