Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : top
Verilog Macros                     : { Xilinx }
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\iodrp_mcb_controller.v" into library work
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\iodrp_controller.v" into library work
Parsing module <iodrp_controller>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" into library work
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration_top.v" into library work
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" into library work
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\dp_ram.v" into library work
Parsing module <dp_ram>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\fifo\fifo_256_64i_16o.v" into library work
Parsing module <fifo_256_64i_16o>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_ui_top.v" into library work
Parsing module <mcb_ui_top>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\yuv444_yuv422.v" into library work
Parsing module <yuv444_yuv422>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\line_buf_scaler.v" into library work
Parsing module <line_buf_scaler>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\calu.v" into library work
Parsing module <calu>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\lite_fifo.v" into library work
Parsing module <lite_fifo>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" into library work
Parsing module <memc_wrapper>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\YUV422_2YUV444.v" into library work
Parsing module <YUV422_2YUV444>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_frame_buffer_ctrl.v" into library work
Parsing module <vout_frame_buffer_ctrl>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_frame_buffer_ctrl.v" into library work
Parsing module <vin_frame_buffer_ctrl>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" into library work
Parsing module <scaler>.
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 45. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 46. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 47. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 48. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 49. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 50. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 51. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 52. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 53. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 72. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 73. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 74. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 75. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 82. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 83. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 84. parameter declaration becomes local in scaler with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 85. parameter declaration becomes local in scaler with formal parameter declaration list
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_burst_v2.v" into library work
Parsing module <mem_burst_v2>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" into library work
Parsing module <ddr3_top>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\ethernet\ipsend.v" into library work
Parsing module <ipsend>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\ethernet\crc.v" into library work
Parsing module <crc>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\ycbcr_to_rgb.v" into library work
Parsing module <ycbcr_to_rgb>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" into library work
Parsing module <vout_pro>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_display_timing.v" into library work
Parsing module <vout_display_timing>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" into library work
Parsing module <vin_pro>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\ODDR2_group.v" into library work
Parsing module <ODDR2_group>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\mem_write_arbi.v" into library work
Parsing module <mem_write_arbi>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\mem_read_arbi.v" into library work
Parsing module <mem_read_arbi>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\clock_out.v" into library work
Parsing module <clock_out>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\pll.v" into library work
Parsing module <pll>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" into library work
Parsing module <mem_ctrl>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\ethernet\udp.v" into library work
Parsing module <udp>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_display_pro.v" into library work
Parsing module <vout_display_pro>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\video_pro.v" into library work
Parsing module <video_pro>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\sd_source.v" into library work
Parsing module <sd_source>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\demux.v" into library work
Parsing module <demux>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\bt656_decode.v" into library work
Parsing module <bt656_decode>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\vga_out_io.v" into library work
Parsing module <vga_out_io>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\reset.v" into library work
Parsing module <reset>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\DeBounce.v" into library work
Parsing module <DeBounce>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\clock_in.v" into library work
Parsing module <clock_in>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\par_xilinx\ipcore_dir\cvbs_fifo.v" into library work
Parsing module <cvbs_fifo>.
Analyzing Verilog file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" into library work
Parsing module <top>.
Parsing VHDL file "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\common_std_logic_vector_delay.vhd" into library work
Parsing entity <common_std_logic_vector_delay>.
Parsing architecture <rtl> of entity <common_std_logic_vector_delay>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" Line 212: Port LOCKED is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" Line 388: Port ch1_rd_burst_req is not connected to this instance

Elaborating module <top>.

Elaborating module <reset>.

Elaborating module <pll>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=2,CLKFX_MULTIPLY=11,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=37.037,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\pll.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" Line 214: Assignment to sys_clk ignored, since the identifier is never used

Elaborating module <clock_out>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <clock_in>.

Elaborating module <BUFGP>.

Elaborating module <DeBounce>.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\DeBounce.v" Line 28: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <demux>.

Elaborating module <sd_source>.

Elaborating module <bt656_decode>.
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\video_pro.v" Line 54: Port wr_max_line is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\video_pro.v" Line 82: Port wr_max_line is not connected to this instance

Elaborating module <video_pro(MEM_DATA_BITS=64)>.
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" Line 110: Port rdvalid is not connected to this instance

Elaborating module <vin_pro(MEM_DATA_BITS=64,INTERLACE=1)>.

Elaborating module <lite_fifo(COMMON_CLOCK=1,ADDR_WIDTH=9,DATA_WIDTH=16)>.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\lite_fifo.v" Line 315: Assignment to rdclocken ignored, since the identifier is never used

Elaborating module <dp_ram(DATA_WIDTH=16,MEM_SIZE=32'sb01000000000)>.
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" Line 124: Size mismatch in connection of port <rdusedw>. Formal port size is 10-bit while actual signal size is 9-bit.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" Line 124: Assignment to buffer_f_rdusedw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" Line 125: Assignment to buffer_f_wrfull ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" Line 126: Size mismatch in connection of port <wrusedw>. Formal port size is 10-bit while actual signal size is 9-bit.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" Line 126: Assignment to buffer_f_wrusedw ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_frame_buffer_ctrl.v" Line 74: Port rdvalid is not connected to this instance

Elaborating module <vin_frame_buffer_ctrl(MEM_DATA_BITS=64,INTERLACE=1)>.

Elaborating module <lite_fifo(COMMON_CLOCK=0,ADDR_WIDTH=8,DATA_WIDTH=64)>.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\lite_fifo.v" Line 315: Assignment to rdclocken ignored, since the identifier is never used

Elaborating module <dp_ram(DATA_WIDTH=64,MEM_SIZE=32'sb0100000000)>.
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_frame_buffer_ctrl.v" Line 88: Size mismatch in connection of port <rdusedw>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_frame_buffer_ctrl.v" Line 90: Size mismatch in connection of port <wrusedw>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" Line 128: Port rdvalid is not connected to this instance

Elaborating module <vout_pro(MEM_DATA_BITS=64,WITDH_2K=0)>.
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_frame_buffer_ctrl.v" Line 98: Port rdvalid is not connected to this instance

Elaborating module <vout_frame_buffer_ctrl(MEM_DATA_BITS=64,WITDH_2K=0)>.

Elaborating module <fifo_256_64i_16o>.
WARNING:HDLCompiler:1499 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\fifo\fifo_256_64i_16o.v" Line 39: Empty module <fifo_256_64i_16o> remains a black box.

Elaborating module <lite_fifo(COMMON_CLOCK=1,ADDR_WIDTH=8,DATA_WIDTH=16)>.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\lite_fifo.v" Line 315: Assignment to rdclocken ignored, since the identifier is never used

Elaborating module <dp_ram(DATA_WIDTH=16,MEM_SIZE=32'sb0100000000)>.
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 758: Port a_coff_next is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 779: Port i_hs is not connected to this instance

Elaborating module <scaler(WITDH_2K=0)>.

Elaborating module <line_buf_scaler(WITDH_2K=0)>.

Elaborating module <dp_ram(DATA_WIDTH=8,MEM_SIZE=1024)>.
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\line_buf_scaler.v" Line 34: Size mismatch in connection of port <rdaddress>. Formal port size is 10-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\line_buf_scaler.v" Line 36: Size mismatch in connection of port <wraddress>. Formal port size is 10-bit while actual signal size is 11-bit.

Elaborating module <dp_ram(DATA_WIDTH=8,MEM_SIZE=32'sb01000000000)>.
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\line_buf_scaler.v" Line 45: Size mismatch in connection of port <rdaddress>. Formal port size is 9-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\line_buf_scaler.v" Line 47: Size mismatch in connection of port <wraddress>. Formal port size is 9-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\line_buf_scaler.v" Line 56: Size mismatch in connection of port <rdaddress>. Formal port size is 9-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\line_buf_scaler.v" Line 58: Size mismatch in connection of port <wraddress>. Formal port size is 9-bit while actual signal size is 10-bit.

Elaborating module <calu>.

Elaborating module <yuv444_yuv422>.
WARNING:HDLCompiler:552 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 758: Input port a_coff_next[7] is not connected on this instance
WARNING:HDLCompiler:552 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" Line 779: Input port i_hs is not connected on this instance

Elaborating module <lite_fifo(COMMON_CLOCK=0,ADDR_WIDTH=9,DATA_WIDTH=16)>.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\lite_fifo.v" Line 315: Assignment to rdclocken ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" Line 141: Size mismatch in connection of port <wrusedw>. Formal port size is 10-bit while actual signal size is 9-bit.

Elaborating module <YUV422_2YUV444>.
WARNING:HDLCompiler:552 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" Line 160: Input port hs_i is not connected on this instance
WARNING:HDLCompiler:552 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\video_pro.v" Line 86: Input port wr_max_line[11] is not connected on this instance

Elaborating module <vout_display_pro>.

Elaborating module <vout_display_timing>.

Elaborating module <ycbcr_to_rgb>.
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" Line 136: Port burst_finish is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" Line 275: Port c3_p1_cmd_clk is not connected to this instance

Elaborating module <mem_ctrl(MEM_DATA_BITS=64)>.

Elaborating module <mem_burst_v2(MEM_DATA_BITS=64)>.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_burst_v2.v" Line 211: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_burst_v2.v" Line 215: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_burst_v2.v" Line 252: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_burst_v2.v" Line 256: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <mem_read_arbi(MEM_DATA_BITS=64)>.

Elaborating module <mem_write_arbi(MEM_DATA_BITS=64)>.
WARNING:HDLCompiler:1016 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" Line 311: Port p2_cmd_clk is not connected to this instance

Elaborating module <ddr3_top(C3_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C3_NUM_DQ_PINS=16,C3_MEM_ADDR_WIDTH=14,C3_MEM_BANKADDR_WIDTH=3)>.

Elaborating module <infrastructure(C_INCLK_PERIOD=32'sb0100100100111110,C_RST_ACT_LOW=0,C_INPUT_CLK_TYPE="SINGLE_ENDED",C_CLKOUT0_DIVIDE=1,C_CLKOUT1_DIVIDE=1,C_CLKOUT2_DIVIDE=4,C_CLKOUT3_DIVIDE=8,C_CLKFBOUT_MULT=25,C_DIVCLK_DIVIDE=2)>.

Elaborating module <IBUFG>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=18.75,CLKIN2_PERIOD=18.75,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=1,CLKOUT2_DIVIDE=4,CLKOUT3_DIVIDE=8,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=180.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,SIM_DEVICE="SPARTAN6",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2,CLKFBOUT_MULT=25,CLKFBOUT_PHASE=0.0,REF_JITTER=0.005)>.

Elaborating module <BUFGCE>.

Elaborating module <BUFPLL_MCB>.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" Line 298: Assignment to c3_rst0 ignored, since the identifier is never used

Elaborating module
<memc_wrapper(C_MEMCLK_PERIOD=3000,C_CALIB_SOFT_IP="TRUE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b01,C_ARB_TIME_SLOT_1=18'b01000,C_ARB_TIME_SLOT_2=18'b01,C_ARB_TIME_SLOT_3=18'b01000,C_ARB_TIME_SLOT_4=18'b01,C_ARB_TIME_SLOT_5=18'b01000,C_ARB_TIME_SLOT_6=18'b01,C_ARB_TIME_SLOT_7=18'b01000,C_ARB_TIME_SLOT_8=18'b01,C_ARB_TIME_SLOT_9=18'b01000,C_ARB_TIME_SLOT_10=18'b01,C_ARB_TIME_SLOT_11=18'b01000,C_ARB_ALGORITHM=0,C_PORT_ENABLE=6'b011,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13125,C_MEM_TREFI=7800000,C_MEM_TRFC=160000,C_MEM_TRP=13125,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="2Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=14,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV4",C_MEM_DDR3_CAS_WR_LATE
NCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_MOBILE_PA_SR="FULL",C_MEM_MDDR_ODS="FULL",C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_P0_MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64)>.

Elaborating module
<mcb_ui_top(C_MEMCLK_PERIOD=3000,C_PORT_ENABLE=6'b011,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_ARB_ALGORITHM=0,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b01,C_ARB_TIME_SLOT_1=18'b01000,C_ARB_TIME_SLOT_2=18'b01,C_ARB_TIME_SLOT_3=18'b01000,C_ARB_TIME_SLOT_4=18'b01,C_ARB_TIME_SLOT_5=18'b01000,C_ARB_TIME_SLOT_6=18'b01,C_ARB_TIME_SLOT_7=18'b01000,C_ARB_TIME_SLOT_8=18'b01,C_ARB_TIME_SLOT_9=18'b01000,C_ARB_TIME_SLOT_10=18'b01,C_ARB_TIME_SLOT_11=18'b01000,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13125,C_MEM_TREFI=7800000,C_MEM_TRFC=160000,C_MEM_TRP=13125,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="2Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=14,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_
DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=10'b1000010000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_MC_CALIBRATION_CA=12'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64,C_MCB_USE_EXTERNAL_BUFPLL=1)>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=3000,C_PORT_ENABLE=6'b011,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_USR_INTERFACE_MODE="NATIVE",C_ARB_NUM_TIME_SLOTS=32'sb01100,C_ARB_TIME_SLOT_0=18'b111111111111010000,C_ARB_TIME_SLOT_1=18'b111111111111000010,C_ARB_TIME_SLOT_2=18'b111111111111010000,C_ARB_TIME_SLOT_3=18'b111111111111000010,C_ARB_TIME_SLOT_4=18'b111111111111010000,C_ARB_TIME_SLOT_5=18'b111111111111000010,C_ARB_TIME_SLOT_6=18'b111111111111010000,C_ARB_TIME_SLOT_7=18'b111111111111000010,C_ARB_TIME_SLOT_8=18'b111111111111010000,C_ARB_TIME_SLOT_9=18'b111111111111000010,C_ARB_TIME_SLOT_10=18'b111111111111010000,C_ARB_TIME_SLOT_11=18'b111111111111000010,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13125,C_MEM_TREFI=7800000,C_MEM_TRFC=160000,C_MEM_TRP=13125,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="2Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=14,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM
_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CA=12'b0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_P0_
MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64)>.
WARNING:HDLCompiler:872 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 688: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B64_B64",MEM_WIDTH=16,MEM_TYPE="DDR3",MEM_BURST_LEN=8,MEM_ADDR_ORDER="ROW_BANK_COLUMN",MEM_CAS_LATENCY=6,MEM_DDR3_CAS_LATENCY=6,MEM_DDR2_WRT_RECOVERY=5,MEM_DDR3_WRT_RECOVERY=32'sb0101,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="150OHMS",MEM_DDR3_RTT="DIV4",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=14,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01101,MEM_RCD_VAL=32'sb0101,MEM_REFI_VAL=32'sb0101000001111,MEM_RFC_VAL=32'sb0110110,MEM_RP_VAL=32'sb0101,MEM_WR_VAL=32'sb0101,MEM_RTP_VAL=4,MEM_WTR_VAL=4,CAL_BYPASS="NO",CAL_RA=16'b0,CAL_BA=3'b0,CAL_CA=12'b0,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=32'sb01100,ARB_TIME_SLOT_0=18'b111111111111010000,ARB_TIME_SLOT_1=18'b111111111111000010,ARB_TIME_SLOT_2=18'b111111111111010000,ARB_TIME_SLO
T_3=18'b111111111111000010,ARB_TIME_SLOT_4=18'b111111111111010000,ARB_TIME_SLOT_5=18'b111111111111000010,ARB_TIME_SLOT_6=18'b111111111111010000,ARB_TIME_SLOT_7=18'b111111111111000010,ARB_TIME_SLOT_8=18'b111111111111010000,ARB_TIME_SLOT_9=18'b111111111111000010,ARB_TIME_SLOT_10=18'b111111111111010000,ARB_TIME_SLOT_11=18'b111111111111000010)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 416: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 418: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\iodrp_controller.v" Line 186: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\iodrp_mcb_controller.v" Line 301: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\iodrp_mcb_controller.v" Line 312: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 451: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 601: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 723: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 749: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 780: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 942: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 946: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 992: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 1001: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" Line 826: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration_top.v" Line 219: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 865: Net <mig_p1_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 866: Net <mig_p1_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 867: Net <mig_p1_cmd_ra[14]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 868: Net <mig_p1_cmd_ba[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 869: Net <mig_p1_cmd_ca[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 871: Net <mig_p1_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 872: Net <mig_p1_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 896: Net <mig_p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 945: Net <mig_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 947: Net <mig_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 953: Net <mig_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v" Line 955: Net <mig_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 789: Assignment to sysclk_2x_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 790: Assignment to sysclk_2x_180_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 791: Assignment to pll_ce_0_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 792: Assignment to pll_ce_90_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 793: Assignment to pll_lock_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 986: Assignment to uo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 987: Assignment to uo_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 989: Assignment to uo_cmd_ready_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 990: Assignment to uo_refrsh_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 991: Assignment to uo_cal_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 992: Assignment to uo_sdo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 993: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1010: Assignment to s0_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1015: Assignment to s0_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1016: Assignment to s0_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1017: Assignment to s0_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1018: Assignment to s0_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1030: Assignment to s0_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1031: Assignment to s0_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1032: Assignment to s0_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1033: Assignment to s0_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1034: Assignment to s0_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1035: Assignment to s0_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1050: Assignment to s1_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1055: Assignment to s1_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1056: Assignment to s1_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1057: Assignment to s1_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1058: Assignment to s1_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1070: Assignment to s1_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1071: Assignment to s1_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1072: Assignment to s1_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1073: Assignment to s1_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1074: Assignment to s1_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1075: Assignment to s1_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1090: Assignment to s2_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1095: Assignment to s2_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1096: Assignment to s2_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1097: Assignment to s2_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1098: Assignment to s2_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1110: Assignment to s2_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1111: Assignment to s2_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1112: Assignment to s2_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1113: Assignment to s2_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1114: Assignment to s2_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1115: Assignment to s2_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1130: Assignment to s3_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1135: Assignment to s3_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1136: Assignment to s3_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1137: Assignment to s3_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1138: Assignment to s3_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1150: Assignment to s3_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1151: Assignment to s3_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1152: Assignment to s3_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1153: Assignment to s3_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1154: Assignment to s3_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1155: Assignment to s3_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1170: Assignment to s4_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1175: Assignment to s4_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1176: Assignment to s4_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1177: Assignment to s4_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1178: Assignment to s4_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1190: Assignment to s4_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1191: Assignment to s4_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1192: Assignment to s4_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1193: Assignment to s4_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1194: Assignment to s4_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1195: Assignment to s4_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1210: Assignment to s5_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1215: Assignment to s5_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1216: Assignment to s5_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1217: Assignment to s5_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1218: Assignment to s5_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1230: Assignment to s5_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1231: Assignment to s5_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1232: Assignment to s5_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1233: Assignment to s5_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1234: Assignment to s5_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 1235: Assignment to s5_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 437: Net <s0_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 438: Net <s0_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 439: Net <s0_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 440: Net <s0_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 441: Net <s0_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 442: Net <s0_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 443: Net <s0_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 444: Net <s0_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 445: Net <s0_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 446: Net <s0_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 447: Net <s0_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 448: Net <s0_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 450: Net <s0_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 451: Net <s0_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 452: Net <s0_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 453: Net <s0_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 458: Net <s0_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 459: Net <s0_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 460: Net <s0_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 461: Net <s0_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 462: Net <s0_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 463: Net <s0_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 464: Net <s0_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 465: Net <s0_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 466: Net <s0_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 467: Net <s0_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 468: Net <s0_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 475: Net <s0_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 477: Net <s1_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 478: Net <s1_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 479: Net <s1_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 480: Net <s1_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 481: Net <s1_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 482: Net <s1_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 483: Net <s1_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 484: Net <s1_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 485: Net <s1_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 486: Net <s1_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 487: Net <s1_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 488: Net <s1_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 490: Net <s1_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 491: Net <s1_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 492: Net <s1_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 493: Net <s1_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 498: Net <s1_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 499: Net <s1_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 500: Net <s1_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 501: Net <s1_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 502: Net <s1_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 503: Net <s1_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 504: Net <s1_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 505: Net <s1_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 506: Net <s1_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 507: Net <s1_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 508: Net <s1_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 515: Net <s1_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 517: Net <s2_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 518: Net <s2_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 519: Net <s2_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 520: Net <s2_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 521: Net <s2_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 522: Net <s2_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 523: Net <s2_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 524: Net <s2_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 525: Net <s2_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 526: Net <s2_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 527: Net <s2_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 528: Net <s2_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 530: Net <s2_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 531: Net <s2_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 532: Net <s2_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 533: Net <s2_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 538: Net <s2_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 539: Net <s2_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 540: Net <s2_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 541: Net <s2_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 542: Net <s2_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 543: Net <s2_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 544: Net <s2_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 545: Net <s2_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 546: Net <s2_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 547: Net <s2_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 548: Net <s2_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 555: Net <s2_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 557: Net <s3_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 558: Net <s3_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 559: Net <s3_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 560: Net <s3_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 561: Net <s3_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 562: Net <s3_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 563: Net <s3_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 564: Net <s3_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 565: Net <s3_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 566: Net <s3_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 567: Net <s3_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 568: Net <s3_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 570: Net <s3_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 571: Net <s3_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 572: Net <s3_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 573: Net <s3_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 578: Net <s3_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 579: Net <s3_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 580: Net <s3_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 581: Net <s3_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 582: Net <s3_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 583: Net <s3_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 584: Net <s3_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 585: Net <s3_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 586: Net <s3_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 587: Net <s3_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 588: Net <s3_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 595: Net <s3_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 597: Net <s4_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 598: Net <s4_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 599: Net <s4_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 600: Net <s4_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 601: Net <s4_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 602: Net <s4_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 603: Net <s4_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 604: Net <s4_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 605: Net <s4_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 606: Net <s4_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 607: Net <s4_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 608: Net <s4_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 610: Net <s4_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 611: Net <s4_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 612: Net <s4_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 613: Net <s4_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 618: Net <s4_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 619: Net <s4_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 620: Net <s4_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 621: Net <s4_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 622: Net <s4_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 623: Net <s4_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 624: Net <s4_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 625: Net <s4_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 626: Net <s4_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 627: Net <s4_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 628: Net <s4_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 635: Net <s4_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 637: Net <s5_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 638: Net <s5_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 639: Net <s5_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 640: Net <s5_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 641: Net <s5_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 642: Net <s5_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 643: Net <s5_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 644: Net <s5_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 645: Net <s5_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 646: Net <s5_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 647: Net <s5_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 648: Net <s5_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 650: Net <s5_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 651: Net <s5_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 652: Net <s5_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 653: Net <s5_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 658: Net <s5_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 659: Net <s5_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 660: Net <s5_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 661: Net <s5_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 662: Net <s5_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 663: Net <s5_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 664: Net <s5_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 665: Net <s5_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 666: Net <s5_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 667: Net <s5_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 668: Net <s5_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" Line 675: Net <s5_axi_rready> does not have a driver.
WARNING:HDLCompiler:552 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" Line 394: Input port p2_cmd_clk is not connected on this instance
WARNING:HDLCompiler:552 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" Line 281: Input port c3_p1_cmd_clk is not connected on this instance
Going to vhdl side to elaborate module common_std_logic_vector_delay

Elaborating entity <common_std_logic_vector_delay> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\common_std_logic_vector_delay.vhd" Line 58: Range is empty (null range)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module common_std_logic_vector_delay

Elaborating entity <common_std_logic_vector_delay> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:758 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\common_std_logic_vector_delay.vhd" Line 6: Replacing existing netlist common_std_logic_vector_delay(27,1)(rtl)
Back to verilog to continue elaboration

Elaborating module <vga_out_io>.

Elaborating module <ODDR2_group(DATA_BITS=12)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <ODDR2_group(DATA_BITS=3)>.

Elaborating module <cvbs_fifo>.
WARNING:HDLCompiler:1499 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\par_xilinx\ipcore_dir\cvbs_fifo.v" Line 39: Empty module <cvbs_fifo> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" Line 506: Assignment to empty ignored, since the identifier is never used

Elaborating module <udp>.

Elaborating module <ipsend>.
WARNING:HDLCompiler:413 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\ethernet\ipsend.v" Line 129: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <crc>.
WARNING:HDLCompiler:1127 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\ethernet\udp.v" Line 63: Assignment to crcnext ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" Line 392: Input port ch1_rd_burst_req is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v".
        H_ACTIVE = 16'b0000011110000000
        H_FP = 16'b0000000001011000
        H_SYNC = 16'b0000000000101100
        H_BP = 16'b0000000010010100
        V_ACTIVE = 16'b0000010000111000
        V_FP = 16'b0000000000000100
        V_SYNC = 16'b0000000000000101
        V_BP = 16'b0000000000100100
        H_TOTAL = 16'b0000100010011000
        V_TOTAL = 16'b0000010001100101
        VCH_NUM = 1
        CH0 = 1
        MEM_DATA_BITS = 64
WARNING:Xst:2898 - Port 'ch1_rd_burst_len', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch1_rd_burst_addr', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch2_rd_burst_len', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch2_rd_burst_addr', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch3_rd_burst_len', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch3_rd_burst_addr', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch1_wr_burst_len', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch1_wr_burst_addr', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch1_wr_burst_data', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch2_wr_burst_len', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch2_wr_burst_addr', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch2_wr_burst_data', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch3_wr_burst_len', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch3_wr_burst_addr', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch3_wr_burst_data', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch1_rd_burst_req', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch2_rd_burst_req', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch3_rd_burst_req', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch1_wr_burst_req', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch2_wr_burst_req', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:2898 - Port 'ch3_wr_burst_req', unconnected in block instance 'mem_ctrl_m0', is tied to GND.
WARNING:Xst:647 - Input <scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_rxer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_txc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 212: Output port <c0> of the instance <pll_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 212: Output port <LOCKED> of the instance <pll_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 278: Output port <o_itu_656_clk> of the instance <sd_source_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 299: Output port <hs> of the instance <bt656_decode_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch1_rd_burst_data> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch2_rd_burst_data> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch3_rd_burst_data> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch1_rd_burst_data_valid> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch1_rd_burst_finish> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch2_rd_burst_data_valid> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch2_rd_burst_finish> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch3_rd_burst_data_valid> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch3_rd_burst_finish> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch1_wr_burst_data_req> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch1_wr_burst_finish> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch2_wr_burst_data_req> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch2_wr_burst_finish> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch3_wr_burst_data_req> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <ch3_wr_burst_finish> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 392: Output port <calib_done> of the instance <mem_ctrl_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\top.v" line 497: Output port <empty> of the instance <cvbs_fifo_inst> is unconnected or connected to loadless signal.
Always blocking tristate driving signal <sda> is removed.
    Found 3-bit register for signal <video_sel_cnt>.
    Found 8-bit register for signal <vin_ch0_data>.
    Found 11-bit register for signal <frame_index>.
    Found 1-bit register for signal <rd_en_now>.
    Found 1-bit register for signal <rd_en_pre>.
    Found 1-bit register for signal <DB_key_d0>.
    Found 3-bit adder for signal <video_sel_cnt[2]_GND_1_o_add_16_OUT> created at line 260.
    Found 11-bit adder for signal <frame_index[10]_GND_1_o_add_32_OUT> created at line 525.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <reset>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\reset.v".
    Found 1-bit register for signal <rst_n_reg>.
    Found 16-bit register for signal <cnt>.
    Found 16-bit adder for signal <cnt[15]_GND_3_o_add_2_OUT> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <reset> synthesized.

Synthesizing Unit <pll>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\pll.v".
    Summary:
	no macro.
Unit <pll> synthesized.

Synthesizing Unit <clock_out>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\clock_out.v".
    Summary:
	no macro.
Unit <clock_out> synthesized.

Synthesizing Unit <clock_in>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\clock_in.v".
    Summary:
	no macro.
Unit <clock_in> synthesized.

Synthesizing Unit <DeBounce>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\DeBounce.v".
        N = 11
    Found 1-bit register for signal <DFF2>.
    Found 11-bit register for signal <q_reg>.
    Found 1-bit register for signal <DB_out>.
    Found 1-bit register for signal <DFF1>.
    Found 11-bit adder for signal <q_reg[10]_GND_11_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <DeBounce> synthesized.

Synthesizing Unit <demux>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\demux.v".
    Found 8-bit register for signal <vin_data_d0>.
    Found 2-bit register for signal <vin_cnt_d0>.
    Found 8-bit register for signal <data0>.
    Found 8-bit register for signal <data1>.
    Found 8-bit register for signal <data2>.
    Found 8-bit register for signal <data3>.
    Found 8-bit register for signal <data0_d0>.
    Found 8-bit register for signal <data1_d0>.
    Found 8-bit register for signal <data2_d0>.
    Found 8-bit register for signal <data3_d0>.
    Found 8-bit register for signal <data0_d1>.
    Found 8-bit register for signal <data0_d2>.
    Found 8-bit register for signal <data0_d3>.
    Found 8-bit register for signal <data0_d4>.
    Found 4-bit register for signal <data0_id>.
    Found 8-bit register for signal <vout_data_ch0>.
    Found 8-bit register for signal <vout_data_ch1>.
    Found 8-bit register for signal <vout_data_ch2>.
    Found 8-bit register for signal <vout_data_ch3>.
    Found 2-bit register for signal <vin_cnt>.
    Found 2-bit adder for signal <vin_cnt[1]_GND_12_o_add_1_OUT> created at line 31.
    Found 8-bit 4-to-1 multiplexer for signal <_n0095> created at line 103.
    Found 8-bit 4-to-1 multiplexer for signal <_n0105> created at line 103.
    Found 8-bit 4-to-1 multiplexer for signal <_n0115> created at line 103.
    Found 8-bit 4-to-1 multiplexer for signal <_n0125> created at line 103.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 144 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <demux> synthesized.

Synthesizing Unit <sd_source>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\sd_source.v".
        H_FP_13b = 13'b0000000000100
        H_SYNC_13b = 13'b0000100011000
        H_BP_13b = 13'b0000000000100
        H_ACTIVE_13b = 13'b0010110100000
        H_TOTAL_13b = 13'b0011011000000
        V_BLANK_13b = 13'b0000000011001
        V_ACTIVE_13b = 13'b0000100100000
        V_TOTAL_13b = 13'b0000100111001
        EVEN_BLANK_EAV_8b = 8'b10110110
        EVEN_BLANK_SAV_8b = 8'b10101011
        EVEN_ACTIVE_EAV_8b = 8'b10011101
        EVEN_ACTIVE_SAV_8b = 8'b10000000
        ODD_BLANK_EAV_8b = 8'b11110001
        ODD_BLANK_SAV_8b = 8'b11101100
        ODD_ACTIVE_EAV_8b = 8'b11011010
        ODD_ACTIVE_SAV_8b = 8'b11000111
        WHITE_Y_8B = 8'b10110100
        WHITE_CB_8B = 8'b10000000
        WHITE_CR_8B = 8'b10000000
        YELLOW_Y_8B = 8'b10100010
        YELLOW_CB_8B = 8'b00101100
        YELLOW_CR_8B = 8'b10001110
        CYAN_Y_8B = 8'b10000011
        CYAN_CB_8B = 8'b10011100
        CYAN_CR_8B = 8'b00101100
        GREEN_Y_8B = 8'b01110000
        GREEN_CB_8B = 8'b01001000
        GREEN_CR_8B = 8'b00111010
        MAGENTA_Y_8B = 8'b01010100
        MAGENTA_CB_8B = 8'b10111000
        MAGENTA_CR_8B = 8'b11000110
        RED_Y_8B = 8'b01000001
        RED_CB_8B = 8'b01100100
        RED_CR_8B = 8'b11010100
        BLUE_Y_8B = 8'b00100011
        BLUE_CB_8B = 8'b11010100
        BLUE_CR_8B = 8'b01110010
        BLACK_Y_8B = 8'b00010000
        BLACK_CB_8B = 8'b10000000
        BLACK_CR_8B = 8'b10000000
    Register <mode_3_x_pos_active_temp_13b> equivalent to <mode_0_x_pos_active_temp_13b> has been removed
    Register <mode_1_x_pos_active_temp_13b> equivalent to <mode_0_x_pos_active_temp_13b> has been removed
    Found 13-bit register for signal <v_cnt_13b>.
    Found 1-bit register for signal <F_odd_even_flag>.
    Found 13-bit register for signal <h_cnt_delay_13b>.
    Found 1-bit register for signal <F_odd_even_flag_delay>.
    Found 1-bit register for signal <v_sync>.
    Found 1-bit register for signal <v_sync_delay>.
    Found 11-bit register for signal <frm_offset_11b>.
    Found 1-bit register for signal <h_fp>.
    Found 1-bit register for signal <h_sync>.
    Found 1-bit register for signal <h_bp>.
    Found 1-bit register for signal <v_active>.
    Found 12-bit register for signal <mode_0_x_pos_active_temp_13b<12:1>>.
    Found 8-bit register for signal <mode_0_y_pos_active_13b<7:0>>.
    Found 13-bit register for signal <mode_0_x_pos_active_offset_13b>.
    Found 8-bit register for signal <mode_0_y_8b>.
    Found 8-bit register for signal <h_flag_8b>.
    Found 8-bit register for signal <mode_1_y_8b>.
    Found 8-bit register for signal <mode_1_cb_8b>.
    Found 8-bit register for signal <mode_1_cr_8b>.
    Found 13-bit register for signal <mode_2_y_pos_active_13b>.
    Found 8-bit register for signal <v_flag_8b>.
    Found 8-bit register for signal <mode_2_y_8b>.
    Found 8-bit register for signal <mode_2_cb_8b>.
    Found 8-bit register for signal <mode_2_cr_8b>.
    Found 1-bit register for signal <mode_3_y_pos_active_13b<6>>.
    Found 1-bit register for signal <color_judge>.
    Found 8-bit register for signal <mode_3_y_8b>.
    Found 8-bit register for signal <y_8b>.
    Found 8-bit register for signal <cb_8b>.
    Found 8-bit register for signal <cr_8b>.
    Found 8-bit register for signal <o_itu_656_data_8b>.
    Found 13-bit register for signal <h_cnt_13b>.
    Found 12-bit subtractor for signal <n0296[11:0]> created at line 166.
    Found 13-bit adder for signal <h_cnt_13b[12]_GND_13_o_add_2_OUT> created at line 88.
    Found 13-bit adder for signal <v_cnt_13b[12]_GND_13_o_add_8_OUT> created at line 102.
    Found 11-bit adder for signal <frm_offset_11b[10]_GND_13_o_add_19_OUT> created at line 133.
    Found 13-bit adder for signal <mode_0_x_pos_active_13b[12]_GND_13_o_add_37_OUT> created at line 174.
    Found 8-bit adder for signal <mode_0_x_pos_active_offset_13b[7]_mode_0_y_pos_active_13b[7]_add_40_OUT> created at line 179.
    Found 1-bit adder for signal <mode_3_x_pos_active_13b[6]_mode_3_y_pos_active_13b[6]_add_144_OUT<0>> created at line 424.
    Found 13-bit subtractor for signal <n0295> created at line 165.
    Found 4x8-bit Read Only RAM for signal <_n0403>
    Found 8-bit 4-to-1 multiplexer for signal <h_cnt_delay_13b[1]_y_8b[7]_wide_mux_238_OUT> created at line 635.
    Found 13-bit comparator greater for signal <h_cnt_13b[12]_GND_13_o_LessThan_24_o> created at line 145
    Found 13-bit comparator greater for signal <h_cnt_13b[12]_GND_13_o_LessThan_26_o> created at line 146
    Found 13-bit comparator greater for signal <h_cnt_13b[12]_GND_13_o_LessThan_28_o> created at line 147
    Found 13-bit comparator lessequal for signal <n0035> created at line 149
    WARNING:Xst:2404 -  FFs/Latches <mode_0_cb_8b<1:1>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_0_cb_8b<1:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_0_cr_8b<7:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_0_cr_8b<7:1>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_1st_16b<1:9>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_1st_16b<9:9>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_1st_16b<9:9>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_1st_16b<9:10>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_1st_16b<10:10>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_1st_16b<10:10>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_1st_16b<10:10>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_2nd_16b<1:8>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_2nd_16b<8:8>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_2nd_16b<8:8>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_2nd_16b<8:9>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_2nd_16b<9:9>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_2nd_16b<9:9>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_2nd_16b<9:10>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_3rd_16b<1:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_3rd_16b<7:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_3rd_16b<7:10>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_3rd_16b<10:12>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_3rd_16b<12:12>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_4th_16b<1:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_4th_16b<7:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_4th_16b<7:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_4th_16b<7:8>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_4th_16b<8:8>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_4th_16b<8:8>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_4th_16b<8:10>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_5th_16b<1:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_5th_16b<7:9>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_5th_16b<9:12>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_5th_16b<12:12>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_5th_16b<12:12>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_6th_16b<1:6>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_6th_16b<6:6>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_6th_16b<6:9>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_6th_16b<9:11>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_6th_16b<11:12>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_7th_16b<1:6>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_7th_16b<6:6>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_7th_16b<6:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_7th_16b<7:9>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_7th_16b<9:9>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_7th_16b<9:10>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_7th_16b<10:10>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_8th_16b<1:6>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_8th_16b<6:6>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_8th_16b<6:6>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_8th_16b<6:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_8th_16b<7:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_8th_16b<7:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <h_bound_8th_16b<7:10>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_1st_16b<1:9>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_1st_16b<9:9>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_1st_16b<9:10>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_1st_16b<10:10>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_1st_16b<10:12>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_2nd_16b<1:8>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_2nd_16b<8:8>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_2nd_16b<8:9>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_2nd_16b<9:9>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_2nd_16b<9:12>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_3rd_16b<1:8>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_3rd_16b<8:9>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_3rd_16b<9:9>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_3rd_16b<9:10>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_3rd_16b<10:12>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_4th_16b<1:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_4th_16b<7:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_4th_16b<7:8>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_4th_16b<8:8>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_4th_16b<8:12>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_5th_16b<15:9>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_5th_16b<9:9>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_5th_16b<9:9>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_5th_16b<9:8>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_5th_16b<8:8>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_5th_16b<8:8>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_5th_16b<8:6>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_6th_16b<1:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_6th_16b<7:8>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_6th_16b<8:8>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_6th_16b<8:9>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_6th_16b<9:12>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_7th_16b<1:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_7th_16b<7:12>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_7th_16b<12:14>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_8th_16b<1:6>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_8th_16b<6:6>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_8th_16b<6:7>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_8th_16b<7:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <v_bound_8th_16b<7:12>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_3_cb_8b<7:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_3_cb_8b<7:1>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_3_cr_8b<7:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_3_cr_8b<7:1>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_y_8b<1:2>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_y_8b<2:2>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_y_8b<2:4>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_y_8b<4:5>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cb_8b<1:2>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cb_8b<2:2>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cb_8b<2:2>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cb_8b<2:2>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cb_8b<2:2>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cb_8b<2:3>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cr_8b<1:1>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cr_8b<1:3>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cr_8b<3:4>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cr_8b<4:4>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_4_cr_8b<4:4>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_5_y_8b<1:3>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_5_y_8b<3:3>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_5_y_8b<3:6>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_5_cb_8b<7:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_5_cb_8b<7:1>> (without init value) have a constant value of 0 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_5_cr_8b<7:7>> (without init value) have a constant value of 1 in block <sd_source>.
    WARNING:Xst:2404 -  FFs/Latches <mode_5_cr_8b<7:1>> (without init value) have a constant value of 0 in block <sd_source>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred 131 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <sd_source> synthesized.

Synthesizing Unit <bt656_decode>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\bt656_decode.v".
    Found 8-bit register for signal <bt656_in_d1>.
    Found 8-bit register for signal <bt656_in_d2>.
    Found 8-bit register for signal <bt656_in_d3>.
    Found 8-bit register for signal <bt656_in_d4>.
    Found 16-bit register for signal <yc_data_tmp_d0>.
    Found 16-bit register for signal <yc_data_tmp_d1>.
    Found 16-bit register for signal <yc_data_tmp_d2>.
    Found 16-bit register for signal <yc_data_tmp_d3>.
    Found 1-bit register for signal <de_t_d0>.
    Found 1-bit register for signal <de_t_d1>.
    Found 1-bit register for signal <de_t_d2>.
    Found 1-bit register for signal <de_t_d3>.
    Found 1-bit register for signal <de_p>.
    Found 12-bit register for signal <pixel_cnt>.
    Found 1-bit register for signal <hs_reg>.
    Found 1-bit register for signal <vs_reg>.
    Found 1-bit register for signal <vs_reg_d0>.
    Found 1-bit register for signal <field_reg>.
    Found 12-bit register for signal <y_cnt>.
    Found 1-bit register for signal <is_pal>.
    Found 8-bit register for signal <bt656_in_d0>.
    Found 12-bit adder for signal <pixel_cnt[11]_GND_14_o_add_19_OUT> created at line 94.
    Found 12-bit adder for signal <y_cnt[11]_GND_14_o_add_27_OUT> created at line 131.
    Found 12-bit comparator greater for signal <GND_14_o_y_cnt[11]_LessThan_33_o> created at line 139
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <bt656_decode> synthesized.

Synthesizing Unit <video_pro>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\video_pro.v".
        MEM_DATA_BITS = 64
        INTERLACE = 1
WARNING:Xst:2898 - Port 'wr_max_line', unconnected in block instance 'vout_pro_m0', is tied to GND.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\video_pro.v" line 58: Output port <wr_max_line> of the instance <vin_pro_m0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <video_pro> synthesized.

Synthesizing Unit <vin_pro>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v".
        MEM_DATA_BITS = 64
        INTERLACE = 1
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" line 115: Output port <rdusedw> of the instance <buffer_f> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" line 115: Output port <wrusedw> of the instance <buffer_f> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" line 115: Output port <wrfull> of the instance <buffer_f> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_pro.v" line 115: Output port <rdvalid> of the instance <buffer_f> is unconnected or connected to loadless signal.
    Register <vs_d0> equivalent to <vs_vclk_d0> has been removed
    Register <vs_d1> equivalent to <vs_vclk_d1> has been removed
    Found 1-bit register for signal <frame_flag>.
    Found 1-bit register for signal <vs_vclk_d0>.
    Found 1-bit register for signal <vs_vclk_d1>.
    Found 12-bit register for signal <vin_x_cnt>.
    Found 12-bit register for signal <vin_y_cnt>.
    Found 1-bit register for signal <buffer_f_wrreq>.
    Found 16-bit register for signal <buffer_f_data>.
    Found 1-bit register for signal <vfb_vin_de>.
    Found 12-bit adder for signal <vin_x_cnt[11]_GND_16_o_add_4_OUT> created at line 66.
    Found 12-bit adder for signal <vin_y_cnt[11]_GND_16_o_add_12_OUT> created at line 80.
    Found 12-bit comparator equal for signal <vin_y_cnt[11]_s_height[11]_equal_12_o> created at line 77
    Found 12-bit comparator greater for signal <clipper_left[11]_vin_x_cnt[11]_LessThan_19_o> created at line 87
    Found 12-bit comparator lessequal for signal <n0024> created at line 87
    Found 12-bit comparator greater for signal <clipper_top[11]_vin_y_cnt[11]_LessThan_22_o> created at line 88
    Found 12-bit comparator lessequal for signal <n0030> created at line 88
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vin_pro> synthesized.

Synthesizing Unit <lite_fifo_1>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\lite_fifo.v".
        COMMON_CLOCK = 1
        ADDR_WIDTH = 9
        DATA_WIDTH = 16
        USE_RAM_OUTPUT_REGISTER = 0
    Found 1-bit register for signal <rdvalid>.
    Found 1-bit register for signal <wrfull>.
    Found 10-bit register for signal <wrptr_b_rd>.
    Found 10-bit register for signal <rdusedw>.
    Found 10-bit register for signal <wrptr_b_wr>.
    Found 10-bit register for signal <wrusedw>.
    Found 10-bit register for signal <rdptr_b_rd>.
    Found 1-bit register for signal <ra_held>.
    Found 1-bit register for signal <rdempty>.
    Found 16-bit register for signal <q_reg>.
    Found 10-bit subtractor for signal <wrptr_b_rd[9]_rdptr_b_rd_next[9]_sub_8_OUT> created at line 150.
    Found 10-bit subtractor for signal <wrptr_b_wr_next[9]_rdptr_b_rd[9]_sub_22_OUT> created at line 225.
    Found 10-bit adder for signal <rdptr_b_rd[9]_GND_17_o_add_3_OUT> created at line 86.
    Found 10-bit adder for signal <wrptr_b_wr[9]_GND_17_o_add_19_OUT> created at line 188.
    Found 10-bit comparator not equal for signal <n0001> created at line 83
    Found 10-bit comparator equal for signal <wrptr_b_rd[9]_rdptr_b_rd_next[9]_equal_10_o> created at line 151
    Found 9-bit comparator not equal for signal <n0019> created at line 184
    Found 1-bit comparator equal for signal <rdptr_b_rd[9]_wrptr_b_wr[9]_equal_19_o> created at line 185
    Found 9-bit comparator equal for signal <rdptr_b_rd[8]_wrptr_b_wr_next[8]_equal_23_o> created at line 227
    Found 1-bit comparator not equal for signal <n0028> created at line 228
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <lite_fifo_1> synthesized.

Synthesizing Unit <dp_ram_1>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\dp_ram.v".
        DATA_WIDTH = 16
        MEM_SIZE = 512
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 512x16-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <dp_ram_1> synthesized.

Synthesizing Unit <vin_frame_buffer_ctrl>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_frame_buffer_ctrl.v".
        MEM_DATA_BITS = 64
        INTERLACE = 1
WARNING:Xst:647 - Input <vin_height> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_frame_buffer_ctrl.v" line 79: Output port <rdempty> of the instance <vin_frame_buffer_ctrl_fifo_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_frame_buffer_ctrl.v" line 79: Output port <wrfull> of the instance <vin_frame_buffer_ctrl_fifo_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vin_frame_buffer_ctrl.v" line 79: Output port <rdvalid> of the instance <vin_frame_buffer_ctrl_fifo_m0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <vin_vs_d0>.
    Found 1-bit register for signal <vin_vs_d1>.
    Found 1-bit register for signal <frame_flag_vin>.
    Found 12-bit register for signal <data_cnt>.
    Found 16-bit register for signal <pixel0>.
    Found 16-bit register for signal <pixel1>.
    Found 16-bit register for signal <pixel2>.
    Found 16-bit register for signal <pixel3>.
    Found 1-bit register for signal <fifo_wr_req>.
    Found 10-bit register for signal <byte_per_line>.
    Found 24-bit register for signal <wr_burst_addr>.
    Found 1-bit register for signal <vin_vs_mem_clk_d0>.
    Found 1-bit register for signal <vin_vs_mem_clk_d1>.
    Found 1-bit register for signal <frame_flag>.
    Found 3-bit register for signal <burst_state>.
    Found 12-bit register for signal <wr_max_line>.
    Found 12-bit register for signal <burst_line>.
    Found 2-bit register for signal <frame_addr>.
    Found 10-bit register for signal <remain_len>.
    Found 10-bit register for signal <wr_burst_len>.
    Found 1-bit register for signal <wr_burst_req>.
    Found 1-bit register for signal <fifo_afull>.
    Found finite state machine <FSM_0> for signal <burst_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | mem_clk (rising_edge)                          |
    | Reset              | frame_flag (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <remain_len[9]_GND_20_o_sub_56_OUT> created at line 222.
    Found 10-bit subtractor for signal <remain_len[9]_GND_20_o_sub_75_OUT> created at line 277.
    Found 12-bit adder for signal <data_cnt[11]_GND_20_o_add_7_OUT> created at line 110.
    Found 24-bit adder for signal <wr_burst_addr[23]_GND_20_o_add_42_OUT> created at line 183.
    Found 12-bit adder for signal <burst_line[11]_GND_20_o_add_63_OUT> created at line 250.
    Found 2-bit adder for signal <frame_addr[1]_GND_20_o_add_67_OUT> created at line 260.
    Found 8-bit comparator greater for signal <PWR_21_o_wrusedw[7]_LessThan_2_o> created at line 66
    Found 8-bit comparator greater for signal <PWR_21_o_rdusedw[7]_LessThan_50_o> created at line 208
    Found 8-bit comparator lessequal for signal <n0061> created at line 222
    Found 10-bit comparator greater for signal <n0063> created at line 222
    Found 10-bit comparator lessequal for signal <n0066> created at line 222
    Found 10-bit comparator greater for signal <remain_len[9]_GND_20_o_LessThan_74_o> created at line 274
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <vin_frame_buffer_ctrl> synthesized.

Synthesizing Unit <lite_fifo_2>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\lite_fifo.v".
        COMMON_CLOCK = 0
        ADDR_WIDTH = 8
        DATA_WIDTH = 64
        USE_RAM_OUTPUT_REGISTER = 0
    Found 1-bit register for signal <rdvalid>.
    Found 1-bit register for signal <wrfull>.
    Found 9-bit register for signal <rdptr_g_rd>.
    Found 9-bit register for signal <wrptr_g_rd1>.
    Found 9-bit register for signal <wrptr_g_rd2>.
    Found 9-bit register for signal <wrptr_b_rd>.
    Found 9-bit register for signal <rdusedw>.
    Found 9-bit register for signal <wrptr_b_wr>.
    Found 9-bit register for signal <wrptr_g_wr>.
    Found 9-bit register for signal <rdptr_g_wr1>.
    Found 9-bit register for signal <rdptr_g_wr2>.
    Found 9-bit register for signal <rdptr_b_wr>.
    Found 9-bit register for signal <wrusedw>.
    Found 9-bit register for signal <rdptr_b_rd>.
    Found 1-bit register for signal <ra_held>.
    Found 1-bit register for signal <rdempty>.
    Found 64-bit register for signal <q_reg>.
    Found 9-bit subtractor for signal <wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT> created at line 150.
    Found 9-bit subtractor for signal <wrptr_b_wr_next[8]_rdptr_b_wr[8]_sub_21_OUT> created at line 239.
    Found 9-bit adder for signal <rdptr_b_rd[8]_GND_21_o_add_3_OUT> created at line 86.
    Found 9-bit adder for signal <wrptr_b_wr[8]_GND_21_o_add_18_OUT> created at line 169.
    Found 9-bit comparator not equal for signal <n0001> created at line 83
    Found 9-bit comparator equal for signal <wrptr_b_rd[8]_rdptr_b_rd_next[8]_equal_9_o> created at line 151
    Found 8-bit comparator not equal for signal <n0038> created at line 165
    Found 1-bit comparator equal for signal <rdptr_b_wr[8]_wrptr_b_wr[8]_equal_18_o> created at line 166
    Found 8-bit comparator equal for signal <rdptr_b_wr[7]_wrptr_b_wr_next[7]_equal_22_o> created at line 241
    Found 1-bit comparator not equal for signal <n0063> created at line 242
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 176 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <lite_fifo_2> synthesized.

Synthesizing Unit <dp_ram_2>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\dp_ram.v".
        DATA_WIDTH = 64
        MEM_SIZE = 256
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 256x64-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <dp_ram_2> synthesized.

Synthesizing Unit <vout_pro>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v".
        MEM_DATA_BITS = 64
        WITDH_2K = 0
WARNING:Xst:2898 - Port 'hs_i', unconnected in block instance 'YUV422_2YUV444_u1', is tied to GND.
WARNING:Xst:2898 - Port 'vs_i', unconnected in block instance 'YUV422_2YUV444_u1', is tied to GND.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" line 133: Output port <rdusedw> of the instance <out_buff0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" line 133: Output port <rdempty> of the instance <out_buff0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" line 133: Output port <wrfull> of the instance <out_buff0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" line 133: Output port <rdvalid> of the instance <out_buff0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" line 160: Output port <de_o> of the instance <YUV422_2YUV444_u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" line 160: Output port <hs_o> of the instance <YUV422_2YUV444_u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_pro.v" line 160: Output port <vs_o> of the instance <YUV422_2YUV444_u1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <vs_d0>.
    Found 1-bit register for signal <vs_d1>.
    Found 1-bit register for signal <frame_flag>.
    Found 1-bit register for signal <pixel_rd_req_d0>.
    Found 9-bit comparator greater for signal <scaler_fifo_afull> created at line 120
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <vout_pro> synthesized.

Synthesizing Unit <vout_frame_buffer_ctrl>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_frame_buffer_ctrl.v".
        MEM_DATA_BITS = 64
        WITDH_2K = 0
WARNING:Xst:647 - Input <vout_height> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_max_line> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_frame_buffer_ctrl.v" line 70: Output port <rd_data_count> of the instance <vout_frame_buffer_ctrlfifo_256_64i_16o_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_frame_buffer_ctrl.v" line 70: Output port <full> of the instance <vout_frame_buffer_ctrlfifo_256_64i_16o_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_frame_buffer_ctrl.v" line 103: Output port <rdusedw> of the instance <vout_frame_buffer_ctrl_fifo_256_16_m1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_frame_buffer_ctrl.v" line 103: Output port <wrfull> of the instance <vout_frame_buffer_ctrl_fifo_256_16_m1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_frame_buffer_ctrl.v" line 103: Output port <rdvalid> of the instance <vout_frame_buffer_ctrl_fifo_256_16_m1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mem_rd_buf_wren>.
    Found 1-bit register for signal <data_fifo_full>.
    Found 1-bit register for signal <data_fifo_full_d0>.
    Found 10-bit register for signal <byte_per_line>.
    Found 24-bit register for signal <rd_burst_addr>.
    Found 1-bit register for signal <vout_vs_mem_clk_d0>.
    Found 1-bit register for signal <vout_vs_mem_clk_d1>.
    Found 1-bit register for signal <frame_flag>.
    Found 3-bit register for signal <burst_state>.
    Found 12-bit register for signal <wait_time>.
    Found 12-bit register for signal <burst_line>.
    Found 2-bit register for signal <rd_frame_addr>.
    Found 10-bit register for signal <remain_len>.
    Found 10-bit register for signal <rd_burst_len>.
    Found 1-bit register for signal <rd_burst_req>.
    Found 1-bit register for signal <mem_buf_rd_req_d0>.
    Found finite state machine <FSM_1> for signal <burst_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | mem_clk (rising_edge)                          |
    | Reset              | frame_flag (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 101                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <wr_frame_addr[1]_GND_25_o_sub_61_OUT> created at line 304.
    Found 10-bit subtractor for signal <remain_len[9]_GND_25_o_sub_68_OUT> created at line 320.
    Found 24-bit adder for signal <rd_burst_addr[23]_GND_25_o_add_22_OUT> created at line 187.
    Found 12-bit adder for signal <wait_time[11]_GND_25_o_add_40_OUT> created at line 247.
    Found 12-bit adder for signal <burst_line[11]_GND_25_o_add_56_OUT> created at line 294.
    Found 9-bit comparator greater for signal <GND_25_o_fif0_8_16_wrusedw[8]_LessThan_3_o> created at line 119
    Found 12-bit comparator greater for signal <GND_25_o_wait_time[11]_LessThan_45_o> created at line 257
    Found 8-bit comparator greater for signal <wrusedw[7]_GND_25_o_LessThan_51_o> created at line 276
    Found 10-bit comparator greater for signal <remain_len[9]_GND_25_o_LessThan_67_o> created at line 317
    Found 10-bit comparator greater for signal <GND_25_o_remain_len[9]_LessThan_75_o> created at line 331
    WARNING:Xst:2404 -  FFs/Latches <data_dirty_flag<0:0>> (without init value) have a constant value of 0 in block <vout_frame_buffer_ctrl>.
    WARNING:Xst:2404 -  FFs/Latches <data_dirty<0:0>> (without init value) have a constant value of 0 in block <vout_frame_buffer_ctrl>.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <vout_frame_buffer_ctrl> synthesized.

Synthesizing Unit <lite_fifo_3>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\lite_fifo.v".
        COMMON_CLOCK = 1
        ADDR_WIDTH = 8
        DATA_WIDTH = 16
        USE_RAM_OUTPUT_REGISTER = 0
    Found 1-bit register for signal <rdvalid>.
    Found 1-bit register for signal <wrfull>.
    Found 9-bit register for signal <wrptr_b_rd>.
    Found 9-bit register for signal <rdusedw>.
    Found 9-bit register for signal <wrptr_b_wr>.
    Found 9-bit register for signal <wrusedw>.
    Found 9-bit register for signal <rdptr_b_rd>.
    Found 1-bit register for signal <ra_held>.
    Found 1-bit register for signal <rdempty>.
    Found 16-bit register for signal <q_reg>.
    Found 9-bit subtractor for signal <wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_8_OUT> created at line 150.
    Found 9-bit subtractor for signal <wrptr_b_wr_next[8]_rdptr_b_rd[8]_sub_22_OUT> created at line 225.
    Found 9-bit adder for signal <rdptr_b_rd[8]_GND_27_o_add_3_OUT> created at line 86.
    Found 9-bit adder for signal <wrptr_b_wr[8]_GND_27_o_add_19_OUT> created at line 188.
    Found 9-bit comparator not equal for signal <n0001> created at line 83
    Found 9-bit comparator equal for signal <wrptr_b_rd[8]_rdptr_b_rd_next[8]_equal_10_o> created at line 151
    Found 8-bit comparator not equal for signal <n0019> created at line 184
    Found 1-bit comparator equal for signal <rdptr_b_rd[8]_wrptr_b_wr[8]_equal_19_o> created at line 185
    Found 8-bit comparator equal for signal <rdptr_b_rd[7]_wrptr_b_wr_next[7]_equal_23_o> created at line 227
    Found 1-bit comparator not equal for signal <n0028> created at line 228
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <lite_fifo_3> synthesized.

Synthesizing Unit <dp_ram_3>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\dp_ram.v".
        DATA_WIDTH = 16
        MEM_SIZE = 256
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 256x16-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <dp_ram_3> synthesized.

Synthesizing Unit <scaler>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v".
        WITDH_2K = 0
WARNING:Xst:2898 - Port 'a_coff_next', unconnected in block instance 'calu_H', is tied to GND.
WARNING:Xst:2898 - Port 'b_coff_next', unconnected in block instance 'calu_H', is tied to GND.
WARNING:Xst:2898 - Port 'data_en_in', unconnected in block instance 'calu_H', is tied to GND.
WARNING:Xst:2898 - Port 'i_hs', unconnected in block instance 'yuv444_yuv422_m0', is tied to GND.
WARNING:Xst:647 - Input <s_height> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <t_height> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" line 758: Output port <a_coff_next_out> of the instance <calu_H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" line 758: Output port <b_coff_next_out> of the instance <calu_H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\scaler.v" line 758: Output port <data_en_out> of the instance <calu_H> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <one_line_req_end_d0>.
    Found 1-bit register for signal <one_line_req_end_d1>.
    Found 1-bit register for signal <one_line_req_end_d2>.
    Found 1-bit register for signal <one_line_req_end_d3>.
    Found 1-bit register for signal <one_line_req_end_d4>.
    Found 1-bit register for signal <rd_buf_req_d0>.
    Found 1-bit register for signal <rd_buf_req_d1>.
    Found 1-bit register for signal <col_calu_state_idle_d0>.
    Found 16-bit register for signal <K_v_reg>.
    Found 4-bit register for signal <wr_state>.
    Found 1-bit register for signal <rd_req_en>.
    Found 1-bit register for signal <wr_buf_sel>.
    Found 12-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <rd_req_cnt>.
    Found 12-bit register for signal <wr_lines>.
    Found 4-bit register for signal <scale_state>.
    Found 20-bit register for signal <scale_map_line>.
    Found 1-bit register for signal <H_scale_down>.
    Found 1-bit register for signal <H_scale_up>.
    Found 4-bit register for signal <rd_pixel_state>.
    Found 9-bit register for signal <h_coff_sum>.
    Found 1-bit register for signal <pixel_data_read_en>.
    Found 1-bit register for signal <pixel_data_read_en_d0>.
    Found 12-bit register for signal <rd_col>.
    Found 4-bit register for signal <col_calu_state>.
    Found 12-bit register for signal <scale_col>.
    Found 20-bit register for signal <map_col>.
    Found 8-bit register for signal <a_coff_V>.
    Found 8-bit register for signal <b_coff_V>.
    Found 24-bit register for signal <line0_pixel_data>.
    Found 24-bit register for signal <line1_pixel_data>.
    Found 1-bit register for signal <scale_data_out_V_d0>.
    Found 24-bit register for signal <pixel_data0>.
    Found 24-bit register for signal <pixel_data1>.
    Found 8-bit register for signal <a_coff_H_from_V_d0>.
    Found 8-bit register for signal <b_coff_H_from_V_d0>.
    Found 1-bit register for signal <scale_data_en>.
    Found 1-bit register for signal <scale_data_en_d0>.
    Found 8-bit register for signal <a_coff_H>.
    Found 8-bit register for signal <b_coff_H>.
    Found 8-bit register for signal <a_coff_H_d0>.
    Found 8-bit register for signal <b_coff_H_d0>.
    Found 12-bit register for signal <pix_cnt>.
    Found 1-bit register for signal <rd_req_d0>.
INFO:Xst:1799 - State 0100 is never reached in FSM <scale_state>.
    Found finite state machine <FSM_3> for signal <scale_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | frame_flag (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | frame_flag (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <rd_pixel_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | frame_flag (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <col_calu_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | frame_flag (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit subtractor for signal <wr_lines[11]_GND_30_o_sub_6_OUT> created at line 127.
    Found 9-bit adder for signal <n0327> created at line 123.
    Found 20-bit adder for signal <map_col_next> created at line 136.
    Found 12-bit adder for signal <wr_cnt[11]_GND_30_o_add_37_OUT> created at line 279.
    Found 12-bit adder for signal <rd_req_cnt[11]_GND_30_o_add_43_OUT> created at line 299.
    Found 12-bit adder for signal <wr_lines[11]_GND_30_o_add_48_OUT> created at line 319.
    Found 20-bit adder for signal <scale_map_line[19]_GND_30_o_add_70_OUT> created at line 398.
    Found 12-bit adder for signal <rd_col[11]_GND_30_o_add_95_OUT> created at line 483.
    Found 12-bit adder for signal <rd_col[11]_GND_30_o_add_117_OUT> created at line 562.
    Found 12-bit adder for signal <map_col[19]_GND_30_o_add_127_OUT> created at line 603.
    Found 12-bit adder for signal <map_col_next[19]_GND_30_o_add_131_OUT> created at line 618.
    Found 12-bit adder for signal <scale_col[11]_GND_30_o_add_150_OUT> created at line 649.
    Found 12-bit adder for signal <pix_cnt[11]_GND_30_o_add_192_OUT> created at line 774.
    Found 12-bit comparator equal for signal <line_data_is_ready> created at line 127
    Found 12-bit comparator greater for signal <rd_col[11]_GND_30_o_LessThan_97_o> created at line 483
    Found 12-bit comparator equal for signal <rd_col[11]_map_col[19]_equal_129_o> created at line 603
    Found 12-bit comparator equal for signal <rd_col[11]_map_col_next[19]_equal_133_o> created at line 618
    Found 12-bit comparator equal for signal <rd_col[11]_map_col_next[19]_equal_137_o> created at line 619
    WARNING:Xst:2404 -  FFs/Latches <K_h_reg<15:7>> (without init value) have a constant value of 0 in block <scaler>.
    WARNING:Xst:2404 -  FFs/Latches <K_h_reg<7:6>> (without init value) have a constant value of 1 in block <scaler>.
    WARNING:Xst:2404 -  FFs/Latches <K_h_reg<6:2>> (without init value) have a constant value of 0 in block <scaler>.
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 315 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <scaler> synthesized.

Synthesizing Unit <line_buf_scaler>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\line_buf_scaler.v".
        WITDH_2K = 0
WARNING:Xst:647 - Input <wraddress<10:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <line_buf_scaler> synthesized.

Synthesizing Unit <dp_ram_4>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\dp_ram.v".
        DATA_WIDTH = 8
        MEM_SIZE = 1024
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <dp_ram_4> synthesized.

Synthesizing Unit <dp_ram_5>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\dp_ram.v".
        DATA_WIDTH = 8
        MEM_SIZE = 512
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 512x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <dp_ram_5> synthesized.

Synthesizing Unit <calu>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\calu.v".
    Found 24-bit register for signal <b_reg>.
    Found 8-bit register for signal <a_coff_reg>.
    Found 8-bit register for signal <b_coff_reg>.
    Found 1-bit register for signal <data_en_in_d0>.
    Found 1-bit register for signal <scale_en_in_d0>.
    Found 8-bit register for signal <a_coff_next_d0>.
    Found 8-bit register for signal <b_coff_next_d0>.
    Found 16-bit register for signal <a_mult0>.
    Found 16-bit register for signal <a_mult1>.
    Found 16-bit register for signal <a_mult2>.
    Found 16-bit register for signal <b_mult0>.
    Found 16-bit register for signal <b_mult1>.
    Found 16-bit register for signal <b_mult2>.
    Found 1-bit register for signal <data_en_in_d1>.
    Found 1-bit register for signal <scale_en_in_d1>.
    Found 8-bit register for signal <a_coff_next_d1>.
    Found 8-bit register for signal <b_coff_next_d1>.
    Found 16-bit register for signal <add0>.
    Found 16-bit register for signal <add1>.
    Found 16-bit register for signal <add2>.
    Found 1-bit register for signal <data_en_in_d2>.
    Found 1-bit register for signal <scale_en_in_d2>.
    Found 8-bit register for signal <a_coff_next_d2>.
    Found 8-bit register for signal <b_coff_next_d2>.
    Found 9-bit register for signal <add_tmp0>.
    Found 9-bit register for signal <add_tmp1>.
    Found 9-bit register for signal <add_tmp2>.
    Found 1-bit register for signal <data_en_out>.
    Found 1-bit register for signal <scale_en_out>.
    Found 8-bit register for signal <a_coff_next_out>.
    Found 8-bit register for signal <b_coff_next_out>.
    Found 24-bit register for signal <a_reg>.
    Found 16-bit adder for signal <a_mult0[15]_b_mult0[15]_add_23_OUT> created at line 91.
    Found 16-bit adder for signal <a_mult1[15]_b_mult1[15]_add_24_OUT> created at line 92.
    Found 16-bit adder for signal <a_mult2[15]_b_mult2[15]_add_25_OUT> created at line 93.
    Found 9-bit adder for signal <n0095> created at line 102.
    Found 9-bit adder for signal <n0099> created at line 103.
    Found 9-bit adder for signal <n0100> created at line 104.
    Found 8x8-bit multiplier for signal <a_reg[7]_a_coff_reg[7]_MuLt_8_OUT> created at line 76.
    Found 8x8-bit multiplier for signal <a_reg[15]_a_coff_reg[7]_MuLt_9_OUT> created at line 77.
    Found 8x8-bit multiplier for signal <a_reg[23]_a_coff_reg[7]_MuLt_10_OUT> created at line 78.
    Found 8x8-bit multiplier for signal <b_reg[7]_b_coff_reg[7]_MuLt_11_OUT> created at line 80.
    Found 8x8-bit multiplier for signal <b_reg[15]_b_coff_reg[7]_MuLt_12_OUT> created at line 81.
    Found 8x8-bit multiplier for signal <b_reg[23]_b_coff_reg[7]_MuLt_13_OUT> created at line 82.
    Found 8-bit comparator greater for signal <GND_34_o_add0[7]_LessThan_33_o> created at line 102
    Found 8-bit comparator greater for signal <GND_34_o_add1[7]_LessThan_35_o> created at line 103
    Found 8-bit comparator greater for signal <GND_34_o_add2[7]_LessThan_37_o> created at line 104
    Summary:
	inferred   6 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred 307 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <calu> synthesized.

Synthesizing Unit <yuv444_yuv422>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\yuv444_yuv422.v".
    Found 8-bit register for signal <i_cb_d0>.
    Found 8-bit register for signal <i_cr_d0>.
    Found 1-bit register for signal <line_end_d0>.
    Found 1-bit register for signal <i_de_d0>.
    Found 8-bit register for signal <i_y_d1>.
    Found 8-bit register for signal <cb>.
    Found 8-bit register for signal <cr>.
    Found 1-bit register for signal <line_end_d1>.
    Found 1-bit register for signal <i_de_d1>.
    Found 1-bit register for signal <c_flag>.
    Found 8-bit register for signal <cr_d0>.
    Found 8-bit register for signal <i_y_d0>.
    Found 9-bit adder for signal <n0061> created at line 39.
    Found 9-bit adder for signal <n0064> created at line 40.
    WARNING:Xst:2404 -  FFs/Latches <i_hs_d0<0:0>> (without init value) have a constant value of 0 in block <yuv444_yuv422>.
    WARNING:Xst:2404 -  FFs/Latches <i_hs_d1<0:0>> (without init value) have a constant value of 0 in block <yuv444_yuv422>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <yuv444_yuv422> synthesized.

Synthesizing Unit <lite_fifo_4>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\lite_fifo.v".
        COMMON_CLOCK = 0
        ADDR_WIDTH = 9
        DATA_WIDTH = 16
        USE_RAM_OUTPUT_REGISTER = 0
    Found 1-bit register for signal <rdvalid>.
    Found 1-bit register for signal <wrfull>.
    Found 10-bit register for signal <rdptr_g_rd>.
    Found 10-bit register for signal <wrptr_g_rd1>.
    Found 10-bit register for signal <wrptr_g_rd2>.
    Found 10-bit register for signal <wrptr_b_rd>.
    Found 10-bit register for signal <rdusedw>.
    Found 10-bit register for signal <wrptr_b_wr>.
    Found 10-bit register for signal <wrptr_g_wr>.
    Found 10-bit register for signal <rdptr_g_wr1>.
    Found 10-bit register for signal <rdptr_g_wr2>.
    Found 10-bit register for signal <rdptr_b_wr>.
    Found 10-bit register for signal <wrusedw>.
    Found 10-bit register for signal <rdptr_b_rd>.
    Found 1-bit register for signal <ra_held>.
    Found 1-bit register for signal <rdempty>.
    Found 16-bit register for signal <q_reg>.
    Found 10-bit subtractor for signal <wrptr_b_rd[9]_rdptr_b_rd_next[9]_sub_7_OUT> created at line 150.
    Found 10-bit subtractor for signal <wrptr_b_wr_next[9]_rdptr_b_wr[9]_sub_21_OUT> created at line 239.
    Found 10-bit adder for signal <rdptr_b_rd[9]_GND_37_o_add_3_OUT> created at line 86.
    Found 10-bit adder for signal <wrptr_b_wr[9]_GND_37_o_add_18_OUT> created at line 169.
    Found 10-bit comparator not equal for signal <n0001> created at line 83
    Found 10-bit comparator equal for signal <wrptr_b_rd[9]_rdptr_b_rd_next[9]_equal_9_o> created at line 151
    Found 9-bit comparator not equal for signal <n0040> created at line 165
    Found 1-bit comparator equal for signal <rdptr_b_wr[9]_wrptr_b_wr[9]_equal_18_o> created at line 166
    Found 9-bit comparator equal for signal <rdptr_b_wr[8]_wrptr_b_wr_next[8]_equal_22_o> created at line 241
    Found 1-bit comparator not equal for signal <n0067> created at line 242
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 140 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <lite_fifo_4> synthesized.

Synthesizing Unit <YUV422_2YUV444>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\YUV422_2YUV444.v".
    Found 1-bit register for signal <flag>.
    Found 8-bit register for signal <y_o>.
    Found 8-bit register for signal <cb>.
    Found 8-bit register for signal <cr>.
    Found 1-bit register for signal <de_o>.
    WARNING:Xst:2404 -  FFs/Latches <hs_o<0:0>> (without init value) have a constant value of 0 in block <YUV422_2YUV444>.
    WARNING:Xst:2404 -  FFs/Latches <vs_o<0:0>> (without init value) have a constant value of 0 in block <YUV422_2YUV444>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <YUV422_2YUV444> synthesized.

Synthesizing Unit <vout_display_pro>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_display_pro.v".
        BLUE_Y = 8'b00010000
        BLUE_CB = 8'b10000000
        BLUE_CR = 8'b10000000
WARNING:Xst:647 - Input <layer0_top> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <layer0_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <layer0_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <layer0_height> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <layer0_alpha> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <timing_gen_vs_d0>.
    Found 1-bit register for signal <timing_gen_de_d0>.
    Found 1-bit register for signal <timing_gen_hs_d1>.
    Found 1-bit register for signal <timing_gen_vs_d1>.
    Found 1-bit register for signal <timing_gen_de_d1>.
    Found 1-bit register for signal <timing_gen_hs_d0>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <vout_display_pro> synthesized.

Synthesizing Unit <vout_display_timing>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\vout_display_timing.v".
WARNING:Xst:647 - Input <h_active> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <v_active> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <v_cnt>.
    Found 12-bit register for signal <h_cnt>.
    Found 1-bit register for signal <hs_reg>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <vs_reg>.
    Found 12-bit adder for signal <h_cnt[11]_GND_41_o_add_18_OUT> created at line 56.
    Found 12-bit adder for signal <v_cnt[11]_GND_41_o_add_25_OUT> created at line 67.
    Found 12-bit comparator greater for signal <h_fp[11]_h_cnt[11]_LessThan_2_o> created at line 40
    Found 12-bit comparator greater for signal <h_cnt[11]_h_fp[11]_LessThan_4_o> created at line 40
    Found 12-bit comparator lessequal for signal <n0006> created at line 41
    Found 12-bit comparator greater for signal <h_cnt[11]_h_total[11]_LessThan_8_o> created at line 41
    Found 12-bit comparator lessequal for signal <n0012> created at line 42
    Found 12-bit comparator greater for signal <v_cnt[11]_v_total[11]_LessThan_12_o> created at line 42
    Found 12-bit comparator greater for signal <v_fp[11]_v_cnt[11]_LessThan_14_o> created at line 43
    Found 12-bit comparator greater for signal <v_cnt[11]_v_fp[11]_LessThan_16_o> created at line 43
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vout_display_timing> synthesized.

Synthesizing Unit <ycbcr_to_rgb>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\video\ycbcr_to_rgb.v".
        para_1164_10b = 10'b0100101001
        para_1793_10b = 10'b0111001011
        para_0534_10b = 10'b0010001001
        para_0213_10b = 10'b0000110110
        para_2115_10b = 10'b1000011101
        para_248128_18b = 18'b001111100000100001
        para_76992_18b = 18'b000100110011111110
        para_289344_18b = 18'b010010000101011000
    Register <add_b_1_18b_dummy_dummy_dummy_dummy_dummy> equivalent to <add_r_1_18b> has been removed
    Register <add_b_1_18b_dummy_dummy_dummy_dummy> equivalent to <add_r_1_18b> has been removed
    Register <add_b_1_18b_dummy_dummy_dummy> equivalent to <add_r_1_18b> has been removed
    Register <add_b_1_18b_dummy_dummy> equivalent to <add_r_1_18b> has been removed
    Register <add_b_1_18b_dummy> equivalent to <add_r_1_18b> has been removed
    Register <add_b_1_18b> equivalent to <add_r_1_18b> has been removed
    Register <add_r_1_18b_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <add_r_1_18b> has been removed
    Register <add_r_1_18b_dummy_dummy_dummy_dummy_dummy> equivalent to <add_r_1_18b> has been removed
    Register <add_r_1_18b_dummy_dummy_dummy_dummy> equivalent to <add_r_1_18b> has been removed
    Register <add_r_1_18b_dummy_dummy_dummy> equivalent to <add_r_1_18b> has been removed
    Register <add_r_1_18b_dummy_dummy> equivalent to <add_r_1_18b> has been removed
    Register <add_r_1_18b_dummy> equivalent to <add_r_1_18b> has been removed
    Register <mult_y_for_r_18b> equivalent to <mult_y_for_g_18b> has been removed
    Register <mult_y_for_b_18b> equivalent to <mult_y_for_g_18b> has been removed
    Found 18-bit register for signal <mult_cb_for_b_18b>.
    Found 18-bit register for signal <add_r_0_18b>.
    Found 18-bit register for signal <add_g_0_18b>.
    Found 18-bit register for signal <add_g_1_18b>.
    Found 18-bit register for signal <add_b_0_18b>.
    Found 10-bit register for signal <result_r_18b<17:8>>.
    Found 10-bit register for signal <result_g_18b<17:8>>.
    Found 10-bit register for signal <result_b_18b<17:8>>.
    Found 1-bit register for signal <i_h_sync_delay_1>.
    Found 1-bit register for signal <i_v_sync_delay_1>.
    Found 1-bit register for signal <i_data_en_delay_1>.
    Found 1-bit register for signal <i_h_sync_delay_2>.
    Found 1-bit register for signal <i_v_sync_delay_2>.
    Found 1-bit register for signal <i_data_en_delay_2>.
    Found 1-bit register for signal <o_h_sync>.
    Found 1-bit register for signal <o_v_sync>.
    Found 1-bit register for signal <o_data_en>.
    Found 1-bit register for signal <add_r_1_18b>.
    Found 17-bit register for signal <mult_y_for_g_18b>.
    Found 14-bit register for signal <mult_cb_for_g_18b>.
    Found 17-bit register for signal <mult_cr_for_r_18b>.
    Found 16-bit register for signal <mult_cr_for_g_18b>.
    Found 18-bit subtractor for signal <add_r_0_18b[17]_add_r_1_18b[17]_sub_33_OUT> created at line 162.
    Found 18-bit subtractor for signal <add_g_0_18b[17]_add_g_1_18b[17]_sub_35_OUT> created at line 163.
    Found 18-bit subtractor for signal <add_b_0_18b[17]_add_b_1_18b[17]_sub_37_OUT> created at line 164.
    Found 18-bit adder for signal <mult_y_for_r_18b[17]_mult_cr_for_r_18b[17]_add_18_OUT> created at line 149.
    Found 18-bit adder for signal <mult_y_for_g_18b[17]_GND_42_o_add_19_OUT> created at line 151.
    Found 18-bit adder for signal <mult_cb_for_g_18b[17]_mult_cr_for_g_18b[17]_add_20_OUT> created at line 152.
    Found 18-bit adder for signal <mult_y_for_b_18b[17]_mult_cb_for_b_18b[17]_add_21_OUT> created at line 153.
    Found 8x9-bit multiplier for signal <i_y_8b[7]_PWR_41_o_MuLt_2_OUT> created at line 131.
    Found 8x6-bit multiplier for signal <i_cb_8b[7]_PWR_41_o_MuLt_8_OUT> created at line 137.
    Found 8x10-bit multiplier for signal <i_cb_8b[7]_PWR_41_o_MuLt_9_OUT> created at line 138.
    Found 8x9-bit multiplier for signal <i_cr_8b[7]_PWR_41_o_MuLt_13_OUT> created at line 143.
    Found 8x8-bit multiplier for signal <i_cr_8b[7]_PWR_41_o_MuLt_14_OUT> created at line 144.
    Found 18-bit comparator lessequal for signal <n0022> created at line 157
    Found 18-bit comparator lessequal for signal <n0024> created at line 158
    Found 18-bit comparator lessequal for signal <n0026> created at line 159
    WARNING:Xst:2404 -  FFs/Latches <add_r_1_18b<1:2>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <add_r_1_18b<3:7>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <add_r_1_18b<8:11>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <add_b_1_18b<1:1>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <add_b_1_18b<1:2>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <add_b_1_18b<3:6>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <add_b_1_18b<7:7>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <add_b_1_18b<7:7>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <add_b_1_18b<7:9>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <mult_y_for_g_18b<17:17>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <mult_y_for_b_18b<17:17>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <mult_cb_for_g_18b<17:14>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <mult_cr_for_r_18b<17:17>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <mult_cr_for_g_18b<17:16>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    WARNING:Xst:2404 -  FFs/Latches <mult_y_for_r_18b<17:17>> (without init value) have a constant value of 0 in block <ycbcr_to_rgb>.
    Summary:
	inferred   5 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 194 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ycbcr_to_rgb> synthesized.

Synthesizing Unit <mem_ctrl>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v".
        MEM_DATA_BITS = 64
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 14
        C3_MEM_BANKADDR_WIDTH = 3
WARNING:Xst:2898 - Port 'c3_p1_cmd_instr', unconnected in block instance 'ddr3_m0', is tied to GND.
WARNING:Xst:2898 - Port 'c3_p1_cmd_bl', unconnected in block instance 'ddr3_m0', is tied to GND.
WARNING:Xst:2898 - Port 'c3_p1_cmd_byte_addr', unconnected in block instance 'ddr3_m0', is tied to GND.
WARNING:Xst:2898 - Port 'c3_p1_wr_mask', unconnected in block instance 'ddr3_m0', is tied to GND.
WARNING:Xst:2898 - Port 'c3_p1_wr_data', unconnected in block instance 'ddr3_m0', is tied to GND.
WARNING:Xst:2898 - Port 'c3_p1_cmd_clk', unconnected in block instance 'ddr3_m0', is tied to GND.
WARNING:Xst:2898 - Port 'c3_p1_wr_clk', unconnected in block instance 'ddr3_m0', is tied to GND.
WARNING:Xst:2898 - Port 'c3_p1_wr_en', unconnected in block instance 'ddr3_m0', is tied to GND.
WARNING:Xst:2898 - Port 'c3_p1_rd_clk', unconnected in block instance 'ddr3_m0', is tied to GND.
WARNING:Xst:2898 - Port 'c3_p1_rd_en', unconnected in block instance 'ddr3_m0', is tied to GND.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 140: Output port <burst_finish> of the instance <mem_burst_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_wr_count> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_rd_data> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_rd_count> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_cmd_empty> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_cmd_full> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_wr_full> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_wr_empty> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_wr_underrun> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_wr_error> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_rd_full> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_rd_empty> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_rd_overflow> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_ctrl.v" line 281: Output port <c3_p1_rd_error> of the instance <ddr3_m0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mem_ctrl> synthesized.

Synthesizing Unit <mem_burst_v2>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mem_burst_v2.v".
        MEM_DATA_BITS = 64
        ADDR_BITS = 24
WARNING:Xst:647 - Input <wr_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_underrun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <rd_data_d0>.
    Found 10-bit register for signal <rd_data_cnt>.
    Found 10-bit register for signal <wr_data_cnt>.
    Found 10-bit register for signal <rd_data_remain>.
    Found 10-bit register for signal <wr_data_remain>.
    Found 10-bit register for signal <rd_burst_len_latch>.
    Found 10-bit register for signal <wr_burst_len_latch>.
    Found 4-bit register for signal <state>.
    Found 3-bit register for signal <cmd_instr>.
    Found 6-bit register for signal <cmd_bl>.
    Found 30-bit register for signal <cmd_byte_addr>.
    Found 1-bit register for signal <data_req>.
    Found 1-bit register for signal <rd_en_d0>.
    Found 1-bit register for signal <read_data_finish>.
    Found 1-bit register for signal <write_data_finish>.
    Found 1-bit register for signal <cmd_en>.
    Found 1-bit register for signal <wr_en_tmp>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 29                                             |
    | Inputs             | 8                                              |
    | Outputs            | 14                                             |
    | Clock              | mem_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_7_OUT> created at line 110.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_21_OUT> created at line 156.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_24_OUT> created at line 166.
    Found 10-bit adder for signal <rd_data_cnt[9]_GND_47_o_add_10_OUT> created at line 137.
    Found 10-bit adder for signal <wr_data_cnt[9]_GND_47_o_add_15_OUT> created at line 147.
    Found 30-bit adder for signal <cmd_byte_addr[29]_GND_47_o_add_51_OUT> created at line 264.
    Found 10-bit subtractor for signal <GND_47_o_GND_47_o_sub_38_OUT<9:0>> created at line 211.
    Found 6-bit subtractor for signal <GND_47_o_GND_47_o_sub_39_OUT<5:0>> created at line 215.
    Found 10-bit subtractor for signal <GND_47_o_GND_47_o_sub_48_OUT<9:0>> created at line 252.
    Found 6-bit subtractor for signal <GND_47_o_GND_47_o_sub_49_OUT<5:0>> created at line 256.
    Found 32-bit comparator equal for signal <GND_47_o_GND_47_o_equal_8_o> created at line 110
    Found 32-bit comparator equal for signal <GND_47_o_GND_47_o_equal_22_o> created at line 156
    Found 32-bit comparator equal for signal <GND_47_o_GND_47_o_equal_25_o> created at line 166
    Found 10-bit comparator lessequal for signal <n0059> created at line 208
    Found 10-bit comparator lessequal for signal <n0069> created at line 249
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 169 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mem_burst_v2> synthesized.

Synthesizing Unit <mem_read_arbi>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\mem_read_arbi.v".
        MEM_DATA_BITS = 64
    Found 16-bit register for signal <cnt_timer>.
    Found 10-bit register for signal <rd_burst_len>.
    Found 24-bit register for signal <rd_burst_addr>.
    Found 6-bit register for signal <read_state>.
    Found 1-bit register for signal <rd_burst_req>.
INFO:Xst:1799 - State 000111 is never reached in FSM <read_state>.
INFO:Xst:1799 - State 001000 is never reached in FSM <read_state>.
INFO:Xst:1799 - State 001011 is never reached in FSM <read_state>.
INFO:Xst:1799 - State 001100 is never reached in FSM <read_state>.
INFO:Xst:1799 - State 001111 is never reached in FSM <read_state>.
INFO:Xst:1799 - State 010000 is never reached in FSM <read_state>.
    Found finite state machine <FSM_7> for signal <read_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 11                                             |
    | Clock              | mem_clk (rising_edge)                          |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <cnt_timer[15]_GND_48_o_add_4_OUT> created at line 88.
    Found 16-bit comparator greater for signal <GND_48_o_cnt_timer[15]_LessThan_1_o> created at line 75
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mem_read_arbi> synthesized.

Synthesizing Unit <mem_write_arbi>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\mem_write_arbi.v".
        MEM_DATA_BITS = 64
    Found 6-bit register for signal <write_state>.
    Found 16-bit register for signal <cnt_timer>.
    Found 10-bit register for signal <wr_burst_len>.
    Found 24-bit register for signal <wr_burst_addr>.
    Found 1-bit register for signal <wr_burst_req>.
    Found 1-bit register for signal <wr_burst_finish_d1>.
    Found 1-bit register for signal <wr_burst_finish_d0>.
INFO:Xst:1799 - State 000111 is never reached in FSM <write_state>.
INFO:Xst:1799 - State 001000 is never reached in FSM <write_state>.
INFO:Xst:1799 - State 001011 is never reached in FSM <write_state>.
INFO:Xst:1799 - State 001100 is never reached in FSM <write_state>.
INFO:Xst:1799 - State 001111 is never reached in FSM <write_state>.
INFO:Xst:1799 - State 010000 is never reached in FSM <write_state>.
    Found finite state machine <FSM_8> for signal <write_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | mem_clk (rising_edge)                          |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <cnt_timer[15]_GND_49_o_add_5_OUT> created at line 96.
    Found 16-bit comparator greater for signal <GND_49_o_cnt_timer[15]_LessThan_2_o> created at line 83
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mem_write_arbi> synthesized.

Synthesizing Unit <ddr3_top>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v".
        C3_P0_MASK_SIZE = 8
        C3_P0_DATA_PORT_SIZE = 64
        C3_P1_MASK_SIZE = 8
        C3_P1_DATA_PORT_SIZE = 64
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 3000
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_HW_TESTING = "FALSE"
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 14
        C3_MEM_BANKADDR_WIDTH = 3
WARNING:Xst:2898 - Port 'p2_cmd_instr', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p2_cmd_bl', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p2_cmd_byte_addr', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p2_wr_mask', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p2_wr_data', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_cmd_instr', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_cmd_bl', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_cmd_byte_addr', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_wr_mask', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_wr_data', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_cmd_instr', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_cmd_bl', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_cmd_byte_addr', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_wr_mask', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_wr_data', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_cmd_instr', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_cmd_bl', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_cmd_byte_addr', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_wr_mask', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_wr_data', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p2_cmd_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p2_cmd_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p2_wr_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p2_wr_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p2_rd_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p2_rd_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_cmd_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_cmd_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_wr_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_wr_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_rd_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p3_rd_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_cmd_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_cmd_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_wr_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_wr_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_rd_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p4_rd_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_cmd_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_cmd_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_wr_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_wr_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_rd_clk', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:2898 - Port 'p5_rd_en', unconnected in block instance 'memc3_wrapper_inst', is tied to GND.
WARNING:Xst:647 - Input <c3_p0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c3_p0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c3_p0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c3_p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c3_p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c3_p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 290: Output port <rst0> of the instance <memc3_infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p2_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p3_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p4_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\ddr3_top.v" line 394: Output port <p5_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ddr3_top> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\infrastructure.v".
        C_INCLK_PERIOD = 18750
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 4
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 25
        C_DIVCLK_DIVIDE = 2
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_wrapper>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v".
        C_MEMCLK_PERIOD = 3000
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
        C_PORT_ENABLE = 6'b000011
        C_PORT_CONFIG = "B64_B64"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000001
        C_ARB_TIME_SLOT_1 = 18'b000000000000001000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000001
        C_ARB_TIME_SLOT_3 = 18'b000000000000001000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000001
        C_ARB_TIME_SLOT_5 = 18'b000000000000001000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000001
        C_ARB_TIME_SLOT_7 = 18'b000000000000001000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000001
        C_ARB_TIME_SLOT_9 = 18'b000000000000001000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000001
        C_ARB_TIME_SLOT_11 = 18'b000000000000001000
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13125
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 160000
        C_MEM_TRP = 13125
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "2Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 14
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MC_CALIB_BYPASS = "NO"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_CALIB_SOFT_IP = "TRUE"
        C_SIMULATION = "FALSE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <uo_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <status> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <sysclk_2x_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <sysclk_2x_180_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <pll_ce_0_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <pll_ce_90_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <pll_lock_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <uo_data_valid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <uo_cmd_ready_in> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <uo_refrsh_flag> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <uo_cal_start> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <uo_sdo> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s0_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s1_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s2_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s3_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s4_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\memc_wrapper.v" line 781: Output port <s5_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <s0_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_wrapper> synthesized.

Synthesizing Unit <mcb_ui_top>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_ui_top.v".
        C_MEMCLK_PERIOD = 3000
        C_PORT_ENABLE = 6'b000011
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000001
        C_ARB_TIME_SLOT_1 = 18'b000000000000001000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000001
        C_ARB_TIME_SLOT_3 = 18'b000000000000001000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000001
        C_ARB_TIME_SLOT_5 = 18'b000000000000001000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000001
        C_ARB_TIME_SLOT_7 = 18'b000000000000001000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000001
        C_ARB_TIME_SLOT_9 = 18'b000000000000001000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000001
        C_ARB_TIME_SLOT_11 = 18'b000000000000001000
        C_PORT_CONFIG = "B64_B64"
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13125
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 160000
        C_MEM_TRP = 13125
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "2Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 14
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 10'b1000010000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_SIMULATION = "FALSE"
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
        C_MCB_USE_EXTERNAL_BUFPLL = 1
        C_S0_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_ENABLE = 0
        C_S0_AXI_ID_WIDTH = 4
        C_S0_AXI_ADDR_WIDTH = 64
        C_S0_AXI_DATA_WIDTH = 32
        C_S0_AXI_SUPPORTS_READ = 1
        C_S0_AXI_SUPPORTS_WRITE = 1
        C_S0_AXI_SUPPORTS_NARROW_BURST = 1
        C_S0_AXI_REG_EN0 = 20'b00000000000000000000
        C_S0_AXI_REG_EN1 = 20'b00000001000000000000
        C_S0_AXI_STRICT_COHERENCY = 1
        C_S0_AXI_ENABLE_AP = 0
        C_S1_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_ENABLE = 0
        C_S1_AXI_ID_WIDTH = 4
        C_S1_AXI_ADDR_WIDTH = 64
        C_S1_AXI_DATA_WIDTH = 32
        C_S1_AXI_SUPPORTS_READ = 1
        C_S1_AXI_SUPPORTS_WRITE = 1
        C_S1_AXI_SUPPORTS_NARROW_BURST = 1
        C_S1_AXI_REG_EN0 = 20'b00000000000000000000
        C_S1_AXI_REG_EN1 = 20'b00000001000000000000
        C_S1_AXI_STRICT_COHERENCY = 1
        C_S1_AXI_ENABLE_AP = 0
        C_S2_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_ENABLE = 0
        C_S2_AXI_ID_WIDTH = 4
        C_S2_AXI_ADDR_WIDTH = 64
        C_S2_AXI_DATA_WIDTH = 32
        C_S2_AXI_SUPPORTS_READ = 1
        C_S2_AXI_SUPPORTS_WRITE = 1
        C_S2_AXI_SUPPORTS_NARROW_BURST = 1
        C_S2_AXI_REG_EN0 = 20'b00000000000000000000
        C_S2_AXI_REG_EN1 = 20'b00000001000000000000
        C_S2_AXI_STRICT_COHERENCY = 1
        C_S2_AXI_ENABLE_AP = 0
        C_S3_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_ENABLE = 0
        C_S3_AXI_ID_WIDTH = 4
        C_S3_AXI_ADDR_WIDTH = 64
        C_S3_AXI_DATA_WIDTH = 32
        C_S3_AXI_SUPPORTS_READ = 1
        C_S3_AXI_SUPPORTS_WRITE = 1
        C_S3_AXI_SUPPORTS_NARROW_BURST = 1
        C_S3_AXI_REG_EN0 = 20'b00000000000000000000
        C_S3_AXI_REG_EN1 = 20'b00000001000000000000
        C_S3_AXI_STRICT_COHERENCY = 1
        C_S3_AXI_ENABLE_AP = 0
        C_S4_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_ENABLE = 0
        C_S4_AXI_ID_WIDTH = 4
        C_S4_AXI_ADDR_WIDTH = 64
        C_S4_AXI_DATA_WIDTH = 32
        C_S4_AXI_SUPPORTS_READ = 1
        C_S4_AXI_SUPPORTS_WRITE = 1
        C_S4_AXI_SUPPORTS_NARROW_BURST = 1
        C_S4_AXI_REG_EN0 = 20'b00000000000000000000
        C_S4_AXI_REG_EN1 = 20'b00000001000000000000
        C_S4_AXI_STRICT_COHERENCY = 1
        C_S4_AXI_ENABLE_AP = 0
        C_S5_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_ENABLE = 0
        C_S5_AXI_ID_WIDTH = 4
        C_S5_AXI_ADDR_WIDTH = 64
        C_S5_AXI_DATA_WIDTH = 32
        C_S5_AXI_SUPPORTS_READ = 1
        C_S5_AXI_SUPPORTS_WRITE = 1
        C_S5_AXI_SUPPORTS_NARROW_BURST = 1
        C_S5_AXI_REG_EN0 = 20'b00000000000000000000
        C_S5_AXI_REG_EN1 = 20'b00000001000000000000
        C_S5_AXI_STRICT_COHERENCY = 1
        C_S5_AXI_ENABLE_AP = 0
WARNING:Xst:647 - Input <s0_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <s0_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mcb_ui_top> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 3000
        C_PORT_ENABLE = 6'b000011
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111111111010000
        C_ARB_TIME_SLOT_1 = 18'b111111111111000010
        C_ARB_TIME_SLOT_2 = 18'b111111111111010000
        C_ARB_TIME_SLOT_3 = 18'b111111111111000010
        C_ARB_TIME_SLOT_4 = 18'b111111111111010000
        C_ARB_TIME_SLOT_5 = 18'b111111111111000010
        C_ARB_TIME_SLOT_6 = 18'b111111111111010000
        C_ARB_TIME_SLOT_7 = 18'b111111111111000010
        C_ARB_TIME_SLOT_8 = 18'b111111111111010000
        C_ARB_TIME_SLOT_9 = 18'b111111111111000010
        C_ARB_TIME_SLOT_10 = 18'b111111111111010000
        C_ARB_TIME_SLOT_11 = 18'b111111111111000010
        C_PORT_CONFIG = "B64_B64"
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13125
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 160000
        C_MEM_TRP = 13125
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "2Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 14
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<29:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p2_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ra> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ba> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ca> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <normal_operation_window>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR3"
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration_top.v" line 172: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_MEM_TYPE = "DDR3"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" line 431: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\mcb_soft_calibration.v" line 448: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_9> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 136                                            |
    | Inputs             | 27                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 415.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 417.
    Found 7-bit subtractor for signal <GND_62_o_GND_62_o_sub_67_OUT> created at line 946.
    Found 8-bit subtractor for signal <GND_62_o_GND_62_o_sub_102_OUT> created at line 1001.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_62_o_sub_233_OUT> created at line 1500.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_62_o_add_12_OUT> created at line 495.
    Found 10-bit adder for signal <RstCounter[9]_GND_62_o_add_16_OUT> created at line 552.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_62_o_add_24_OUT> created at line 601.
    Found 8-bit adder for signal <WaitTimer[7]_GND_62_o_add_41_OUT> created at line 749.
    Found 6-bit adder for signal <count[5]_GND_62_o_add_50_OUT> created at line 772.
    Found 6-bit adder for signal <P_Term[5]_GND_62_o_add_65_OUT> created at line 942.
    Found 10-bit adder for signal <n0710[9:0]> created at line 480.
    Found 11-bit adder for signal <n0713[10:0]> created at line 480.
    Found 12-bit adder for signal <n0716[11:0]> created at line 480.
    Found 7-bit adder for signal <N_Term[6]_GND_62_o_add_79_OUT> created at line 992.
    Found 8-bit adder for signal <n0736[7:0]> created at line 480.
    Found 9-bit adder for signal <n0739[8:0]> created at line 480.
    Found 10-bit adder for signal <n0742[9:0]> created at line 480.
    Found 11-bit adder for signal <n0745[10:0]> created at line 480.
    Found 12-bit adder for signal <n0748[11:0]> created at line 480.
    Found 10-bit adder for signal <n0760[9:0]> created at line 480.
    Found 11-bit adder for signal <n0763[10:0]> created at line 480.
    Found 12-bit adder for signal <n0766[11:0]> created at line 480.
    Found 13-bit adder for signal <n0769[12:0]> created at line 480.
    Found 14-bit adder for signal <n0772[13:0]> created at line 480.
    Found 10-bit adder for signal <n0778> created at line 480.
    Found 8-bit adder for signal <counter_inc[7]_GND_62_o_add_215_OUT> created at line 1470.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_62_o_add_218_OUT> created at line 1475.
    Found 8-bit adder for signal <counter_dec[7]_GND_62_o_add_229_OUT> created at line 1495.
    Found 13-bit adder for signal <_n0873> created at line 480.
    Found 13-bit adder for signal <n0468> created at line 480.
    Found 13-bit adder for signal <_n0875> created at line 480.
    Found 13-bit adder for signal <n0486> created at line 480.
    Found 15-bit adder for signal <_n0882> created at line 480.
    Found 15-bit adder for signal <n0478> created at line 480.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 792.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_59_o_LessThan_16_o> created at line 550
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 760
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 761
    Found 6-bit comparator equal for signal <n0151> created at line 1008
    Found 7-bit comparator equal for signal <n0160> created at line 1041
    Found 6-bit comparator greater for signal <count[5]_PWR_59_o_LessThan_193_o> created at line 1412
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_199_o> created at line 1444
    Found 8-bit comparator greater for signal <n0241> created at line 1444
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_203_o> created at line 1449
    Found 8-bit comparator greater for signal <n0245> created at line 1449
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o> created at line 1472
    Found 8-bit comparator lessequal for signal <n0259> created at line 1472
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_231_o> created at line 1497
    Found 8-bit comparator lessequal for signal <n0277> created at line 1497
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred 213 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  43 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_63_o_add_15_OUT> created at line 186.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\xilinx\ddr\mcb_controller\iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | GRAY                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_64_o_add_16_OUT> created at line 301.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <common_std_logic_vector_delay>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\common_std_logic_vector_delay.vhd".
        WIDTH = 27
        DELAY = 1
    Found 27-bit register for signal <some_delay_gen.shift_register<0>>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <common_std_logic_vector_delay> synthesized.

Synthesizing Unit <vga_out_io>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\vga_out_io.v".
    Summary:
	no macro.
Unit <vga_out_io> synthesized.

Synthesizing Unit <ODDR2_group_1>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\ODDR2_group.v".
        DATA_BITS = 12
    Summary:
	no macro.
Unit <ODDR2_group_1> synthesized.

Synthesizing Unit <ODDR2_group_2>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\common_rtl\ODDR2_group.v".
        DATA_BITS = 3
    Summary:
	no macro.
Unit <ODDR2_group_2> synthesized.

Synthesizing Unit <udp>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\ethernet\udp.v".
WARNING:Xst:647 - Input <e_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_rxdv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\ethernet\udp.v" line 35: Output port <tx_state> of the instance <ipsend_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\ethernet\udp.v" line 57: Output port <CrcNext> of the instance <crc_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <udp> synthesized.

Synthesizing Unit <ipsend>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\ethernet\ipsend.v".
        idle = 4'b0000
        start = 4'b0001
        make = 4'b0010
        send55 = 4'b0011
        sendmac = 4'b0100
        sendheader = 4'b0101
        senddata = 4'b0110
        sendcrc = 4'b0111
WARNING:Xst:2999 - Signal 'preamble', unconnected in block 'ipsend', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mac_addr', unconnected in block 'ipsend', is tied to its initial value.
    Found 8x8-bit single-port Read Only RAM <Mram_preamble> for signal <preamble>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mac_addr>, simulation mismatch.
    Found 14x8-bit single-port Read Only RAM <Mram_mac_addr> for signal <mac_addr>.
    Found 1-bit register for signal <txen>.
    Found 1-bit register for signal <crcen>.
    Found 1-bit register for signal <fifo_rd_en>.
    Found 1-bit register for signal <crcre>.
    Found 5-bit register for signal <j>.
    Found 8-bit register for signal <dataout>.
    Found 16-bit register for signal <tx_data_counter>.
    Found 4-bit register for signal <tx_state>.
    Found 224-bit register for signal <n0250[223:0]>.
    Found 1-bit register for signal <check_buffer<31>>.
    Found 1-bit register for signal <check_buffer<30>>.
    Found 1-bit register for signal <check_buffer<29>>.
    Found 1-bit register for signal <check_buffer<28>>.
    Found 1-bit register for signal <check_buffer<27>>.
    Found 1-bit register for signal <check_buffer<26>>.
    Found 1-bit register for signal <check_buffer<25>>.
    Found 1-bit register for signal <check_buffer<24>>.
    Found 1-bit register for signal <check_buffer<23>>.
    Found 1-bit register for signal <check_buffer<22>>.
    Found 1-bit register for signal <check_buffer<21>>.
    Found 1-bit register for signal <check_buffer<20>>.
    Found 1-bit register for signal <check_buffer<19>>.
    Found 1-bit register for signal <check_buffer<18>>.
    Found 1-bit register for signal <check_buffer<17>>.
    Found 1-bit register for signal <check_buffer<16>>.
    Found 1-bit register for signal <check_buffer<15>>.
    Found 1-bit register for signal <check_buffer<14>>.
    Found 1-bit register for signal <check_buffer<13>>.
    Found 1-bit register for signal <check_buffer<12>>.
    Found 1-bit register for signal <check_buffer<11>>.
    Found 1-bit register for signal <check_buffer<10>>.
    Found 1-bit register for signal <check_buffer<9>>.
    Found 1-bit register for signal <check_buffer<8>>.
    Found 1-bit register for signal <check_buffer<7>>.
    Found 1-bit register for signal <check_buffer<6>>.
    Found 1-bit register for signal <check_buffer<5>>.
    Found 1-bit register for signal <check_buffer<4>>.
    Found 1-bit register for signal <check_buffer<3>>.
    Found 1-bit register for signal <check_buffer<2>>.
    Found 1-bit register for signal <check_buffer<1>>.
    Found 1-bit register for signal <check_buffer<0>>.
    Found 5-bit register for signal <i>.
    Found 1-bit register for signal <txer>.
    Found finite state machine <FSM_12> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (falling_edge)                             |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit adder for signal <n0383[16:0]> created at line 105.
    Found 18-bit adder for signal <n0386[17:0]> created at line 105.
    Found 19-bit adder for signal <n0389[18:0]> created at line 105.
    Found 20-bit adder for signal <n0392[19:0]> created at line 105.
    Found 21-bit adder for signal <n0395[20:0]> created at line 105.
    Found 22-bit adder for signal <n0398[21:0]> created at line 105.
    Found 23-bit adder for signal <n0401[22:0]> created at line 105.
    Found 24-bit adder for signal <n0404[23:0]> created at line 105.
    Found 25-bit adder for signal <n0407[24:0]> created at line 105.
    Found 16-bit adder for signal <check_buffer[31]_check_buffer[15]_add_15_OUT> created at line 110.
    Found 5-bit adder for signal <i[4]_GND_112_o_add_16_OUT> created at line 111.
    Found 5-bit adder for signal <j[4]_GND_112_o_add_76_OUT> created at line 185.
    Found 16-bit adder for signal <tx_data_counter[15]_GND_112_o_add_95_OUT> created at line 198.
    Found 8-bit 7-to-1 multiplexer for signal <j[2]_X_101_o_wide_mux_66_OUT> created at line 171.
    Found 8-bit 7-to-1 multiplexer for signal <j[2]_X_101_o_wide_mux_69_OUT> created at line 175.
    Found 8-bit 7-to-1 multiplexer for signal <j[2]_X_101_o_wide_mux_72_OUT> created at line 179.
    Found 8-bit 7-to-1 multiplexer for signal <j[2]_X_101_o_wide_mux_75_OUT> created at line 183.
    Found 8-bit 4-to-1 multiplexer for signal <_n0609> created at line 174.
    Found 8-bit 4-to-1 multiplexer for signal <_n0621> created at line 209.
    Found 11-bit comparator greater for signal <n0001> created at line 87
    Summary:
	inferred   2 RAM(s).
	inferred  13 Adder/Subtractor(s).
	inferred 295 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ipsend> synthesized.

Synthesizing Unit <crc>.
    Related source file is "D:\Workstation\Workspace\FPGA\Changed\12_cvbs_display - bt656\src\ethernet\crc.v".
        Tp = 1
    Found 32-bit register for signal <Crc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <crc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 13
 1024x8-bit dual-port RAM                              : 2
 14x8-bit single-port Read Only RAM                    : 1
 256x16-bit dual-port RAM                              : 1
 256x64-bit dual-port RAM                              : 1
 4x8-bit single-port Read Only RAM                     : 1
 512x16-bit dual-port RAM                              : 2
 512x8-bit dual-port RAM                               : 4
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 17
 10x8-bit multiplier                                   : 1
 8x6-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 13
 9x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 139
 10-bit adder                                          : 11
 10-bit subtractor                                     : 9
 11-bit adder                                          : 6
 11-bit subtractor                                     : 3
 12-bit adder                                          : 22
 12-bit subtractor                                     : 2
 13-bit adder                                          : 8
 13-bit subtractor                                     : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 12
 17-bit adder                                          : 1
 18-bit adder                                          : 5
 18-bit subtractor                                     : 3
 19-bit adder                                          : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 20-bit adder                                          : 3
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 3
 30-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 5
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 14
 9-bit subtractor                                      : 4
# Registers                                            : 468
 1-bit register                                        : 194
 10-bit register                                       : 37
 11-bit register                                       : 3
 12-bit register                                       : 18
 13-bit register                                       : 4
 14-bit register                                       : 1
 16-bit register                                       : 40
 17-bit register                                       : 2
 18-bit register                                       : 5
 2-bit register                                        : 6
 20-bit register                                       : 2
 224-bit register                                      : 1
 24-bit register                                       : 12
 25-bit register                                       : 1
 27-bit register                                       : 2
 3-bit register                                        : 4
 30-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
 5-bit register                                        : 3
 6-bit register                                        : 6
 64-bit register                                       : 2
 7-bit register                                        : 4
 8-bit register                                        : 86
 9-bit register                                        : 30
# Comparators                                          : 90
 1-bit comparator equal                                : 4
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 3
 10-bit comparator not equal                           : 2
 11-bit comparator greater                             : 1
 12-bit comparator equal                               : 5
 12-bit comparator greater                             : 11
 12-bit comparator lessequal                           : 4
 13-bit comparator greater                             : 3
 13-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 2
 18-bit comparator lessequal                           : 3
 32-bit comparator equal                               : 3
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 17
 8-bit comparator lessequal                            : 3
 8-bit comparator not equal                            : 2
 9-bit comparator equal                                : 4
 9-bit comparator greater                              : 2
 9-bit comparator not equal                            : 4
# Multiplexers                                         : 195
 1-bit 2-to-1 multiplexer                              : 43
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 17
 12-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 6
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 10
 64-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 74
 8-bit 4-to-1 multiplexer                              : 7
 8-bit 7-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 13
# Xors                                                 : 124
 1-bit xor2                                            : 100
 1-bit xor3                                            : 13
 1-bit xor4                                            : 9
 1-bit xor5                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/cvbs_fifo.ngc>.
Loading core <cvbs_fifo> for timing and area information for instance <cvbs_fifo_inst>.
INFO:Xst:2261 - The FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> in Unit <mcb_soft_calibration_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <IODRPCTRLR_MEMCELL_ADDR_4> <IODRPCTRLR_MEMCELL_ADDR_5> <IODRPCTRLR_MEMCELL_ADDR_6> 
INFO:Xst:2261 - The FF/Latch <cmd_instr_1> in Unit <mem_burst_m0> is equivalent to the following FF/Latch, which will be removed : <cmd_instr_2> 
INFO:Xst:2261 - The FF/Latch <cb_8b_7> in Unit <sd_source_m0> is equivalent to the following FF/Latch, which will be removed : <cr_8b_7> 
INFO:Xst:2261 - The FF/Latch <F_odd_even_flag_delay> in Unit <sd_source_m0> is equivalent to the following FF/Latch, which will be removed : <mode_0_y_pos_active_13b_0> 
INFO:Xst:2261 - The FF/Latch <cb_8b_0> in Unit <sd_source_m0> is equivalent to the following 13 FFs/Latches, which will be removed : <cb_8b_1> <cb_8b_2> <cb_8b_3> <cb_8b_4> <cb_8b_5> <cb_8b_6> <cr_8b_0> <cr_8b_1> <cr_8b_2> <cr_8b_3> <cr_8b_4> <cr_8b_5> <cr_8b_6> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_0> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_0> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_1> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_1> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_2> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_2> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_3> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_3> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_4> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_4> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_5> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_5> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_6> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_6> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_7> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_7> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_0> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_8> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_1> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_9> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_2> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_10> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_3> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_11> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_4> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_12> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_5> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_13> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_6> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_14> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_7> in Unit <bt656_decode_m0> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_15> 
WARNING:Xst:1426 - The value init of the FF/Latch add_r_1_18b hinder the constant cleaning in the block ycbcr_to_rgb_m0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <ip_header_0_193> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_194> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_195> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_196> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_197> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_198> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_199> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_200> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_201> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_202> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_203> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_204> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_205> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_206> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_207> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_208> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_209> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_210> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_212> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_215> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_218> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_219> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_220> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_221> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_222> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_152> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_153> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_154> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_155> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_156> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_157> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_160> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_161> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_162> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_163> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_165> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_166> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_173> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_174> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_175> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_176> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_177> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_178> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_179> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_181> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_182> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_189> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_190> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_191> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_192> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_3> has a constant value of 0 in block <vin_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_6> has a constant value of 0 in block <vin_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_8> has a constant value of 0 in block <vin_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_9> has a constant value of 0 in block <vin_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_0> has a constant value of 0 in block <vout_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_1> has a constant value of 0 in block <vout_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_3> has a constant value of 0 in block <vout_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_6> has a constant value of 0 in block <vout_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_8> has a constant value of 0 in block <vout_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_9> has a constant value of 0 in block <vout_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_0> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_1> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_4> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_5> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_6> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_7> (without init value) has a constant value of 1 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_8> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_9> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_10> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_11> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_12> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_13> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_14> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_15> (without init value) has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <H_scale_down> has a constant value of 0 in block <scaler_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_223> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmd_instr_1> (without init value) has a constant value of 0 in block <mem_burst_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cb_8b_0> (without init value) has a constant value of 0 in block <sd_source_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cb_8b_7> (without init value) has a constant value of 1 in block <sd_source_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_0> has a constant value of 0 in block <vin_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_1> has a constant value of 0 in block <vin_frame_buffer_ctrl_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_35> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_36> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_37> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_38> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_39> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_40> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_41> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_42> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_43> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_44> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_45> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_47> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_59> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_60> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_61> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_62> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_63> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_81> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_82> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_83> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_85> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_86> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_87> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_88> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_89> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_0> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_1> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_7> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_10> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_11> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_12> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_13> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_14> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_15> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_16> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_17> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_18> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_19> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_20> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_21> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_22> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_23> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_25> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_27> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_28> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_29> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_31> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_32> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_33> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_34> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_118> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_120> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_121> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_122> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_123> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_124> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_125> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_130> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_131> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_132> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_133> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_134> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_135> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_136> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_137> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_138> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_139> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_140> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_141> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_142> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_143> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_144> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_145> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_146> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_148> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_150> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_90> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_91> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_92> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_93> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_94> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_96> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_98> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_99> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_100> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_101> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_102> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_103> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_104> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_105> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_106> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_107> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_108> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_109> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_110> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_111> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_112> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_113> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_114> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_header_0_116> (without init value) has a constant value of 0 in block <ipsend_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_offset_13b_8> of sequential type is unconnected in block <sd_source_m0>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_offset_13b_9> of sequential type is unconnected in block <sd_source_m0>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_offset_13b_10> of sequential type is unconnected in block <sd_source_m0>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_offset_13b_11> of sequential type is unconnected in block <sd_source_m0>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_offset_13b_12> of sequential type is unconnected in block <sd_source_m0>.
WARNING:Xst:2677 - Node <wrusedw_8> of sequential type is unconnected in block <vin_frame_buffer_ctrl_fifo_m0>.
WARNING:Xst:2677 - Node <rdusedw_8> of sequential type is unconnected in block <vin_frame_buffer_ctrl_fifo_m0>.
WARNING:Xst:2677 - Node <h_coff_sum_8> of sequential type is unconnected in block <scaler_m0>.
WARNING:Xst:2677 - Node <wrusedw_9> of sequential type is unconnected in block <out_buff0>.
WARNING:Xst:2404 -  FFs/Latches <cmd_instr<2:1>> (without init value) have a constant value of 0 in block <mem_burst_v2>.

Synthesizing (advanced) Unit <bt656_decode>.
The following registers are absorbed into counter <pixel_cnt>: 1 register on signal <pixel_cnt>.
The following registers are absorbed into counter <y_cnt>: 1 register on signal <y_cnt>.
Unit <bt656_decode> synthesized (advanced).

Synthesizing (advanced) Unit <calu>.
	Multiplier <Mmult_a_reg[15]_a_coff_reg[7]_MuLt_9_OUT> in block <calu> and adder/subtractor <Madd_a_mult1[15]_b_mult1[15]_add_24_OUT> in block <calu> are combined into a MAC<Maddsub_a_reg[15]_a_coff_reg[7]_MuLt_9_OUT>.
	The following registers are also absorbed by the MAC: <a_mult1> in block <calu>, <add1> in block <calu>.
	Multiplier <Mmult_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT> in block <calu> and adder/subtractor <Madd_a_mult0[15]_b_mult0[15]_add_23_OUT> in block <calu> are combined into a MAC<Maddsub_a_reg[7]_a_coff_reg[7]_MuLt_8_OUT>.
	The following registers are also absorbed by the MAC: <a_mult0> in block <calu>, <add0> in block <calu>.
	Multiplier <Mmult_a_reg[23]_a_coff_reg[7]_MuLt_10_OUT> in block <calu> and adder/subtractor <Madd_a_mult2[15]_b_mult2[15]_add_25_OUT> in block <calu> are combined into a MAC<Maddsub_a_reg[23]_a_coff_reg[7]_MuLt_10_OUT>.
	The following registers are also absorbed by the MAC: <a_mult2> in block <calu>, <add2> in block <calu>.
	Found pipelined multiplier on signal <b_reg[15]_b_coff_reg[7]_MuLt_12_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <b_reg[7]_b_coff_reg[7]_MuLt_11_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <b_reg[23]_b_coff_reg[7]_MuLt_13_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_b_reg[15]_b_coff_reg[7]_MuLt_12_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_b_reg[7]_b_coff_reg[7]_MuLt_11_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_b_reg[23]_b_coff_reg[7]_MuLt_13_OUT by adding 1 register level(s).
Unit <calu> synthesized (advanced).

Synthesizing (advanced) Unit <demux>.
The following registers are absorbed into counter <vin_cnt>: 1 register on signal <vin_cnt>.
Unit <demux> synthesized (advanced).

Synthesizing (advanced) Unit <dp_ram_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <wrclock>       | rise     |
    |     weA            | connected to signal <wren>          | high     |
    |     addrA          | connected to signal <wraddress>     |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <rdclock>       | rise     |
    |     addrB          | connected to signal <rdaddress>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dp_ram_4> synthesized (advanced).

Synthesizing (advanced) Unit <dp_ram_5>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <wrclock>       | rise     |
    |     weA            | connected to signal <wren>          | high     |
    |     addrA          | connected to signal <wraddress>     |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <rdclock>       | rise     |
    |     addrB          | connected to signal <rdaddress>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dp_ram_5> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <ipsend>.
The following registers are absorbed into counter <tx_data_counter>: 1 register on signal <tx_data_counter>.
	The following adders/subtractors are grouped into adder tree <Madd_n0407[24:0]1> :
 	<Madd_n0383[16:0]> in block <ipsend>, 	<Madd_n0386[17:0]> in block <ipsend>, 	<Madd_n0389[18:0]> in block <ipsend>, 	<Madd_n0392[19:0]> in block <ipsend>, 	<Madd_n0395[20:0]> in block <ipsend>, 	<Madd_n0398[21:0]> in block <ipsend>, 	<Madd_n0401[22:0]> in block <ipsend>, 	<Madd_n0404[23:0]> in block <ipsend>, 	<Madd_n0407[24:0]> in block <ipsend>.
INFO:Xst:3231 - The small RAM <Mram_preamble> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i<2:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mac_addr> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 14-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i<3:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ipsend> synthesized (advanced).

Synthesizing (advanced) Unit <lite_fifo_1>.
The following registers are absorbed into accumulator <rdptr_b_rd>: 1 register on signal <rdptr_b_rd>.
The following registers are absorbed into accumulator <wrptr_b_wr>: 1 register on signal <wrptr_b_wr>.
INFO:Xst:3226 - The RAM <fifo_ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <fifo_ram/read_addr> <q_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <wrclk>         | rise     |
    |     weA            | connected to signal <wrreq_allow>   | high     |
    |     addrA          | connected to signal <wrptr_b_wr<8:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <rdclk>         | rise     |
    |     addrB          | connected to signal <rdptr_b_rd_next<8:0>> |          |
    |     doB            | connected to signal <q_reg>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lite_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <lite_fifo_2>.
The following registers are absorbed into accumulator <rdptr_b_rd>: 1 register on signal <rdptr_b_rd>.
The following registers are absorbed into accumulator <wrptr_b_wr>: 1 register on signal <wrptr_b_wr>.
INFO:Xst:3226 - The RAM <fifo_ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <q_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 64-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <wrclk>         | rise     |
    |     weA            | connected to signal <wrreq_allow>   | high     |
    |     addrA          | connected to signal <wrptr_b_wr<7:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 64-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <rdclk>         | rise     |
    |     enB            | connected to signal <rdvalid_next>  | high     |
    |     addrB          | connected to signal <fifo_ram/read_addr> |          |
    |     doB            | connected to signal <q_reg>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lite_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <lite_fifo_3>.
The following registers are absorbed into accumulator <rdptr_b_rd>: 1 register on signal <rdptr_b_rd>.
The following registers are absorbed into accumulator <wrptr_b_wr>: 1 register on signal <wrptr_b_wr>.
INFO:Xst:3226 - The RAM <fifo_ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <fifo_ram/read_addr> <q_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <wrclk>         | rise     |
    |     weA            | connected to signal <wrreq_allow>   | high     |
    |     addrA          | connected to signal <wrptr_b_wr<7:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <rdclk>         | rise     |
    |     addrB          | connected to signal <rdptr_b_rd_next<7:0>> |          |
    |     doB            | connected to signal <q_reg>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lite_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <lite_fifo_4>.
The following registers are absorbed into accumulator <rdptr_b_rd>: 1 register on signal <rdptr_b_rd>.
The following registers are absorbed into accumulator <wrptr_b_wr>: 1 register on signal <wrptr_b_wr>.
INFO:Xst:3226 - The RAM <fifo_ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <fifo_ram/read_addr> <q_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <wrclk>         | rise     |
    |     weA            | connected to signal <wrreq_allow>   | high     |
    |     addrA          | connected to signal <wrptr_b_wr<8:0>> |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <rdclk>         | rise     |
    |     addrB          | connected to signal <rdptr_b_rd_next<8:0>> |          |
    |     doB            | connected to signal <q_reg>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lite_fifo_4> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
	The following adders/subtractors are grouped into adder tree <Madd_n0468_Madd1> :
 	<Madd_n0713[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd_n0716[11:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0873_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0742[9:0]1> :
 	<Madd_n0736[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0739[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0742[9:0]> in block <mcb_soft_calibration>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <mem_burst_v2>.
The following registers are absorbed into counter <rd_data_cnt>: 1 register on signal <rd_data_cnt>.
The following registers are absorbed into counter <wr_data_cnt>: 1 register on signal <wr_data_cnt>.
Unit <mem_burst_v2> synthesized (advanced).

Synthesizing (advanced) Unit <mem_read_arbi>.
The following registers are absorbed into counter <cnt_timer>: 1 register on signal <cnt_timer>.
Unit <mem_read_arbi> synthesized (advanced).

Synthesizing (advanced) Unit <mem_write_arbi>.
The following registers are absorbed into counter <cnt_timer>: 1 register on signal <cnt_timer>.
Unit <mem_write_arbi> synthesized (advanced).

Synthesizing (advanced) Unit <reset>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <reset> synthesized (advanced).

Synthesizing (advanced) Unit <scaler>.
The following registers are absorbed into accumulator <scale_map_line>: 1 register on signal <scale_map_line>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
The following registers are absorbed into counter <rd_req_cnt>: 1 register on signal <rd_req_cnt>.
The following registers are absorbed into counter <wr_lines>: 1 register on signal <wr_lines>.
The following registers are absorbed into counter <rd_col>: 1 register on signal <rd_col>.
The following registers are absorbed into counter <scale_col>: 1 register on signal <scale_col>.
The following registers are absorbed into accumulator <map_col>: 1 register on signal <map_col>.
The following registers are absorbed into counter <pix_cnt>: 1 register on signal <pix_cnt>.
Unit <scaler> synthesized (advanced).

Synthesizing (advanced) Unit <sd_source>.
The following registers are absorbed into counter <h_cnt_13b>: 1 register on signal <h_cnt_13b>.
The following registers are absorbed into counter <frm_offset_11b>: 1 register on signal <frm_offset_11b>.
The following registers are absorbed into counter <v_cnt_13b>: 1 register on signal <v_cnt_13b>.
INFO:Xst:3231 - The small RAM <Mram__n0403> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <h_cnt_delay_13b<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sd_source> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <frame_index>: 1 register on signal <frame_index>.
The following registers are absorbed into counter <video_sel_cnt>: 1 register on signal <video_sel_cnt>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <vin_frame_buffer_ctrl>.
The following registers are absorbed into counter <data_cnt>: 1 register on signal <data_cnt>.
The following registers are absorbed into counter <frame_addr>: 1 register on signal <frame_addr>.
The following registers are absorbed into counter <burst_line>: 1 register on signal <burst_line>.
Unit <vin_frame_buffer_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <vin_pro>.
The following registers are absorbed into counter <vin_x_cnt>: 1 register on signal <vin_x_cnt>.
The following registers are absorbed into counter <vin_y_cnt>: 1 register on signal <vin_y_cnt>.
Unit <vin_pro> synthesized (advanced).

Synthesizing (advanced) Unit <vout_display_timing>.
The following registers are absorbed into counter <h_cnt>: 1 register on signal <h_cnt>.
The following registers are absorbed into counter <v_cnt>: 1 register on signal <v_cnt>.
Unit <vout_display_timing> synthesized (advanced).

Synthesizing (advanced) Unit <vout_frame_buffer_ctrl>.
The following registers are absorbed into counter <wait_time>: 1 register on signal <wait_time>.
The following registers are absorbed into counter <burst_line>: 1 register on signal <burst_line>.
Unit <vout_frame_buffer_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <ycbcr_to_rgb>.
	Multiplier <Mmult_i_cb_8b[7]_PWR_41_o_MuLt_9_OUT> in block <ycbcr_to_rgb> and adder/subtractor <Madd_mult_y_for_b_18b[17]_mult_cb_for_b_18b[17]_add_21_OUT> in block <ycbcr_to_rgb> are combined into a MAC<Maddsub_i_cb_8b[7]_PWR_41_o_MuLt_9_OUT>.
	The following registers are also absorbed by the MAC: <mult_cb_for_b_18b> in block <ycbcr_to_rgb>, <add_b_0_18b> in block <ycbcr_to_rgb>.
	Multiplier <Mmult_i_cr_8b[7]_PWR_41_o_MuLt_13_OUT> in block <ycbcr_to_rgb> and adder/subtractor <Madd_mult_y_for_r_18b[17]_mult_cr_for_r_18b[17]_add_18_OUT> in block <ycbcr_to_rgb> are combined into a MAC<Maddsub_i_cr_8b[7]_PWR_41_o_MuLt_13_OUT>.
	The following registers are also absorbed by the MAC: <mult_cr_for_r_18b> in block <ycbcr_to_rgb>, <add_r_0_18b> in block <ycbcr_to_rgb>.
	Multiplier <Mmult_i_cb_8b[7]_PWR_41_o_MuLt_8_OUT> in block <ycbcr_to_rgb> and adder/subtractor <Madd_mult_cb_for_g_18b[17]_mult_cr_for_g_18b[17]_add_20_OUT> in block <ycbcr_to_rgb> are combined into a MAC<Maddsub_i_cb_8b[7]_PWR_41_o_MuLt_8_OUT>.
	The following registers are also absorbed by the MAC: <mult_cb_for_g_18b> in block <ycbcr_to_rgb>, <add_g_1_18b> in block <ycbcr_to_rgb>.
	Found pipelined multiplier on signal <i_cr_8b[7]_PWR_41_o_MuLt_14_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <i_y_8b[7]_PWR_41_o_MuLt_2_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_i_cr_8b[7]_PWR_41_o_MuLt_14_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_i_y_8b[7]_PWR_41_o_MuLt_2_OUT by adding 1 register level(s).
Unit <ycbcr_to_rgb> synthesized (advanced).
WARNING:Xst:2677 - Node <mode_0_x_pos_active_offset_13b_8> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_offset_13b_9> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_offset_13b_10> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_offset_13b_11> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_offset_13b_12> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <h_coff_sum_8> of sequential type is unconnected in block <scaler>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 13
 1024x8-bit dual-port block RAM                        : 2
 14x8-bit single-port distributed Read Only RAM        : 1
 256x16-bit dual-port block RAM                        : 1
 256x64-bit dual-port block RAM                        : 1
 4x8-bit single-port distributed Read Only RAM         : 1
 512x16-bit dual-port block RAM                        : 2
 512x8-bit dual-port block RAM                         : 4
 8x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 9
 10x8-to-18-bit MAC                                    : 1
 8x6-to-18-bit MAC                                     : 1
 8x8-to-16-bit MAC                                     : 6
 9x8-to-18-bit MAC                                     : 1
# Multipliers                                          : 8
 8x8-bit registered multiplier                         : 7
 9x8-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 75
 10-bit adder                                          : 11
 10-bit subtractor                                     : 9
 11-bit adder                                          : 2
 11-bit subtractor                                     : 3
 12-bit adder                                          : 5
 12-bit subtractor                                     : 1
 13-bit adder                                          : 1
 13-bit subtractor                                     : 1
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 18-bit subtractor                                     : 3
 2-bit subtractor                                      : 1
 20-bit adder                                          : 1
 24-bit adder                                          : 2
 30-bit adder                                          : 1
 5-bit adder                                           : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 17
 9-bit subtractor                                      : 4
# Adder Trees                                          : 3
 10-bit / 4-inputs adder tree                          : 1
 25-bit / 10-inputs adder tree                         : 1
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 39
 10-bit up counter                                     : 3
 11-bit up counter                                     : 2
 12-bit up counter                                     : 16
 13-bit up counter                                     : 2
 16-bit up counter                                     : 5
 2-bit up counter                                      : 2
 3-bit up counter                                      : 3
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
# Accumulators                                         : 10
 10-bit up accumulator                                 : 4
 20-bit up accumulator                                 : 2
 9-bit up accumulator                                  : 4
# Registers                                            : 2390
 Flip-Flops                                            : 2390
# Comparators                                          : 90
 1-bit comparator equal                                : 4
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 3
 10-bit comparator not equal                           : 2
 11-bit comparator greater                             : 1
 12-bit comparator equal                               : 5
 12-bit comparator greater                             : 11
 12-bit comparator lessequal                           : 4
 13-bit comparator greater                             : 3
 13-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 2
 18-bit comparator lessequal                           : 3
 32-bit comparator equal                               : 3
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 17
 8-bit comparator lessequal                            : 3
 8-bit comparator not equal                            : 2
 9-bit comparator equal                                : 4
 9-bit comparator greater                              : 2
 9-bit comparator not equal                            : 4
# Multiplexers                                         : 247
 1-bit 2-to-1 multiplexer                              : 77
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 7-to-1 multiplexer                              : 32
 10-bit 2-to-1 multiplexer                             : 12
 24-bit 2-to-1 multiplexer                             : 6
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 10
 64-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 70
 8-bit 4-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 13
# Xors                                                 : 124
 1-bit xor2                                            : 100
 1-bit xor3                                            : 13
 1-bit xor4                                            : 9
 1-bit xor5                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <top>: instances <common_std_logic_vector_delay_m0>, <common_std_logic_vector_delay_m1> of unit <common_std_logic_vector_delay> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <ip_header_0_144> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_145> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_146> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_148> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_150> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_152> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_153> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_154> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_155> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_156> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_157> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_160> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_161> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_162> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_163> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_165> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_166> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_173> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_121> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_122> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_123> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_124> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_125> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_130> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_131> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_132> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_133> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_134> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_135> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_136> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_137> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_138> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_139> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_140> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_141> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_142> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_143> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_200> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_201> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_202> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_203> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_204> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_205> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_206> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_207> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_208> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_209> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_210> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_212> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_215> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_218> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_219> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_220> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_221> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_222> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_223> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_174> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_175> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_176> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_177> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_178> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_179> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_181> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_182> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_189> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_190> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_191> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_192> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_193> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_194> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_195> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_196> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_197> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_198> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_199> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_28> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_29> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_31> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_32> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_33> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_34> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_35> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_36> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_37> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_38> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_39> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_40> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_41> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_42> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_43> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_44> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_45> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_47> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_59> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_0> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_1> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_7> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_10> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_11> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_12> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_13> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_14> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_15> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_16> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_17> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_18> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_19> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_20> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_21> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_22> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_23> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_25> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_27> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_99> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_100> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_101> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_102> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_103> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_104> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_105> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_106> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_107> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_108> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_109> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_110> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_111> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_112> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_113> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_114> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_116> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_118> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_120> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_60> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_61> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_62> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_63> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_81> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_82> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_83> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_85> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_86> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_87> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_88> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_89> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_90> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_91> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_92> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_93> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_94> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_96> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_98> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cb_8b_0> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cb_8b_1> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cb_8b_2> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cb_8b_3> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cb_8b_4> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cb_8b_5> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cb_8b_6> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cb_8b_7> (without init value) has a constant value of 1 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cr_8b_0> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cr_8b_1> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cr_8b_2> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cr_8b_3> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cr_8b_4> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cr_8b_5> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cr_8b_6> (without init value) has a constant value of 0 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cr_8b_7> (without init value) has a constant value of 1 in block <sd_source>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_0> has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_per_line_1> has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_per_line_3> has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_per_line_6> has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_per_line_8> has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_per_line_9> has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_per_line_0> has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_per_line_1> has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_per_line_3> has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_per_line_6> has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_per_line_8> has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_per_line_9> has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <H_scale_down> has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch add_r_1_18b hinder the constant cleaning in the block ycbcr_to_rgb.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <F_odd_even_flag_delay> in Unit <sd_source> is equivalent to the following FF/Latch, which will be removed : <mode_0_y_pos_active_13b_0> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_0> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_0> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_1> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_1> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_2> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_2> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_3> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_3> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_4> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_4> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_5> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_5> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_6> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_6> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_7> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_7> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_0> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_8> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_1> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_9> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_2> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_10> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_3> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_11> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_4> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_12> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_5> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_13> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_6> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_14> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d2_7> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d0_15> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_0> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_8> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_1> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_9> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_2> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_10> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_3> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_11> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_4> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_12> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_5> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_13> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_6> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_14> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d3_7> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_15> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_0> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_0> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_1> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_1> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_2> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_2> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_3> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_3> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_4> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_4> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_5> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_5> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_6> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_6> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_7> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d1_7> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_0> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d2_8> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_1> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d2_9> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_2> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d2_10> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_3> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d2_11> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_4> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d2_12> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_5> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d2_13> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_6> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d2_14> 
INFO:Xst:2261 - The FF/Latch <bt656_in_d4_7> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d2_15> 
INFO:Xst:2261 - The FF/Latch <yc_data_tmp_d2_0> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d3_8> 
INFO:Xst:2261 - The FF/Latch <yc_data_tmp_d2_1> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d3_9> 
INFO:Xst:2261 - The FF/Latch <yc_data_tmp_d2_2> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d3_10> 
INFO:Xst:2261 - The FF/Latch <yc_data_tmp_d2_3> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d3_11> 
INFO:Xst:2261 - The FF/Latch <yc_data_tmp_d2_4> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d3_12> 
INFO:Xst:2261 - The FF/Latch <yc_data_tmp_d2_5> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d3_13> 
INFO:Xst:2261 - The FF/Latch <yc_data_tmp_d2_6> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d3_14> 
INFO:Xst:2261 - The FF/Latch <yc_data_tmp_d2_7> in Unit <bt656_decode> is equivalent to the following FF/Latch, which will be removed : <yc_data_tmp_d3_15> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <K_v_reg_0> in Unit <scaler> is equivalent to the following 12 FFs/Latches, which will be removed : <K_v_reg_1> <K_v_reg_4> <K_v_reg_5> <K_v_reg_6> <K_v_reg_8> <K_v_reg_9> <K_v_reg_10> <K_v_reg_11> <K_v_reg_12> <K_v_reg_13> <K_v_reg_14> <K_v_reg_15> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <K_v_reg_0> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <K_v_reg_7> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <udp_inst/ipsend_inst/FSM_12> on signal <tx_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 011
 0011  | 010
 0100  | 110
 0101  | 111
 0110  | 101
 0111  | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mem_ctrl_m0/mem_read_arbi_m0/FSM_7> on signal <read_state[1:8]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 00000001
 000001 | 00000010
 000101 | 00000100
 000010 | 00001000
 000011 | 00010000
 000100 | 00100000
 001001 | 01000000
 000111 | unreached
 001000 | unreached
 001101 | 10000000
 001011 | unreached
 001100 | unreached
 001111 | unreached
 010000 | unreached
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mem_ctrl_m0/mem_write_arbi_m0/FSM_8> on signal <write_state[1:3]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000
 000001 | 001
 000101 | 010
 000010 | 011
 000011 | 100
 000100 | 101
 001001 | 110
 000111 | unreached
 001000 | unreached
 001101 | 111
 001011 | unreached
 001100 | unreached
 001111 | unreached
 010000 | unreached
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_9> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Optimizing FSM <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/FSM_10> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/FSM_11> on signal <state[1:4]> with GRAY encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0111  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 1000  | 1100
 1001  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mem_ctrl_m0/mem_burst_m0/FSM_6> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0011  | 0011
 0001  | 0001
 1000  | 1000
 0110  | 0110
 0100  | 0100
 1001  | 1001
 0111  | 0111
 0010  | 0010
 0101  | 0101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/FSM_0> on signal <burst_state[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 00100
 011   | 01000
 100   | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/FSM_1> on signal <burst_state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 101   | 000001
 000   | 000010
 001   | 000100
 010   | 001000
 011   | 010000
 100   | 100000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <video_pro_m0/vout_pro_m0/scaler_m0/FSM_2> on signal <wr_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0010  | 01
 0001  | 11
 0011  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <video_pro_m0/vout_pro_m0/scaler_m0/FSM_4> on signal <rd_pixel_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0010  | 01
 0001  | 11
 0011  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <video_pro_m0/vout_pro_m0/scaler_m0/FSM_5> on signal <col_calu_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <video_pro_m0/vout_pro_m0/scaler_m0/FSM_3> on signal <scale_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
 0100  | unreached
-------------------
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmd_byte_addr_0> (without init value) has a constant value of 0 in block <mem_burst_v2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_1> (without init value) has a constant value of 0 in block <mem_burst_v2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_2> (without init value) has a constant value of 0 in block <mem_burst_v2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_temp_13b_9> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_temp_13b_10> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_temp_13b_11> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <mode_0_x_pos_active_temp_13b_12> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <frm_offset_11b_8> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <frm_offset_11b_9> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:2677 - Node <frm_offset_11b_10> of sequential type is unconnected in block <sd_source>.
WARNING:Xst:1293 - FF/Latch <remain_len_0> has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <remain_len_1> has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <remain_len_3> has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <remain_len_6> has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_0> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_1> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_2> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_3> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_4> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_5> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_6> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_0> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_1> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_3> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_6> (without init value) has a constant value of 0 in block <vin_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_burst_addr_0> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_1> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_2> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_3> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_4> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_5> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_6> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <remain_len_0> has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <remain_len_1> has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <remain_len_3> has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <remain_len_6> has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_0> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_1> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_3> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_6> (without init value) has a constant value of 0 in block <vout_frame_buffer_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <burst_line_10> of sequential type is unconnected in block <vout_frame_buffer_ctrl>.
WARNING:Xst:2677 - Node <burst_line_11> of sequential type is unconnected in block <vout_frame_buffer_ctrl>.
WARNING:Xst:1710 - FF/Latch <map_col_4> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <map_col_3> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <map_col_2> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <map_col_1> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <map_col_0> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <scale_map_line_1> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <scale_map_line_0> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_V_0> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_V_1> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_H_0> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_H_1> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_H_2> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_H_3> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_H_4> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_H_4> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_H_3> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_H_2> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_H_1> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_H_0> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_H_d0_4> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_H_d0_3> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_H_d0_2> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_H_d0_1> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_coff_H_d0_0> (without init value) has a constant value of 1 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_V_1> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_V_0> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_H_d0_0> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_H_d0_1> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_H_d0_2> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_H_d0_3> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_coff_H_d0_4> (without init value) has a constant value of 0 in block <scaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <h_coff_sum_0> of sequential type is unconnected in block <scaler>.
WARNING:Xst:2677 - Node <h_coff_sum_1> of sequential type is unconnected in block <scaler>.
WARNING:Xst:2677 - Node <h_coff_sum_2> of sequential type is unconnected in block <scaler>.
WARNING:Xst:2677 - Node <h_coff_sum_3> of sequential type is unconnected in block <scaler>.
WARNING:Xst:2677 - Node <h_coff_sum_4> of sequential type is unconnected in block <scaler>.
WARNING:Xst:2677 - Node <wr_cnt_11> of sequential type is unconnected in block <scaler>.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_3> <MCB_UIADDR_4> 

Optimizing unit <vout_display_pro> ...

Optimizing unit <common_std_logic_vector_delay> ...

Optimizing unit <top> ...

Optimizing unit <demux> ...

Optimizing unit <ipsend> ...
WARNING:Xst:1710 - FF/Latch <ip_header_0_169> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_170> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_171> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_172> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_180> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_183> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_184> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_185> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_186> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_187> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_188> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_211> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_213> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_214> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_216> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_217> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_19> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_20> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_21> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_22> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_23> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_24> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_25> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_26> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_27> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_28> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_29> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_30> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_31> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_2> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_3> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_4> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_5> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_6> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_8> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_9> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_24> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_26> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_30> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_46> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_80> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_84> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_95> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_97> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_115> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_117> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_119> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_126> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_127> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_128> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_129> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_147> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_149> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_151> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_158> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_159> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_164> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_167> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_header_0_168> (without init value) has a constant value of 1 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <crc> ...

Optimizing unit <DeBounce> ...

Optimizing unit <mem_read_arbi> ...

Optimizing unit <mem_write_arbi> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <infrastructure> ...

Optimizing unit <mem_burst_v2> ...

Optimizing unit <sd_source> ...

Optimizing unit <bt656_decode> ...

Optimizing unit <vin_pro> ...

Optimizing unit <vin_frame_buffer_ctrl> ...

Optimizing unit <lite_fifo_2> ...

Optimizing unit <lite_fifo_1> ...

Optimizing unit <vout_pro> ...

Optimizing unit <vout_frame_buffer_ctrl> ...

Optimizing unit <lite_fifo_3> ...

Optimizing unit <scaler> ...

Optimizing unit <calu> ...

Optimizing unit <yuv444_yuv422> ...

Optimizing unit <YUV422_2YUV444> ...

Optimizing unit <lite_fifo_4> ...

Optimizing unit <vout_display_timing> ...

Optimizing unit <ycbcr_to_rgb> ...

Optimizing unit <ODDR2_group_1> ...
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_data_remain_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_data_remain_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_data_remain_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_data_remain_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_data_remain_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_data_remain_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d0_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d0_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d0_2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d0_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d0_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d0_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d0_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d0_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d0_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d0_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_addr_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_addr_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d1_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d1_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d1_2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d1_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d1_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d1_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d1_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d1_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d1_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d1_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d2_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d2_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d2_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d2_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_d2_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d2_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d2_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d2_2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d2_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_d2_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_out_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_out_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_out_2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_out_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/b_coff_next_out_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/a_coff_H_from_V_d0_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/a_coff_H_from_V_d0_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/a_coff_H_from_V_d0_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/a_coff_H_from_V_d0_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/a_coff_H_from_V_d0_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mem_ctrl_m0/mem_burst_m0/cmd_byte_addr_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <bt656_decode_m0/hs_reg> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/burst_line_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_max_line_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdempty> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrusedw_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrusedw_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrfull> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdusedw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdusedw_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdusedw_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdusedw_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdusedw_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdusedw_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdusedw_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdusedw_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdusedw_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdusedw_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrusedw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrusedw_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrusedw_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrusedw_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrusedw_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrusedw_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrusedw_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrusedw_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrusedw_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrusedw_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/wrfull> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vin_pro_m0/buffer_f/rdvalid> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdusedw_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdusedw_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdusedw_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdusedw_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdusedw_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdusedw_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdusedw_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdusedw_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdusedw_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrfull> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdvalid> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_out_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_out_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_out_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_out_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_out_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_out_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_out_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/data_en_out> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_out_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_out_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_out_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_out_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_out_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_out_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_out_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d2_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d2_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d2_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d2_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d2_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d2_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d2_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d2_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d2_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d2_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d2_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d2_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d2_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d2_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d2_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d2_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/data_en_in_d2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/data_en_in_d1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/data_en_in_d0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/b_coff_next_d0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/a_coff_next_d0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/YUV422_2YUV444_u1/de_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdempty> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdusedw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdusedw_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdusedw_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdusedw_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdusedw_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdusedw_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdusedw_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdusedw_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdusedw_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdusedw_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/wrusedw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/wrfull> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <video_pro_m0/vout_pro_m0/out_buff0/rdvalid> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/remain_len_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/remain_len_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/wait_time_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/remain_len_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/remain_len_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_data_remain_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_data_remain_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_data_remain_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_data_remain_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_len_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_len_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_len_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_len_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/remain_len_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/remain_len_4> <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/remain_len_2> 
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_len_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_len_4> <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/rd_burst_len_2> 
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vout_pro_m0/scaler_m0/map_col_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vout_pro_m0/scaler_m0/scale_col_0> 
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_len_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_len_4> <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/wr_burst_len_2> 
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/remain_len_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/remain_len_4> <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/remain_len_2> 
INFO:Xst:2261 - The FF/Latch <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_4> <mem_ctrl_m0/mem_read_arbi_m0/rd_burst_len_2> 
INFO:Xst:2261 - The FF/Latch <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_4> <mem_ctrl_m0/mem_write_arbi_m0/wr_burst_len_2> 
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/byte_per_line_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/byte_per_line_5> <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/byte_per_line_4> <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/byte_per_line_2> 
INFO:Xst:2261 - The FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_5> <mem_ctrl_m0/mem_burst_m0/rd_burst_len_latch_4> 
INFO:Xst:2261 - The FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_data_remain_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <mem_ctrl_m0/mem_burst_m0/wr_data_remain_4> <mem_ctrl_m0/mem_burst_m0/wr_data_remain_2> 
INFO:Xst:2261 - The FF/Latch <mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_5> <mem_ctrl_m0/mem_burst_m0/wr_burst_len_latch_4> 
INFO:Xst:2261 - The FF/Latch <bt656_decode_m0/yc_data_tmp_d3_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/buffer_f_data_8> 
INFO:Xst:2261 - The FF/Latch <bt656_decode_m0/yc_data_tmp_d3_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/buffer_f_data_9> 
INFO:Xst:2261 - The FF/Latch <bt656_decode_m0/yc_data_tmp_d3_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/buffer_f_data_10> 
INFO:Xst:2261 - The FF/Latch <bt656_decode_m0/yc_data_tmp_d3_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/buffer_f_data_11> 
INFO:Xst:2261 - The FF/Latch <bt656_decode_m0/yc_data_tmp_d3_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/buffer_f_data_12> 
INFO:Xst:2261 - The FF/Latch <bt656_decode_m0/yc_data_tmp_d3_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/buffer_f_data_13> 
INFO:Xst:2261 - The FF/Latch <bt656_decode_m0/yc_data_tmp_d3_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/buffer_f_data_14> 
INFO:Xst:2261 - The FF/Latch <bt656_decode_m0/yc_data_tmp_d3_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/buffer_f_data_15> 
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vin_pro_m0/frame_flag> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/frame_flag_vin> 
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/byte_per_line_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/byte_per_line_5> <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/byte_per_line_4> <video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/byte_per_line_2> 
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vout_pro_m0/pixel_rd_req_d0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <vout_display_pro_m0/timing_gen_de_d0> 
INFO:Xst:2261 - The FF/Latch <mem_ctrl_m0/mem_burst_m0/cmd_bl_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mem_ctrl_m0/mem_burst_m0/cmd_bl_2> 
INFO:Xst:2261 - The FF/Latch <mem_ctrl_m0/mem_burst_m0/cmd_bl_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <mem_ctrl_m0/mem_burst_m0/cmd_bl_4> <mem_ctrl_m0/mem_burst_m0/cmd_bl_1> <mem_ctrl_m0/mem_burst_m0/cmd_bl_0> 
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vin_pro_m0/vs_vclk_d0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_vs_d0> 
INFO:Xst:2261 - The FF/Latch <video_pro_m0/vin_pro_m0/vs_vclk_d1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_vs_d1> 
INFO:Xst:2261 - The FF/Latch <mem_ctrl_m0/mem_burst_m0/rd_data_remain_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <mem_ctrl_m0/mem_burst_m0/rd_data_remain_4> <mem_ctrl_m0/mem_burst_m0/rd_data_remain_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 14.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cvbs_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cvbs_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cvbs_fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cvbs_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <cvbs_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <cvbs_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <cvbs_fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <cvbs_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 2 time(s)
FlipFlop mem_ctrl_m0/mem_write_arbi_m0/write_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop mem_ctrl_m0/mem_write_arbi_m0/write_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop mem_ctrl_m0/mem_write_arbi_m0/write_state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <demux_m0/data0_d2_7>.
	Found 2-bit shift register for signal <demux_m0/data0_d2_6>.
	Found 2-bit shift register for signal <demux_m0/data0_d2_5>.
	Found 2-bit shift register for signal <demux_m0/data0_d2_4>.
	Found 2-bit shift register for signal <sd_source_m0/y_8b_7>.
	Found 2-bit shift register for signal <sd_source_m0/y_8b_6>.
	Found 2-bit shift register for signal <sd_source_m0/y_8b_5>.
	Found 2-bit shift register for signal <sd_source_m0/y_8b_4>.
	Found 2-bit shift register for signal <sd_source_m0/y_8b_3>.
	Found 2-bit shift register for signal <sd_source_m0/y_8b_2>.
	Found 2-bit shift register for signal <sd_source_m0/y_8b_1>.
	Found 2-bit shift register for signal <sd_source_m0/y_8b_0>.
	Found 3-bit shift register for signal <bt656_decode_m0/de_t_d3>.
	Found 2-bit shift register for signal <bt656_decode_m0/yc_data_tmp_d3_7>.
	Found 2-bit shift register for signal <bt656_decode_m0/yc_data_tmp_d3_6>.
	Found 2-bit shift register for signal <bt656_decode_m0/yc_data_tmp_d3_5>.
	Found 2-bit shift register for signal <bt656_decode_m0/yc_data_tmp_d3_4>.
	Found 2-bit shift register for signal <bt656_decode_m0/yc_data_tmp_d3_3>.
	Found 2-bit shift register for signal <bt656_decode_m0/yc_data_tmp_d3_2>.
	Found 2-bit shift register for signal <bt656_decode_m0/yc_data_tmp_d3_1>.
	Found 2-bit shift register for signal <bt656_decode_m0/yc_data_tmp_d3_0>.
	Found 2-bit shift register for signal <bt656_decode_m0/bt656_in_d1_6>.
	Found 2-bit shift register for signal <bt656_decode_m0/bt656_in_d1_5>.
	Found 2-bit shift register for signal <bt656_decode_m0/bt656_in_d1_4>.
	Found 3-bit shift register for signal <bt656_decode_m0/bt656_in_d2_7>.
	Found 3-bit shift register for signal <bt656_decode_m0/bt656_in_d2_3>.
	Found 3-bit shift register for signal <bt656_decode_m0/bt656_in_d2_2>.
	Found 3-bit shift register for signal <bt656_decode_m0/bt656_in_d2_1>.
	Found 3-bit shift register for signal <bt656_decode_m0/bt656_in_d2_0>.
	Found 6-bit shift register for signal <video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_7>.
	Found 6-bit shift register for signal <video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_6>.
	Found 6-bit shift register for signal <video_pro_m0/vout_pro_m0/scaler_m0/b_coff_H_from_V_d0_5>.
	Found 2-bit shift register for signal <video_pro_m0/vout_pro_m0/scaler_m0/pixel_data_read_en_d0>.
	Found 11-bit shift register for signal <video_pro_m0/vout_pro_m0/scaler_m0/calu_H/scale_en_out>.
	Found 5-bit shift register for signal <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/data_en_out>.
	Found 5-bit shift register for signal <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_7>.
	Found 5-bit shift register for signal <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_6>.
	Found 5-bit shift register for signal <video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out_5>.
	Found 6-bit shift register for signal <common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_26>.
	Found 6-bit shift register for signal <common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_25>.
	Found 5-bit shift register for signal <common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_24>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1905
 Flip-Flops                                            : 1905
# Shift Registers                                      : 41
 11-bit shift register                                 : 1
 2-bit shift register                                  : 24
 3-bit shift register                                  : 6
 5-bit shift register                                  : 5
 6-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4317
#      GND                         : 3
#      INV                         : 102
#      LUT1                        : 439
#      LUT2                        : 502
#      LUT3                        : 366
#      LUT4                        : 410
#      LUT5                        : 313
#      LUT6                        : 673
#      MULT_AND                    : 7
#      MUXCY                       : 753
#      MUXF7                       : 11
#      VCC                         : 2
#      XORCY                       : 736
# FlipFlops/Latches                : 2159
#      FD                          : 382
#      FD_1                        : 27
#      FDC                         : 542
#      FDCE                        : 190
#      FDE                         : 369
#      FDE_1                       : 45
#      FDP                         : 47
#      FDPE                        : 34
#      FDR                         : 170
#      FDRE                        : 321
#      FDS                         : 9
#      FDSE                        : 6
#      ODDR2                       : 17
# RAMS                             : 15
#      RAMB16BWER                  : 4
#      RAMB8BWER                   : 11
# Shift Registers                  : 41
#      SRLC16E                     : 41
# Clock Buffers                    : 7
#      BUFG                        : 4
#      BUFGMUX                     : 1
#      BUFGP                       : 2
# IO Buffers                       : 118
#      IBUF                        : 10
#      IBUFG                       : 2
#      IOBUF                       : 18
#      IOBUFDS                     : 2
#      OBUF                        : 60
#      OBUFT                       : 25
#      OBUFTDS                     : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 19
#      DSP48A1                     : 19
# Others                           : 78
#      BUFPLL_MCB                  : 1
#      fifo_256_64i_16o            : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 46
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2159  out of  54576     3%  
 Number of Slice LUTs:                 2846  out of  27288    10%  
    Number used as Logic:              2805  out of  27288    10%  
    Number used as Memory:               41  out of   6408     0%  
       Number used as SRL:               41

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3563
   Number with an unused Flip Flop:    1404  out of   3563    39%  
   Number with an unused LUT:           717  out of   3563    20%  
   Number of fully used LUT-FF pairs:  1442  out of   3563    40%  
   Number of unique control sets:       130

IO Utilization: 
 Number of IOs:                         136
 Number of bonded IOBs:                 123  out of    316    38%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of    116     8%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                     19  out of     58    32%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cvbs_in_clkn                       | BUFGP                  | 617   |
e_rxc                              | IBUF+BUFG              | 233   |
clk_27m                            | DCM_SP:CLKFX           | 640   |
cvbs_in_clkp                       | BUFGP                  | 44    |
clk_50m                            | PLL_ADV:CLKOUT2        | 402   |
clk_50m                            | PLL_ADV:CLKOUT3        | 321   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 43.308ns (Maximum Frequency: 23.091MHz)
   Minimum input arrival time before clock: 5.818ns
   Maximum output required time after clock: 4.591ns
   Maximum combinational path delay: 4.921ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cvbs_in_clkn'
  Clock period: 12.445ns (frequency: 80.354MHz)
  Total number of paths / destination ports: 9986 / 1162
-------------------------------------------------------------------------
Delay:               12.445ns (Levels of Logic = 10)
  Source:            video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_3 (FF)
  Destination:       video_pro_m0/vin_pro_m0/buffer_f/rdempty (FF)
  Source Clock:      cvbs_in_clkn rising
  Destination Clock: cvbs_in_clkn rising

  Data Path: video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_3 to video_pro_m0/vin_pro_m0/buffer_f/rdempty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.463  video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_3 (video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_3)
     LUT6:I0->O            1   0.254   0.682  video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2 (video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2)
     LUT3:I2->O            1   0.254   0.682  video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4_SW0 (N415)
     LUT6:I5->O            1   0.254   0.682  video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4 (video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4)
     LUT6:I5->O            2   0.254   0.726  video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8_SW0 (N417)
     LUT6:I5->O            7   0.254   1.018  video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8 (video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next)
     LUT3:I1->O            3   0.250   1.042  video_pro_m0/vin_pro_m0/buffer_f/Result<4>21 (video_pro_m0/vin_pro_m0/buffer_f/Result<4>2)
     LUT5:I1->O            3   0.254   1.196  video_pro_m0/vin_pro_m0/buffer_f/Result<5>2 (video_pro_m0/vin_pro_m0/buffer_f/Result<5>)
     LUT5:I0->O            1   0.254   1.137  video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13 (video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13)
     LUT6:I0->O            1   0.254   0.682  video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14 (video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14)
     LUT3:I2->O            1   0.254   0.000  video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o15 (video_pro_m0/vin_pro_m0/buffer_f/ra_held_PWR_18_o_MUX_134_o)
     FDP:D                     0.074          video_pro_m0/vin_pro_m0/buffer_f/rdempty
    ----------------------------------------
    Total                     12.445ns (3.135ns logic, 9.310ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'e_rxc'
  Clock period: 8.526ns (frequency: 117.288MHz)
  Total number of paths / destination ports: 13578 / 527
-------------------------------------------------------------------------
Delay:               4.263ns (Levels of Logic = 4)
  Source:            udp_inst/crc_inst/Crc_24 (FF)
  Destination:       udp_inst/ipsend_inst/dataout_7 (FF)
  Source Clock:      e_rxc rising
  Destination Clock: e_rxc falling

  Data Path: udp_inst/crc_inst/Crc_24 to udp_inst/ipsend_inst/dataout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            15   0.525   1.155  udp_inst/crc_inst/Crc_24 (udp_inst/crc_inst/Crc_24)
     LUT6:I5->O            1   0.254   0.790  udp_inst/ipsend_inst/Mmux__n0475421 (udp_inst/ipsend_inst/Mmux__n047542)
     LUT6:I4->O            1   0.250   0.000  udp_inst/ipsend_inst/Mmux__n0475425_G (N430)
     MUXF7:I1->O           1   0.175   0.790  udp_inst/ipsend_inst/Mmux__n0475425 (udp_inst/ipsend_inst/Mmux__n0475424)
     LUT6:I4->O            1   0.250   0.000  udp_inst/ipsend_inst/Mmux__n0475427 (udp_inst/ipsend_inst/_n0475<7>)
     FDE_1:D                   0.074          udp_inst/ipsend_inst/dataout_7
    ----------------------------------------
    Total                      4.263ns (1.528ns logic, 2.735ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_27m'
  Clock period: 43.139ns (frequency: 23.181MHz)
  Total number of paths / destination ports: 19490 / 1968
-------------------------------------------------------------------------
Delay:               7.844ns (Levels of Logic = 9)
  Source:            video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_4 (FF)
  Destination:       video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_8 (FF)
  Source Clock:      clk_27m rising 5.5X
  Destination Clock: clk_27m rising 5.5X

  Data Path: video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_4 to video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   1.365  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_4 (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/rdptr_b_rd_4)
     LUT6:I0->O            1   0.254   0.682  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrreq_allow1 (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrreq_allow1)
     LUT5:I4->O            2   0.254   0.834  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrreq_allow2 (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrreq_allow2)
     LUT6:I4->O           11   0.250   1.039  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Maccum_wrptr_b_wr_lut<0>1 (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Maccum_wrptr_b_wr_lut<0>)
     LUT6:I5->O            8   0.254   0.944  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Result<5>111 (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Result<5>11)
     LUT2:I1->O            1   0.254   0.681  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Result<5>11 (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Result<5>1)
     MUXCY:DI->O           1   0.181   0.000  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Msub_wrptr_b_wr_next[8]_rdptr_b_rd[8]_sub_22_OUT_cy<5> (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Msub_wrptr_b_wr_next[8]_rdptr_b_rd[8]_sub_22_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Msub_wrptr_b_wr_next[8]_rdptr_b_rd[8]_sub_22_OUT_cy<6> (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Msub_wrptr_b_wr_next[8]_rdptr_b_rd[8]_sub_22_OUT_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Msub_wrptr_b_wr_next[8]_rdptr_b_rd[8]_sub_22_OUT_cy<7> (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Msub_wrptr_b_wr_next[8]_rdptr_b_rd[8]_sub_22_OUT_cy<7>)
     XORCY:CI->O           1   0.206   0.000  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/Msub_wrptr_b_wr_next[8]_rdptr_b_rd[8]_sub_22_OUT_xor<8> (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrptr_b_wr_next[8]_rdptr_b_rd[8]_sub_22_OUT<8>)
     FDC:D                     0.074          video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/wrusedw_8
    ----------------------------------------
    Total                      7.844ns (2.299ns logic, 5.545ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cvbs_in_clkp'
  Clock period: 2.932ns (frequency: 341.064MHz)
  Total number of paths / destination ports: 101 / 68
-------------------------------------------------------------------------
Delay:               2.932ns (Levels of Logic = 1)
  Source:            demux_m0/vin_cnt_d0_1 (FF)
  Destination:       demux_m0/data3_7 (FF)
  Source Clock:      cvbs_in_clkp rising
  Destination Clock: cvbs_in_clkp rising

  Data Path: demux_m0/vin_cnt_d0_1 to demux_m0/data3_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   0.912  demux_m0/vin_cnt_d0_1 (demux_m0/vin_cnt_d0_1)
     LUT2:I0->O            8   0.250   0.943  demux_m0/_n0083<1>1 (demux_m0/_n0083)
     FDE:CE                    0.302          demux_m0/data0_0
    ----------------------------------------
    Total                      2.932ns (1.077ns logic, 1.855ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50m'
  Clock period: 43.308ns (frequency: 23.091MHz)
  Total number of paths / destination ports: 31384 / 1388
-------------------------------------------------------------------------
Delay:               6.929ns (Levels of Logic = 8)
  Source:            video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_7 (FF)
  Destination:       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_7 (FF)
  Source Clock:      clk_50m rising 6.3X
  Destination Clock: clk_50m rising 6.3X

  Data Path: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_7 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.156  video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_7 (video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd_7)
     LUT6:I1->O            1   0.254   0.958  video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next1 (video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next1)
     LUT4:I0->O            7   0.254   0.910  video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next5 (video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next5)
     LUT6:I5->O            7   0.254   0.910  video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next7 (video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next)
     LUT6:I5->O            1   0.254   0.000  video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<5> (video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<5>)
     MUXCY:S->O            1   0.215   0.000  video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<5> (video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<6> (video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<6>)
     XORCY:CI->O           1   0.206   0.682  video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_xor<7> (video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<7>)
     LUT2:I1->O            1   0.254   0.000  video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Mmux_wrptr_b_rd[8]_GND_21_o_mux_7_OUT81 (video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_GND_21_o_mux_7_OUT<7>)
     FDC:D                     0.074          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_7
    ----------------------------------------
    Total                      6.929ns (2.313ns logic, 4.616ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cvbs_in_clkp'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            cvbs_in_data<7> (PAD)
  Destination:       demux_m0/vin_data_d0_7 (FF)
  Destination Clock: cvbs_in_clkp rising

  Data Path: cvbs_in_data<7> to demux_m0/vin_data_d0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  cvbs_in_data_7_IBUF (cvbs_in_data_7_IBUF)
     FD:D                      0.074          demux_m0/vin_data_d0_7
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cvbs_in_clkn'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            sys_key0 (PAD)
  Destination:       DeBounce_m0/DFF1 (FF)
  Destination Clock: cvbs_in_clkn rising

  Data Path: sys_key0 to DeBounce_m0/DFF1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  sys_key0_IBUF (sys_key0_IBUF)
     FD:D                      0.074          DeBounce_m0/DFF1
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50m'
  Total number of paths / destination ports: 699 / 319
-------------------------------------------------------------------------
Offset:              5.818ns (Levels of Logic = 3)
  Source:            mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Destination Clock: clk_50m rising 3.1X

  Data Path: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      11   0.000   1.494  mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag)
     LUT6:I0->O            3   0.254   0.994  mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_62_o_equal_237_o<2>1 (mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_62_o_equal_237_o)
     LUT5:I2->O            9   0.235   1.204  mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31 (mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3)
     LUT3:I0->O            8   0.235   0.943  mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1 (mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.459          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    ----------------------------------------
    Total                      5.818ns (1.183ns logic, 4.635ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_27m'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.114ns (Levels of Logic = 1)
  Source:            video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0:empty (PAD)
  Destination:       video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/mem_buf_rd_req_d0 (FF)
  Destination Clock: clk_27m rising 5.5X

  Data Path: video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0:empty to video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/mem_buf_rd_req_d0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    fifo_256_64i_16o:empty    1   0.000   0.790  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0 (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/mem_buf_rdempty)
     LUT2:I0->O            1   0.250   0.000  video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/mem_buf_rd_req1 (video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/mem_buf_rd_req)
     FD:D                      0.074          video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/mem_buf_rd_req_d0
    ----------------------------------------
    Total                      1.114ns (0.324ns logic, 0.790ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_27m'
  Total number of paths / destination ports: 76 / 76
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 1)
  Source:            common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_25 (FF)
  Destination:       hdmi_out_vs (PAD)
  Source Clock:      clk_27m rising 5.5X

  Data Path: common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_25 to hdmi_out_vs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.525   0.840  common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_25 (common_std_logic_vector_delay_m0/some_delay_gen.shift_register_0_25)
     OBUF:I->O                 2.912          hdmi_out_vs_OBUF (hdmi_out_vs)
    ----------------------------------------
    Total                      4.277ns (3.437ns logic, 0.840ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'e_rxc'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.591ns (Levels of Logic = 1)
  Source:            udp_inst/ipsend_inst/dataout_5 (FF)
  Destination:       e_txd<5> (PAD)
  Source Clock:      e_rxc falling

  Data Path: udp_inst/ipsend_inst/dataout_5 to e_txd<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           15   0.525   1.154  udp_inst/ipsend_inst/dataout_5 (udp_inst/ipsend_inst/dataout_5)
     OBUF:I->O                 2.912          e_txd_5_OBUF (e_txd<5>)
    ----------------------------------------
    Total                      4.591ns (3.437ns logic, 1.154ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50m'
  Total number of paths / destination ports: 593 / 231
-------------------------------------------------------------------------
Offset:              4.258ns (Levels of Logic = 2)
  Source:            mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)
  Source Clock:      clk_50m rising 3.1X

  Data Path: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.156  mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window (mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window)
     LUT5:I0->O           82   0.254   2.068  mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst1 (mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.255   0.000  mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      4.258ns (1.034ns logic, 3.224ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 776 / 725
-------------------------------------------------------------------------
Delay:               4.921ns (Levels of Logic = 2)
  Source:            e_rxc (PAD)
  Destination:       e_gtxc (PAD)

  Data Path: e_rxc to e_gtxc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  e_rxc_IBUF (e_gtxc_OBUF)
     OBUF:I->O                 2.912          e_gtxc_OBUF (e_gtxc)
    ----------------------------------------
    Total                      4.921ns (4.240ns logic, 0.681ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_27m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27m        |    7.844|         |    1.365|         |
clk_50m        |    2.874|         |         |         |
cvbs_in_clkn   |    2.410|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27m        |    5.359|         |         |         |
clk_50m        |   11.007|         |         |         |
cvbs_in_clkn   |    2.532|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cvbs_in_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50m        |    3.260|         |         |         |
cvbs_in_clkn   |   12.445|         |         |         |
cvbs_in_clkp   |    1.280|         |         |         |
e_rxc          |    1.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cvbs_in_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cvbs_in_clkp   |    2.932|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cvbs_in_clkn   |    1.280|         |         |         |
e_rxc          |    3.873|    3.719|    7.550|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 55.00 secs
Total CPU time to Xst completion: 54.68 secs
 
--> 

Total memory usage is 374696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1989 (   0 filtered)
Number of infos    :  334 (   0 filtered)

