#ifndef  MRCC_INT_H
#define  MRCC_INT_H


/*Peripherals in AHB1*/
#define         GPIOA                 0
#define         GPIOB                 1
#define         GPIOC                 2
#define         GPIOD                 3
#define         GPIOE                 4
/*************************************/
/****** bits 5, 6 are reserved *******/
/*************************************/
#define         GPIOH                 7
/*************************************/
/*** bits 8, 9, 10, 11 are reserved **/
/*************************************/
#define         CRC                   12
/*************************************/
/* bits 13-20 inclusive are reserved */
/*************************************/
#define         DMA1                  21
#define         DMA2                  22
/*************************************/
/* bits 23-31 inclusive are reserved */
/*************************************/


/*Peripherals in AHB2*/
/*************************************/
/* bits 32-38 inclusive are reserved */
/*************************************/
#define         USBOTGFS              39
/*************************************/
/* bits 40-63 inclusive are reserved */
/*************************************/


/*Peripherals in APB1*/
#define         TIM2                  64
#define         TIM3                  65
#define         TIM4                  66
#define         TIM5                  67
/*************************************/
/* bits 68-74 inclusive are reserved */
/*************************************/
#define         WWDG                  75
/*************************************/
/****** bits 76, 77 are reserved *****/
/*************************************/
#define         SPI2                  78
#define         SPI3                  79
/*************************************/
/********* bit 80 is reserved ********/
/*************************************/
#define         USART2                81
/*************************************/
/*** bits 82, 83, 84 are reserved ****/
/*************************************/
#define         I2C1                  85
#define         I2C2                  86
#define         I2C3                  87
/*************************************/
/* bits 88-91 inclusive are reserved */
/*************************************/
#define         PWR                   92
/*************************************/
/* bits 93-95 inclusive are reserved */
/*************************************/


/*Peripherals in APB2*/
#define         TIM1                  96
/*************************************/
/*** bits 97,98, 99-95 are reserved **/
/*************************************/
#define         USART1                100
#define         USART6                101
/*************************************/
/****** bits 102,103 are reserved ****/
/*************************************/
#define         ADC1                  104
/*************************************/
/****** bits 105,106 are reserved ****/
/*************************************/
#define         SDIO                  107
#define         SPI1                  108
#define         SPI4                  109
#define         SYSCFG                110
/*************************************/
/******** bit 111 is reserved ********/
/*************************************/
#define         TIM9                  112
#define         TIM10                 113
#define         TIM11                 114



/********************************************************************************************************************************************/
/********************************************************************************************************************************************/
/***************************************** END OF PERIPHERAL BIT DEFINITIONS ****************************************************************/
/********************************************************************************************************************************************/
/********************************************************************************************************************************************/



u8 MRCC_u8InitSysClk(void);
Bool MRCC_BoolEnablePerClk(u8 Cpy_u8PerID);
Bool MRCC_BoolDisablePerClk(u8 Cpy_u8PerID);


#endif 
