
vl53l1_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c4b8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  0800c648  0800c648  0000d648  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cae0  0800cae0  0000e204  2**0
                  CONTENTS
  4 .ARM          00000008  0800cae0  0800cae0  0000dae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cae8  0800cae8  0000e204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cae8  0800cae8  0000dae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800caec  0800caec  0000daec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800caf0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e204  2**0
                  CONTENTS
 10 .bss          0000034c  20000204  20000204  0000e204  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000550  20000550  0000e204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023ed9  00000000  00000000  0000e234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002eab  00000000  00000000  0003210d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012c0  00000000  00000000  00034fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e75  00000000  00000000  00036278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000211fb  00000000  00000000  000370ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017da6  00000000  00000000  000582e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000be022  00000000  00000000  0007008e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012e0b0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005fc0  00000000  00000000  0012e0f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  001340b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c630 	.word	0x0800c630

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800c630 	.word	0x0800c630

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	b29a      	uxth	r2, r3
 8000bb8:	230a      	movs	r3, #10
 8000bba:	68b9      	ldr	r1, [r7, #8]
 8000bbc:	4803      	ldr	r0, [pc, #12]	@ (8000bcc <_write+0x24>)
 8000bbe:	f002 fffd 	bl	8003bbc <HAL_UART_Transmit>
  return len;
 8000bc2:	687b      	ldr	r3, [r7, #4]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3710      	adds	r7, #16
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	20000274 	.word	0x20000274

08000bd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	f5ad 7d72 	sub.w	sp, sp, #968	@ 0x3c8
 8000bd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  setbuf(stdout, NULL);
 8000bd8:	4b60      	ldr	r3, [pc, #384]	@ (8000d5c <main+0x18c>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	2100      	movs	r1, #0
 8000be0:	4618      	mov	r0, r3
 8000be2:	f009 fcef 	bl	800a5c4 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000be6:	f000 fb79 	bl	80012dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bea:	f000 f8bf 	bl	8000d6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bee:	f000 f97d 	bl	8000eec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bf2:	f000 f94b 	bl	8000e8c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000bf6:	f000 f90b 	bl	8000e10 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  Dev.I2cDevAddr = 0x54;
 8000bfa:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 8000bfe:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8000c02:	2254      	movs	r2, #84	@ 0x54
 8000c04:	f883 2398 	strb.w	r2, [r3, #920]	@ 0x398
  Dev.I2cHandle = &hi2c1;
 8000c08:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 8000c0c:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8000c10:	4a53      	ldr	r2, [pc, #332]	@ (8000d60 <main+0x190>)
 8000c12:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
  Dev.comms_type = 1;
 8000c16:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 8000c1a:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8000c1e:	2201      	movs	r2, #1
 8000c20:	f883 2399 	strb.w	r2, [r3, #921]	@ 0x399
  Dev.comms_speed_khz = 400;
 8000c24:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 8000c28:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8000c2c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000c30:	f8a3 239a 	strh.w	r2, [r3, #922]	@ 0x39a

  //sensor initialize;
  while(1){
	  Status = VL53L1_WaitDeviceBooted(&Dev);
 8000c34:	f107 0320 	add.w	r3, r7, #32
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f003 fc06 	bl	800444a <VL53L1_WaitDeviceBooted>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	f887 33c7 	strb.w	r3, [r7, #967]	@ 0x3c7
	  break;
 8000c44:	bf00      	nop
	  if(Status == 0){
	  	  break;
	    }
  }
  VL53L1_software_reset(&Dev);
 8000c46:	f107 0320 	add.w	r3, r7, #32
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f004 fd29 	bl	80056a2 <VL53L1_software_reset>
  printf("%d\n\r",Status);
 8000c50:	f997 33c7 	ldrsb.w	r3, [r7, #967]	@ 0x3c7
 8000c54:	4619      	mov	r1, r3
 8000c56:	4843      	ldr	r0, [pc, #268]	@ (8000d64 <main+0x194>)
 8000c58:	f009 fca2 	bl	800a5a0 <iprintf>
  Status = VL53L1_DataInit(&Dev);
 8000c5c:	f107 0320 	add.w	r3, r7, #32
 8000c60:	4618      	mov	r0, r3
 8000c62:	f003 fb80 	bl	8004366 <VL53L1_DataInit>
 8000c66:	4603      	mov	r3, r0
 8000c68:	f887 33c7 	strb.w	r3, [r7, #967]	@ 0x3c7
  printf("%d\n\r",Status);
 8000c6c:	f997 33c7 	ldrsb.w	r3, [r7, #967]	@ 0x3c7
 8000c70:	4619      	mov	r1, r3
 8000c72:	483c      	ldr	r0, [pc, #240]	@ (8000d64 <main+0x194>)
 8000c74:	f009 fc94 	bl	800a5a0 <iprintf>
  Status = VL53L1_StaticInit(&Dev);
 8000c78:	f107 0320 	add.w	r3, r7, #32
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f003 fbc5 	bl	800440c <VL53L1_StaticInit>
 8000c82:	4603      	mov	r3, r0
 8000c84:	f887 33c7 	strb.w	r3, [r7, #967]	@ 0x3c7
  printf("%d\n\r",Status);
 8000c88:	f997 33c7 	ldrsb.w	r3, [r7, #967]	@ 0x3c7
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4835      	ldr	r0, [pc, #212]	@ (8000d64 <main+0x194>)
 8000c90:	f009 fc86 	bl	800a5a0 <iprintf>
  Status = VL53L1_SetPresetMode(&Dev, VL53L1_PRESETMODE_AUTONOMOUS);
 8000c94:	f107 0320 	add.w	r3, r7, #32
 8000c98:	2103      	movs	r1, #3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f003 fcbf 	bl	800461e <VL53L1_SetPresetMode>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	f887 33c7 	strb.w	r3, [r7, #967]	@ 0x3c7
  printf("%d\n\r",Status);
 8000ca6:	f997 33c7 	ldrsb.w	r3, [r7, #967]	@ 0x3c7
 8000caa:	4619      	mov	r1, r3
 8000cac:	482d      	ldr	r0, [pc, #180]	@ (8000d64 <main+0x194>)
 8000cae:	f009 fc77 	bl	800a5a0 <iprintf>
  Status = VL53L1_SetDistanceMode(&Dev, VL53L1_DISTANCEMODE_LONG);
 8000cb2:	f107 0320 	add.w	r3, r7, #32
 8000cb6:	2103      	movs	r1, #3
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f003 fcf5 	bl	80046a8 <VL53L1_SetDistanceMode>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	f887 33c7 	strb.w	r3, [r7, #967]	@ 0x3c7
  printf("%d\n\r",Status);
 8000cc4:	f997 33c7 	ldrsb.w	r3, [r7, #967]	@ 0x3c7
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4826      	ldr	r0, [pc, #152]	@ (8000d64 <main+0x194>)
 8000ccc:	f009 fc68 	bl	800a5a0 <iprintf>
  Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(&Dev, 50);
 8000cd0:	f107 0320 	add.w	r3, r7, #32
 8000cd4:	2132      	movs	r1, #50	@ 0x32
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f003 fee6 	bl	8004aa8 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	f887 33c7 	strb.w	r3, [r7, #967]	@ 0x3c7
  printf("%d\n\r",Status);
 8000ce2:	f997 33c7 	ldrsb.w	r3, [r7, #967]	@ 0x3c7
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	481e      	ldr	r0, [pc, #120]	@ (8000d64 <main+0x194>)
 8000cea:	f009 fc59 	bl	800a5a0 <iprintf>

  //start
  VL53L1_StartMeasurement(&Dev);
 8000cee:	f107 0320 	add.w	r3, r7, #32
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f004 f816 	bl	8004d24 <VL53L1_StartMeasurement>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
   uint8_t data_ready = 0;
 8000cf8:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 8000cfc:	f2a3 33c5 	subw	r3, r3, #965	@ 0x3c5
 8000d00:	2200      	movs	r2, #0
 8000d02:	701a      	strb	r2, [r3, #0]
	VL53L1_GetMeasurementDataReady(&Dev, &data_ready);
 8000d04:	1cfa      	adds	r2, r7, #3
 8000d06:	f107 0320 	add.w	r3, r7, #32
 8000d0a:	4611      	mov	r1, r2
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f004 f88b 	bl	8004e28 <VL53L1_GetMeasurementDataReady>
		if (!data_ready) {
 8000d12:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 8000d16:	f2a3 33c5 	subw	r3, r3, #965	@ 0x3c5
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d01a      	beq.n	8000d56 <main+0x186>
			continue;
		}
	VL53L1_GetRangingMeasurementData(&Dev,&data);
 8000d20:	1d3a      	adds	r2, r7, #4
 8000d22:	f107 0320 	add.w	r3, r7, #32
 8000d26:	4611      	mov	r1, r2
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f004 fa39 	bl	80051a0 <VL53L1_GetRangingMeasurementData>

	printf("VL53L1X: %4d\n\r", data.RangeMilliMeter);
 8000d2e:	f507 7372 	add.w	r3, r7, #968	@ 0x3c8
 8000d32:	f5a3 7371 	sub.w	r3, r3, #964	@ 0x3c4
 8000d36:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	480a      	ldr	r0, [pc, #40]	@ (8000d68 <main+0x198>)
 8000d3e:	f009 fc2f 	bl	800a5a0 <iprintf>
	VL53L1_ClearInterruptAndStartMeasurement(&Dev);
 8000d42:	f107 0320 	add.w	r3, r7, #32
 8000d46:	4618      	mov	r0, r3
 8000d48:	f004 f858 	bl	8004dfc <VL53L1_ClearInterruptAndStartMeasurement>
	HAL_Delay(1000);
 8000d4c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d50:	f000 fb2a 	bl	80013a8 <HAL_Delay>
 8000d54:	e7d0      	b.n	8000cf8 <main+0x128>
			continue;
 8000d56:	bf00      	nop
  {
 8000d58:	e7ce      	b.n	8000cf8 <main+0x128>
 8000d5a:	bf00      	nop
 8000d5c:	20000048 	.word	0x20000048
 8000d60:	20000220 	.word	0x20000220
 8000d64:	0800c6e4 	.word	0x0800c6e4
 8000d68:	0800c6ec 	.word	0x0800c6ec

08000d6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b096      	sub	sp, #88	@ 0x58
 8000d70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d76:	2228      	movs	r2, #40	@ 0x28
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f009 fd21 	bl	800a7c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d80:	f107 031c 	add.w	r3, r7, #28
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
 8000d88:	605a      	str	r2, [r3, #4]
 8000d8a:	609a      	str	r2, [r3, #8]
 8000d8c:	60da      	str	r2, [r3, #12]
 8000d8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d90:	1d3b      	adds	r3, r7, #4
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
 8000d96:	605a      	str	r2, [r3, #4]
 8000d98:	609a      	str	r2, [r3, #8]
 8000d9a:	60da      	str	r2, [r3, #12]
 8000d9c:	611a      	str	r2, [r3, #16]
 8000d9e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000da0:	2302      	movs	r3, #2
 8000da2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da4:	2301      	movs	r3, #1
 8000da6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000da8:	2310      	movs	r3, #16
 8000daa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000dac:	2300      	movs	r3, #0
 8000dae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000db0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000db4:	4618      	mov	r0, r3
 8000db6:	f001 fb17 	bl	80023e8 <HAL_RCC_OscConfig>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000dc0:	f000 f8c4 	bl	8000f4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dc4:	230f      	movs	r3, #15
 8000dc6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000dd8:	f107 031c 	add.w	r3, r7, #28
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4618      	mov	r0, r3
 8000de0:	f002 fb40 	bl	8003464 <HAL_RCC_ClockConfig>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000dea:	f000 f8af 	bl	8000f4c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000dee:	2320      	movs	r3, #32
 8000df0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000df2:	2300      	movs	r3, #0
 8000df4:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df6:	1d3b      	adds	r3, r7, #4
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f002 fd6b 	bl	80038d4 <HAL_RCCEx_PeriphCLKConfig>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000e04:	f000 f8a2 	bl	8000f4c <Error_Handler>
  }
}
 8000e08:	bf00      	nop
 8000e0a:	3758      	adds	r7, #88	@ 0x58
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e14:	4b1b      	ldr	r3, [pc, #108]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e16:	4a1c      	ldr	r2, [pc, #112]	@ (8000e88 <MX_I2C1_Init+0x78>)
 8000e18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e1c:	f240 220b 	movw	r2, #523	@ 0x20b
 8000e20:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e22:	4b18      	ldr	r3, [pc, #96]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e28:	4b16      	ldr	r3, [pc, #88]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e2e:	4b15      	ldr	r3, [pc, #84]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e34:	4b13      	ldr	r3, [pc, #76]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e3a:	4b12      	ldr	r3, [pc, #72]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e40:	4b10      	ldr	r3, [pc, #64]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e46:	4b0f      	ldr	r3, [pc, #60]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e4c:	480d      	ldr	r0, [pc, #52]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e4e:	f000 fd27 	bl	80018a0 <HAL_I2C_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e58:	f000 f878 	bl	8000f4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4809      	ldr	r0, [pc, #36]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e60:	f001 fa2a 	bl	80022b8 <HAL_I2CEx_ConfigAnalogFilter>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000e6a:	f000 f86f 	bl	8000f4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e6e:	2100      	movs	r1, #0
 8000e70:	4804      	ldr	r0, [pc, #16]	@ (8000e84 <MX_I2C1_Init+0x74>)
 8000e72:	f001 fa6c 	bl	800234e <HAL_I2CEx_ConfigDigitalFilter>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000e7c:	f000 f866 	bl	8000f4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000220 	.word	0x20000220
 8000e88:	40005400 	.word	0x40005400

08000e8c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e90:	4b14      	ldr	r3, [pc, #80]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000e92:	4a15      	ldr	r2, [pc, #84]	@ (8000ee8 <MX_USART2_UART_Init+0x5c>)
 8000e94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e96:	4b13      	ldr	r3, [pc, #76]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000e98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ebc:	4b09      	ldr	r3, [pc, #36]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ec2:	4b08      	ldr	r3, [pc, #32]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ec8:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ece:	4805      	ldr	r0, [pc, #20]	@ (8000ee4 <MX_USART2_UART_Init+0x58>)
 8000ed0:	f002 fe26 	bl	8003b20 <HAL_UART_Init>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000eda:	f000 f837 	bl	8000f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000274 	.word	0x20000274
 8000ee8:	40004400 	.word	0x40004400

08000eec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ef2:	4b15      	ldr	r3, [pc, #84]	@ (8000f48 <MX_GPIO_Init+0x5c>)
 8000ef4:	695b      	ldr	r3, [r3, #20]
 8000ef6:	4a14      	ldr	r2, [pc, #80]	@ (8000f48 <MX_GPIO_Init+0x5c>)
 8000ef8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000efc:	6153      	str	r3, [r2, #20]
 8000efe:	4b12      	ldr	r3, [pc, #72]	@ (8000f48 <MX_GPIO_Init+0x5c>)
 8000f00:	695b      	ldr	r3, [r3, #20]
 8000f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f48 <MX_GPIO_Init+0x5c>)
 8000f0c:	695b      	ldr	r3, [r3, #20]
 8000f0e:	4a0e      	ldr	r2, [pc, #56]	@ (8000f48 <MX_GPIO_Init+0x5c>)
 8000f10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f14:	6153      	str	r3, [r2, #20]
 8000f16:	4b0c      	ldr	r3, [pc, #48]	@ (8000f48 <MX_GPIO_Init+0x5c>)
 8000f18:	695b      	ldr	r3, [r3, #20]
 8000f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f22:	4b09      	ldr	r3, [pc, #36]	@ (8000f48 <MX_GPIO_Init+0x5c>)
 8000f24:	695b      	ldr	r3, [r3, #20]
 8000f26:	4a08      	ldr	r2, [pc, #32]	@ (8000f48 <MX_GPIO_Init+0x5c>)
 8000f28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f2c:	6153      	str	r3, [r2, #20]
 8000f2e:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <MX_GPIO_Init+0x5c>)
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f3a:	bf00      	nop
 8000f3c:	3714      	adds	r7, #20
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000

08000f4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f50:	b672      	cpsid	i
}
 8000f52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <Error_Handler+0x8>

08000f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f9c <HAL_MspInit+0x44>)
 8000f60:	699b      	ldr	r3, [r3, #24]
 8000f62:	4a0e      	ldr	r2, [pc, #56]	@ (8000f9c <HAL_MspInit+0x44>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6193      	str	r3, [r2, #24]
 8000f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <HAL_MspInit+0x44>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	607b      	str	r3, [r7, #4]
 8000f74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f76:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <HAL_MspInit+0x44>)
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	4a08      	ldr	r2, [pc, #32]	@ (8000f9c <HAL_MspInit+0x44>)
 8000f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f80:	61d3      	str	r3, [r2, #28]
 8000f82:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <HAL_MspInit+0x44>)
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f8a:	603b      	str	r3, [r7, #0]
 8000f8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	40021000 	.word	0x40021000

08000fa0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08a      	sub	sp, #40	@ 0x28
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a17      	ldr	r2, [pc, #92]	@ (800101c <HAL_I2C_MspInit+0x7c>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d127      	bne.n	8001012 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc2:	4b17      	ldr	r3, [pc, #92]	@ (8001020 <HAL_I2C_MspInit+0x80>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	4a16      	ldr	r2, [pc, #88]	@ (8001020 <HAL_I2C_MspInit+0x80>)
 8000fc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fcc:	6153      	str	r3, [r2, #20]
 8000fce:	4b14      	ldr	r3, [pc, #80]	@ (8001020 <HAL_I2C_MspInit+0x80>)
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fd6:	613b      	str	r3, [r7, #16]
 8000fd8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000fda:	23c0      	movs	r3, #192	@ 0xc0
 8000fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fde:	2312      	movs	r3, #18
 8000fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fea:	2304      	movs	r3, #4
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	480b      	ldr	r0, [pc, #44]	@ (8001024 <HAL_I2C_MspInit+0x84>)
 8000ff6:	f000 fae1 	bl	80015bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ffa:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <HAL_I2C_MspInit+0x80>)
 8000ffc:	69db      	ldr	r3, [r3, #28]
 8000ffe:	4a08      	ldr	r2, [pc, #32]	@ (8001020 <HAL_I2C_MspInit+0x80>)
 8001000:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001004:	61d3      	str	r3, [r2, #28]
 8001006:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <HAL_I2C_MspInit+0x80>)
 8001008:	69db      	ldr	r3, [r3, #28]
 800100a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001012:	bf00      	nop
 8001014:	3728      	adds	r7, #40	@ 0x28
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40005400 	.word	0x40005400
 8001020:	40021000 	.word	0x40021000
 8001024:	48000400 	.word	0x48000400

08001028 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08a      	sub	sp, #40	@ 0x28
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001030:	f107 0314 	add.w	r3, r7, #20
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a18      	ldr	r2, [pc, #96]	@ (80010a8 <HAL_UART_MspInit+0x80>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d129      	bne.n	800109e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800104a:	4b18      	ldr	r3, [pc, #96]	@ (80010ac <HAL_UART_MspInit+0x84>)
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	4a17      	ldr	r2, [pc, #92]	@ (80010ac <HAL_UART_MspInit+0x84>)
 8001050:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001054:	61d3      	str	r3, [r2, #28]
 8001056:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <HAL_UART_MspInit+0x84>)
 8001058:	69db      	ldr	r3, [r3, #28]
 800105a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001062:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <HAL_UART_MspInit+0x84>)
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	4a11      	ldr	r2, [pc, #68]	@ (80010ac <HAL_UART_MspInit+0x84>)
 8001068:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800106c:	6153      	str	r3, [r2, #20]
 800106e:	4b0f      	ldr	r3, [pc, #60]	@ (80010ac <HAL_UART_MspInit+0x84>)
 8001070:	695b      	ldr	r3, [r3, #20]
 8001072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800107a:	f248 0304 	movw	r3, #32772	@ 0x8004
 800107e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001080:	2302      	movs	r3, #2
 8001082:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001088:	2303      	movs	r3, #3
 800108a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800108c:	2307      	movs	r3, #7
 800108e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4619      	mov	r1, r3
 8001096:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109a:	f000 fa8f 	bl	80015bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800109e:	bf00      	nop
 80010a0:	3728      	adds	r7, #40	@ 0x28
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40004400 	.word	0x40004400
 80010ac:	40021000 	.word	0x40021000

080010b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <NMI_Handler+0x4>

080010b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <HardFault_Handler+0x4>

080010c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <MemManage_Handler+0x4>

080010c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <BusFault_Handler+0x4>

080010d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <UsageFault_Handler+0x4>

080010d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr

080010e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e6:	b480      	push	{r7}
 80010e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001106:	f000 f92f 	bl	8001368 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}

0800110e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800110e:	b480      	push	{r7}
 8001110:	af00      	add	r7, sp, #0
  return 1;
 8001112:	2301      	movs	r3, #1
}
 8001114:	4618      	mov	r0, r3
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <_kill>:

int _kill(int pid, int sig)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
 8001126:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001128:	f009 fbb0 	bl	800a88c <__errno>
 800112c:	4603      	mov	r3, r0
 800112e:	2216      	movs	r2, #22
 8001130:	601a      	str	r2, [r3, #0]
  return -1;
 8001132:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001136:	4618      	mov	r0, r3
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <_exit>:

void _exit (int status)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b082      	sub	sp, #8
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001146:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff ffe7 	bl	800111e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <_exit+0x12>

08001154 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]
 8001164:	e00a      	b.n	800117c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001166:	f3af 8000 	nop.w
 800116a:	4601      	mov	r1, r0
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	1c5a      	adds	r2, r3, #1
 8001170:	60ba      	str	r2, [r7, #8]
 8001172:	b2ca      	uxtb	r2, r1
 8001174:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3301      	adds	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	429a      	cmp	r2, r3
 8001182:	dbf0      	blt.n	8001166 <_read+0x12>
  }

  return len;
 8001184:	687b      	ldr	r3, [r7, #4]
}
 8001186:	4618      	mov	r0, r3
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <_close>:
  }
  return len;
}

int _close(int file)
{
 800118e:	b480      	push	{r7}
 8001190:	b083      	sub	sp, #12
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001196:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011b6:	605a      	str	r2, [r3, #4]
  return 0;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr

080011c6 <_isatty>:

int _isatty(int file)
{
 80011c6:	b480      	push	{r7}
 80011c8:	b083      	sub	sp, #12
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011ce:	2301      	movs	r3, #1
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
	...

080011f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001200:	4a14      	ldr	r2, [pc, #80]	@ (8001254 <_sbrk+0x5c>)
 8001202:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <_sbrk+0x60>)
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800120c:	4b13      	ldr	r3, [pc, #76]	@ (800125c <_sbrk+0x64>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d102      	bne.n	800121a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001214:	4b11      	ldr	r3, [pc, #68]	@ (800125c <_sbrk+0x64>)
 8001216:	4a12      	ldr	r2, [pc, #72]	@ (8001260 <_sbrk+0x68>)
 8001218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800121a:	4b10      	ldr	r3, [pc, #64]	@ (800125c <_sbrk+0x64>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4413      	add	r3, r2
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	429a      	cmp	r2, r3
 8001226:	d207      	bcs.n	8001238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001228:	f009 fb30 	bl	800a88c <__errno>
 800122c:	4603      	mov	r3, r0
 800122e:	220c      	movs	r2, #12
 8001230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001232:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001236:	e009      	b.n	800124c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001238:	4b08      	ldr	r3, [pc, #32]	@ (800125c <_sbrk+0x64>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800123e:	4b07      	ldr	r3, [pc, #28]	@ (800125c <_sbrk+0x64>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	4a05      	ldr	r2, [pc, #20]	@ (800125c <_sbrk+0x64>)
 8001248:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800124a:	68fb      	ldr	r3, [r7, #12]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3718      	adds	r7, #24
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20003000 	.word	0x20003000
 8001258:	00000400 	.word	0x00000400
 800125c:	200002fc 	.word	0x200002fc
 8001260:	20000550 	.word	0x20000550

08001264 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <SystemInit+0x20>)
 800126a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800126e:	4a05      	ldr	r2, [pc, #20]	@ (8001284 <SystemInit+0x20>)
 8001270:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001274:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001288:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012c0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800128c:	f7ff ffea 	bl	8001264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001290:	480c      	ldr	r0, [pc, #48]	@ (80012c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001292:	490d      	ldr	r1, [pc, #52]	@ (80012c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001294:	4a0d      	ldr	r2, [pc, #52]	@ (80012cc <LoopForever+0xe>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001298:	e002      	b.n	80012a0 <LoopCopyDataInit>

0800129a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800129a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800129c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129e:	3304      	adds	r3, #4

080012a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a4:	d3f9      	bcc.n	800129a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a6:	4a0a      	ldr	r2, [pc, #40]	@ (80012d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012a8:	4c0a      	ldr	r4, [pc, #40]	@ (80012d4 <LoopForever+0x16>)
  movs r3, #0
 80012aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012ac:	e001      	b.n	80012b2 <LoopFillZerobss>

080012ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b0:	3204      	adds	r2, #4

080012b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b4:	d3fb      	bcc.n	80012ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012b6:	f009 faef 	bl	800a898 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012ba:	f7ff fc89 	bl	8000bd0 <main>

080012be <LoopForever>:

LoopForever:
    b LoopForever
 80012be:	e7fe      	b.n	80012be <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012c0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80012c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c8:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80012cc:	0800caf0 	.word	0x0800caf0
  ldr r2, =_sbss
 80012d0:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 80012d4:	20000550 	.word	0x20000550

080012d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012d8:	e7fe      	b.n	80012d8 <ADC1_2_IRQHandler>
	...

080012dc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e0:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <HAL_Init+0x28>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a07      	ldr	r2, [pc, #28]	@ (8001304 <HAL_Init+0x28>)
 80012e6:	f043 0310 	orr.w	r3, r3, #16
 80012ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ec:	2003      	movs	r0, #3
 80012ee:	f000 f931 	bl	8001554 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012f2:	2000      	movs	r0, #0
 80012f4:	f000 f808 	bl	8001308 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012f8:	f7ff fe2e 	bl	8000f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40022000 	.word	0x40022000

08001308 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001310:	4b12      	ldr	r3, [pc, #72]	@ (800135c <HAL_InitTick+0x54>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4b12      	ldr	r3, [pc, #72]	@ (8001360 <HAL_InitTick+0x58>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800131e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001322:	fbb2 f3f3 	udiv	r3, r2, r3
 8001326:	4618      	mov	r0, r3
 8001328:	f000 f93b 	bl	80015a2 <HAL_SYSTICK_Config>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e00e      	b.n	8001354 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2b0f      	cmp	r3, #15
 800133a:	d80a      	bhi.n	8001352 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800133c:	2200      	movs	r2, #0
 800133e:	6879      	ldr	r1, [r7, #4]
 8001340:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001344:	f000 f911 	bl	800156a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001348:	4a06      	ldr	r2, [pc, #24]	@ (8001364 <HAL_InitTick+0x5c>)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800134e:	2300      	movs	r3, #0
 8001350:	e000      	b.n	8001354 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
}
 8001354:	4618      	mov	r0, r3
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000000 	.word	0x20000000
 8001360:	20000008 	.word	0x20000008
 8001364:	20000004 	.word	0x20000004

08001368 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800136c:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <HAL_IncTick+0x20>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	461a      	mov	r2, r3
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <HAL_IncTick+0x24>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4413      	add	r3, r2
 8001378:	4a04      	ldr	r2, [pc, #16]	@ (800138c <HAL_IncTick+0x24>)
 800137a:	6013      	str	r3, [r2, #0]
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	20000008 	.word	0x20000008
 800138c:	20000300 	.word	0x20000300

08001390 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  return uwTick;  
 8001394:	4b03      	ldr	r3, [pc, #12]	@ (80013a4 <HAL_GetTick+0x14>)
 8001396:	681b      	ldr	r3, [r3, #0]
}
 8001398:	4618      	mov	r0, r3
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	20000300 	.word	0x20000300

080013a8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013b0:	f7ff ffee 	bl	8001390 <HAL_GetTick>
 80013b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013c0:	d005      	beq.n	80013ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013c2:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <HAL_Delay+0x44>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	461a      	mov	r2, r3
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4413      	add	r3, r2
 80013cc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80013ce:	bf00      	nop
 80013d0:	f7ff ffde 	bl	8001390 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	68fa      	ldr	r2, [r7, #12]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d8f7      	bhi.n	80013d0 <HAL_Delay+0x28>
  {
  }
}
 80013e0:	bf00      	nop
 80013e2:	bf00      	nop
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000008 	.word	0x20000008

080013f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <__NVIC_SetPriorityGrouping+0x44>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800140c:	4013      	ands	r3, r2
 800140e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001418:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800141c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001422:	4a04      	ldr	r2, [pc, #16]	@ (8001434 <__NVIC_SetPriorityGrouping+0x44>)
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	60d3      	str	r3, [r2, #12]
}
 8001428:	bf00      	nop
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	e000ed00 	.word	0xe000ed00

08001438 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800143c:	4b04      	ldr	r3, [pc, #16]	@ (8001450 <__NVIC_GetPriorityGrouping+0x18>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	0a1b      	lsrs	r3, r3, #8
 8001442:	f003 0307 	and.w	r3, r3, #7
}
 8001446:	4618      	mov	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	6039      	str	r1, [r7, #0]
 800145e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001464:	2b00      	cmp	r3, #0
 8001466:	db0a      	blt.n	800147e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	b2da      	uxtb	r2, r3
 800146c:	490c      	ldr	r1, [pc, #48]	@ (80014a0 <__NVIC_SetPriority+0x4c>)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	0112      	lsls	r2, r2, #4
 8001474:	b2d2      	uxtb	r2, r2
 8001476:	440b      	add	r3, r1
 8001478:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800147c:	e00a      	b.n	8001494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	b2da      	uxtb	r2, r3
 8001482:	4908      	ldr	r1, [pc, #32]	@ (80014a4 <__NVIC_SetPriority+0x50>)
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	3b04      	subs	r3, #4
 800148c:	0112      	lsls	r2, r2, #4
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	440b      	add	r3, r1
 8001492:	761a      	strb	r2, [r3, #24]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000e100 	.word	0xe000e100
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b089      	sub	sp, #36	@ 0x24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	f1c3 0307 	rsb	r3, r3, #7
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	bf28      	it	cs
 80014c6:	2304      	movcs	r3, #4
 80014c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3304      	adds	r3, #4
 80014ce:	2b06      	cmp	r3, #6
 80014d0:	d902      	bls.n	80014d8 <NVIC_EncodePriority+0x30>
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3b03      	subs	r3, #3
 80014d6:	e000      	b.n	80014da <NVIC_EncodePriority+0x32>
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43da      	mvns	r2, r3
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	401a      	ands	r2, r3
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	fa01 f303 	lsl.w	r3, r1, r3
 80014fa:	43d9      	mvns	r1, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001500:	4313      	orrs	r3, r2
         );
}
 8001502:	4618      	mov	r0, r3
 8001504:	3724      	adds	r7, #36	@ 0x24
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3b01      	subs	r3, #1
 800151c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001520:	d301      	bcc.n	8001526 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001522:	2301      	movs	r3, #1
 8001524:	e00f      	b.n	8001546 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001526:	4a0a      	ldr	r2, [pc, #40]	@ (8001550 <SysTick_Config+0x40>)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	3b01      	subs	r3, #1
 800152c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800152e:	210f      	movs	r1, #15
 8001530:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001534:	f7ff ff8e 	bl	8001454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001538:	4b05      	ldr	r3, [pc, #20]	@ (8001550 <SysTick_Config+0x40>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800153e:	4b04      	ldr	r3, [pc, #16]	@ (8001550 <SysTick_Config+0x40>)
 8001540:	2207      	movs	r2, #7
 8001542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	e000e010 	.word	0xe000e010

08001554 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff ff47 	bl	80013f0 <__NVIC_SetPriorityGrouping>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b086      	sub	sp, #24
 800156e:	af00      	add	r7, sp, #0
 8001570:	4603      	mov	r3, r0
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
 8001576:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800157c:	f7ff ff5c 	bl	8001438 <__NVIC_GetPriorityGrouping>
 8001580:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	68b9      	ldr	r1, [r7, #8]
 8001586:	6978      	ldr	r0, [r7, #20]
 8001588:	f7ff ff8e 	bl	80014a8 <NVIC_EncodePriority>
 800158c:	4602      	mov	r2, r0
 800158e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001592:	4611      	mov	r1, r2
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff5d 	bl	8001454 <__NVIC_SetPriority>
}
 800159a:	bf00      	nop
 800159c:	3718      	adds	r7, #24
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff ffb0 	bl	8001510 <SysTick_Config>
 80015b0:	4603      	mov	r3, r0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015bc:	b480      	push	{r7}
 80015be:	b087      	sub	sp, #28
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ca:	e14e      	b.n	800186a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	2101      	movs	r1, #1
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	fa01 f303 	lsl.w	r3, r1, r3
 80015d8:	4013      	ands	r3, r2
 80015da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	f000 8140 	beq.w	8001864 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f003 0303 	and.w	r3, r3, #3
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d005      	beq.n	80015fc <HAL_GPIO_Init+0x40>
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f003 0303 	and.w	r3, r3, #3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d130      	bne.n	800165e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	2203      	movs	r2, #3
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43db      	mvns	r3, r3
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	4013      	ands	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	68da      	ldr	r2, [r3, #12]
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	693a      	ldr	r2, [r7, #16]
 8001622:	4313      	orrs	r3, r2
 8001624:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	693a      	ldr	r2, [r7, #16]
 800162a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001632:	2201      	movs	r2, #1
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	43db      	mvns	r3, r3
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	4013      	ands	r3, r2
 8001640:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	091b      	lsrs	r3, r3, #4
 8001648:	f003 0201 	and.w	r2, r3, #1
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	fa02 f303 	lsl.w	r3, r2, r3
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	4313      	orrs	r3, r2
 8001656:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f003 0303 	and.w	r3, r3, #3
 8001666:	2b03      	cmp	r3, #3
 8001668:	d017      	beq.n	800169a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	2203      	movs	r2, #3
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	693a      	ldr	r2, [r7, #16]
 800167e:	4013      	ands	r3, r2
 8001680:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	689a      	ldr	r2, [r3, #8]
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	fa02 f303 	lsl.w	r3, r2, r3
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	4313      	orrs	r3, r2
 8001692:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	f003 0303 	and.w	r3, r3, #3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d123      	bne.n	80016ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	08da      	lsrs	r2, r3, #3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3208      	adds	r2, #8
 80016ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	f003 0307 	and.w	r3, r3, #7
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	220f      	movs	r2, #15
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43db      	mvns	r3, r3
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	4013      	ands	r3, r2
 80016c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	691a      	ldr	r2, [r3, #16]
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	f003 0307 	and.w	r3, r3, #7
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	4313      	orrs	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	08da      	lsrs	r2, r3, #3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3208      	adds	r2, #8
 80016e8:	6939      	ldr	r1, [r7, #16]
 80016ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	2203      	movs	r2, #3
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	43db      	mvns	r3, r3
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	4013      	ands	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f003 0203 	and.w	r2, r3, #3
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	693a      	ldr	r2, [r7, #16]
 8001718:	4313      	orrs	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800172a:	2b00      	cmp	r3, #0
 800172c:	f000 809a 	beq.w	8001864 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001730:	4b55      	ldr	r3, [pc, #340]	@ (8001888 <HAL_GPIO_Init+0x2cc>)
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	4a54      	ldr	r2, [pc, #336]	@ (8001888 <HAL_GPIO_Init+0x2cc>)
 8001736:	f043 0301 	orr.w	r3, r3, #1
 800173a:	6193      	str	r3, [r2, #24]
 800173c:	4b52      	ldr	r3, [pc, #328]	@ (8001888 <HAL_GPIO_Init+0x2cc>)
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001748:	4a50      	ldr	r2, [pc, #320]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	089b      	lsrs	r3, r3, #2
 800174e:	3302      	adds	r3, #2
 8001750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001754:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	220f      	movs	r2, #15
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	43db      	mvns	r3, r3
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	4013      	ands	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001772:	d013      	beq.n	800179c <HAL_GPIO_Init+0x1e0>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a46      	ldr	r2, [pc, #280]	@ (8001890 <HAL_GPIO_Init+0x2d4>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d00d      	beq.n	8001798 <HAL_GPIO_Init+0x1dc>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a45      	ldr	r2, [pc, #276]	@ (8001894 <HAL_GPIO_Init+0x2d8>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d007      	beq.n	8001794 <HAL_GPIO_Init+0x1d8>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4a44      	ldr	r2, [pc, #272]	@ (8001898 <HAL_GPIO_Init+0x2dc>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d101      	bne.n	8001790 <HAL_GPIO_Init+0x1d4>
 800178c:	2303      	movs	r3, #3
 800178e:	e006      	b.n	800179e <HAL_GPIO_Init+0x1e2>
 8001790:	2305      	movs	r3, #5
 8001792:	e004      	b.n	800179e <HAL_GPIO_Init+0x1e2>
 8001794:	2302      	movs	r3, #2
 8001796:	e002      	b.n	800179e <HAL_GPIO_Init+0x1e2>
 8001798:	2301      	movs	r3, #1
 800179a:	e000      	b.n	800179e <HAL_GPIO_Init+0x1e2>
 800179c:	2300      	movs	r3, #0
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	f002 0203 	and.w	r2, r2, #3
 80017a4:	0092      	lsls	r2, r2, #2
 80017a6:	4093      	lsls	r3, r2
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80017ae:	4937      	ldr	r1, [pc, #220]	@ (800188c <HAL_GPIO_Init+0x2d0>)
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	089b      	lsrs	r3, r3, #2
 80017b4:	3302      	adds	r3, #2
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017bc:	4b37      	ldr	r3, [pc, #220]	@ (800189c <HAL_GPIO_Init+0x2e0>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	43db      	mvns	r3, r3
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	4013      	ands	r3, r2
 80017ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d003      	beq.n	80017e0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	4313      	orrs	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80017e0:	4a2e      	ldr	r2, [pc, #184]	@ (800189c <HAL_GPIO_Init+0x2e0>)
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017e6:	4b2d      	ldr	r3, [pc, #180]	@ (800189c <HAL_GPIO_Init+0x2e0>)
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	43db      	mvns	r3, r3
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	4013      	ands	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d003      	beq.n	800180a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	4313      	orrs	r3, r2
 8001808:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800180a:	4a24      	ldr	r2, [pc, #144]	@ (800189c <HAL_GPIO_Init+0x2e0>)
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001810:	4b22      	ldr	r3, [pc, #136]	@ (800189c <HAL_GPIO_Init+0x2e0>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	43db      	mvns	r3, r3
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	4013      	ands	r3, r2
 800181e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d003      	beq.n	8001834 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	4313      	orrs	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001834:	4a19      	ldr	r2, [pc, #100]	@ (800189c <HAL_GPIO_Init+0x2e0>)
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800183a:	4b18      	ldr	r3, [pc, #96]	@ (800189c <HAL_GPIO_Init+0x2e0>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	43db      	mvns	r3, r3
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	4013      	ands	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d003      	beq.n	800185e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	4313      	orrs	r3, r2
 800185c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800185e:	4a0f      	ldr	r2, [pc, #60]	@ (800189c <HAL_GPIO_Init+0x2e0>)
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	3301      	adds	r3, #1
 8001868:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	fa22 f303 	lsr.w	r3, r2, r3
 8001874:	2b00      	cmp	r3, #0
 8001876:	f47f aea9 	bne.w	80015cc <HAL_GPIO_Init+0x10>
  }
}
 800187a:	bf00      	nop
 800187c:	bf00      	nop
 800187e:	371c      	adds	r7, #28
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	40021000 	.word	0x40021000
 800188c:	40010000 	.word	0x40010000
 8001890:	48000400 	.word	0x48000400
 8001894:	48000800 	.word	0x48000800
 8001898:	48000c00 	.word	0x48000c00
 800189c:	40010400 	.word	0x40010400

080018a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d101      	bne.n	80018b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e081      	b.n	80019b6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d106      	bne.n	80018cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff fb6a 	bl	8000fa0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2224      	movs	r2, #36	@ 0x24
 80018d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 0201 	bic.w	r2, r2, #1
 80018e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80018f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001900:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d107      	bne.n	800191a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	689a      	ldr	r2, [r3, #8]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	e006      	b.n	8001928 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	689a      	ldr	r2, [r3, #8]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001926:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	2b02      	cmp	r3, #2
 800192e:	d104      	bne.n	800193a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001938:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	6812      	ldr	r2, [r2, #0]
 8001944:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001948:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800194c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	68da      	ldr	r2, [r3, #12]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800195c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	691a      	ldr	r2, [r3, #16]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	430a      	orrs	r2, r1
 8001976:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	69d9      	ldr	r1, [r3, #28]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a1a      	ldr	r2, [r3, #32]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	430a      	orrs	r2, r1
 8001986:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f042 0201 	orr.w	r2, r2, #1
 8001996:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2220      	movs	r2, #32
 80019a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
	...

080019c0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af02      	add	r7, sp, #8
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	607a      	str	r2, [r7, #4]
 80019ca:	461a      	mov	r2, r3
 80019cc:	460b      	mov	r3, r1
 80019ce:	817b      	strh	r3, [r7, #10]
 80019d0:	4613      	mov	r3, r2
 80019d2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b20      	cmp	r3, #32
 80019de:	f040 80da 	bne.w	8001b96 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d101      	bne.n	80019f0 <HAL_I2C_Master_Transmit+0x30>
 80019ec:	2302      	movs	r3, #2
 80019ee:	e0d3      	b.n	8001b98 <HAL_I2C_Master_Transmit+0x1d8>
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2201      	movs	r2, #1
 80019f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019f8:	f7ff fcca 	bl	8001390 <HAL_GetTick>
 80019fc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	2319      	movs	r3, #25
 8001a04:	2201      	movs	r2, #1
 8001a06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a0a:	68f8      	ldr	r0, [r7, #12]
 8001a0c:	f000 f9e6 	bl	8001ddc <I2C_WaitOnFlagUntilTimeout>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e0be      	b.n	8001b98 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2221      	movs	r2, #33	@ 0x21
 8001a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2210      	movs	r2, #16
 8001a26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	893a      	ldrh	r2, [r7, #8]
 8001a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	2bff      	cmp	r3, #255	@ 0xff
 8001a4a:	d90e      	bls.n	8001a6a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	22ff      	movs	r2, #255	@ 0xff
 8001a50:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a56:	b2da      	uxtb	r2, r3
 8001a58:	8979      	ldrh	r1, [r7, #10]
 8001a5a:	4b51      	ldr	r3, [pc, #324]	@ (8001ba0 <HAL_I2C_Master_Transmit+0x1e0>)
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a62:	68f8      	ldr	r0, [r7, #12]
 8001a64:	f000 fbf6 	bl	8002254 <I2C_TransferConfig>
 8001a68:	e06c      	b.n	8001b44 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a78:	b2da      	uxtb	r2, r3
 8001a7a:	8979      	ldrh	r1, [r7, #10]
 8001a7c:	4b48      	ldr	r3, [pc, #288]	@ (8001ba0 <HAL_I2C_Master_Transmit+0x1e0>)
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a84:	68f8      	ldr	r0, [r7, #12]
 8001a86:	f000 fbe5 	bl	8002254 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001a8a:	e05b      	b.n	8001b44 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	6a39      	ldr	r1, [r7, #32]
 8001a90:	68f8      	ldr	r0, [r7, #12]
 8001a92:	f000 f9f2 	bl	8001e7a <I2C_WaitOnTXISFlagUntilTimeout>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e07b      	b.n	8001b98 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa4:	781a      	ldrb	r2, [r3, #0]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	3b01      	subs	r3, #1
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d034      	beq.n	8001b44 <HAL_I2C_Master_Transmit+0x184>
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d130      	bne.n	8001b44 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	9300      	str	r3, [sp, #0]
 8001ae6:	6a3b      	ldr	r3, [r7, #32]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2180      	movs	r1, #128	@ 0x80
 8001aec:	68f8      	ldr	r0, [r7, #12]
 8001aee:	f000 f975 	bl	8001ddc <I2C_WaitOnFlagUntilTimeout>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e04d      	b.n	8001b98 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	2bff      	cmp	r3, #255	@ 0xff
 8001b04:	d90e      	bls.n	8001b24 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	22ff      	movs	r2, #255	@ 0xff
 8001b0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b10:	b2da      	uxtb	r2, r3
 8001b12:	8979      	ldrh	r1, [r7, #10]
 8001b14:	2300      	movs	r3, #0
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b1c:	68f8      	ldr	r0, [r7, #12]
 8001b1e:	f000 fb99 	bl	8002254 <I2C_TransferConfig>
 8001b22:	e00f      	b.n	8001b44 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b32:	b2da      	uxtb	r2, r3
 8001b34:	8979      	ldrh	r1, [r7, #10]
 8001b36:	2300      	movs	r3, #0
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b3e:	68f8      	ldr	r0, [r7, #12]
 8001b40:	f000 fb88 	bl	8002254 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d19e      	bne.n	8001a8c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	6a39      	ldr	r1, [r7, #32]
 8001b52:	68f8      	ldr	r0, [r7, #12]
 8001b54:	f000 f9d8 	bl	8001f08 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e01a      	b.n	8001b98 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2220      	movs	r2, #32
 8001b68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6859      	ldr	r1, [r3, #4]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba4 <HAL_I2C_Master_Transmit+0x1e4>)
 8001b76:	400b      	ands	r3, r1
 8001b78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001b92:	2300      	movs	r3, #0
 8001b94:	e000      	b.n	8001b98 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001b96:	2302      	movs	r3, #2
  }
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	80002000 	.word	0x80002000
 8001ba4:	fe00e800 	.word	0xfe00e800

08001ba8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b088      	sub	sp, #32
 8001bac:	af02      	add	r7, sp, #8
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	607a      	str	r2, [r7, #4]
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	817b      	strh	r3, [r7, #10]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b20      	cmp	r3, #32
 8001bc6:	f040 80db 	bne.w	8001d80 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d101      	bne.n	8001bd8 <HAL_I2C_Master_Receive+0x30>
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	e0d4      	b.n	8001d82 <HAL_I2C_Master_Receive+0x1da>
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001be0:	f7ff fbd6 	bl	8001390 <HAL_GetTick>
 8001be4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2319      	movs	r3, #25
 8001bec:	2201      	movs	r2, #1
 8001bee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f000 f8f2 	bl	8001ddc <I2C_WaitOnFlagUntilTimeout>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e0bf      	b.n	8001d82 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2222      	movs	r2, #34	@ 0x22
 8001c06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2210      	movs	r2, #16
 8001c0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	893a      	ldrh	r2, [r7, #8]
 8001c22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	2bff      	cmp	r3, #255	@ 0xff
 8001c32:	d90e      	bls.n	8001c52 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	22ff      	movs	r2, #255	@ 0xff
 8001c38:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	8979      	ldrh	r1, [r7, #10]
 8001c42:	4b52      	ldr	r3, [pc, #328]	@ (8001d8c <HAL_I2C_Master_Receive+0x1e4>)
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c4a:	68f8      	ldr	r0, [r7, #12]
 8001c4c:	f000 fb02 	bl	8002254 <I2C_TransferConfig>
 8001c50:	e06d      	b.n	8001d2e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	8979      	ldrh	r1, [r7, #10]
 8001c64:	4b49      	ldr	r3, [pc, #292]	@ (8001d8c <HAL_I2C_Master_Receive+0x1e4>)
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f000 faf1 	bl	8002254 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001c72:	e05c      	b.n	8001d2e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c74:	697a      	ldr	r2, [r7, #20]
 8001c76:	6a39      	ldr	r1, [r7, #32]
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	f000 f989 	bl	8001f90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e07c      	b.n	8001d82 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c92:	b2d2      	uxtb	r2, r2
 8001c94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9a:	1c5a      	adds	r2, r3, #1
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ca4:	3b01      	subs	r3, #1
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	3b01      	subs	r3, #1
 8001cb4:	b29a      	uxth	r2, r3
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d034      	beq.n	8001d2e <HAL_I2C_Master_Receive+0x186>
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d130      	bne.n	8001d2e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	6a3b      	ldr	r3, [r7, #32]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	2180      	movs	r1, #128	@ 0x80
 8001cd6:	68f8      	ldr	r0, [r7, #12]
 8001cd8:	f000 f880 	bl	8001ddc <I2C_WaitOnFlagUntilTimeout>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e04d      	b.n	8001d82 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	2bff      	cmp	r3, #255	@ 0xff
 8001cee:	d90e      	bls.n	8001d0e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	22ff      	movs	r2, #255	@ 0xff
 8001cf4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	8979      	ldrh	r1, [r7, #10]
 8001cfe:	2300      	movs	r3, #0
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001d06:	68f8      	ldr	r0, [r7, #12]
 8001d08:	f000 faa4 	bl	8002254 <I2C_TransferConfig>
 8001d0c:	e00f      	b.n	8001d2e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d1c:	b2da      	uxtb	r2, r3
 8001d1e:	8979      	ldrh	r1, [r7, #10]
 8001d20:	2300      	movs	r3, #0
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d28:	68f8      	ldr	r0, [r7, #12]
 8001d2a:	f000 fa93 	bl	8002254 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d19d      	bne.n	8001c74 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d38:	697a      	ldr	r2, [r7, #20]
 8001d3a:	6a39      	ldr	r1, [r7, #32]
 8001d3c:	68f8      	ldr	r0, [r7, #12]
 8001d3e:	f000 f8e3 	bl	8001f08 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e01a      	b.n	8001d82 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2220      	movs	r2, #32
 8001d52:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6859      	ldr	r1, [r3, #4]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d90 <HAL_I2C_Master_Receive+0x1e8>)
 8001d60:	400b      	ands	r3, r1
 8001d62:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2220      	movs	r2, #32
 8001d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	e000      	b.n	8001d82 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001d80:	2302      	movs	r3, #2
  }
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3718      	adds	r7, #24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	80002400 	.word	0x80002400
 8001d90:	fe00e800 	.word	0xfe00e800

08001d94 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d103      	bne.n	8001db2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2200      	movs	r2, #0
 8001db0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d007      	beq.n	8001dd0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	699a      	ldr	r2, [r3, #24]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f042 0201 	orr.w	r2, r2, #1
 8001dce:	619a      	str	r2, [r3, #24]
  }
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	603b      	str	r3, [r7, #0]
 8001de8:	4613      	mov	r3, r2
 8001dea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001dec:	e031      	b.n	8001e52 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001df4:	d02d      	beq.n	8001e52 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001df6:	f7ff facb 	bl	8001390 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	683a      	ldr	r2, [r7, #0]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d302      	bcc.n	8001e0c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d122      	bne.n	8001e52 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	699a      	ldr	r2, [r3, #24]
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	4013      	ands	r3, r2
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	bf0c      	ite	eq
 8001e1c:	2301      	moveq	r3, #1
 8001e1e:	2300      	movne	r3, #0
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	461a      	mov	r2, r3
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d113      	bne.n	8001e52 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2e:	f043 0220 	orr.w	r2, r3, #32
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2220      	movs	r2, #32
 8001e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e00f      	b.n	8001e72 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	699a      	ldr	r2, [r3, #24]
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	68ba      	ldr	r2, [r7, #8]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	bf0c      	ite	eq
 8001e62:	2301      	moveq	r3, #1
 8001e64:	2300      	movne	r3, #0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	461a      	mov	r2, r3
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d0be      	beq.n	8001dee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b084      	sub	sp, #16
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	60f8      	str	r0, [r7, #12]
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e86:	e033      	b.n	8001ef0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	68b9      	ldr	r1, [r7, #8]
 8001e8c:	68f8      	ldr	r0, [r7, #12]
 8001e8e:	f000 f901 	bl	8002094 <I2C_IsErrorOccurred>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e031      	b.n	8001f00 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ea2:	d025      	beq.n	8001ef0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ea4:	f7ff fa74 	bl	8001390 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d302      	bcc.n	8001eba <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d11a      	bne.n	8001ef0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	f003 0302 	and.w	r3, r3, #2
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d013      	beq.n	8001ef0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ecc:	f043 0220 	orr.w	r2, r3, #32
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2220      	movs	r2, #32
 8001ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e007      	b.n	8001f00 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d1c4      	bne.n	8001e88 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f14:	e02f      	b.n	8001f76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	68b9      	ldr	r1, [r7, #8]
 8001f1a:	68f8      	ldr	r0, [r7, #12]
 8001f1c:	f000 f8ba 	bl	8002094 <I2C_IsErrorOccurred>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e02d      	b.n	8001f86 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f2a:	f7ff fa31 	bl	8001390 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	68ba      	ldr	r2, [r7, #8]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d302      	bcc.n	8001f40 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d11a      	bne.n	8001f76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	699b      	ldr	r3, [r3, #24]
 8001f46:	f003 0320 	and.w	r3, r3, #32
 8001f4a:	2b20      	cmp	r3, #32
 8001f4c:	d013      	beq.n	8001f76 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f52:	f043 0220 	orr.w	r2, r3, #32
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2220      	movs	r2, #32
 8001f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e007      	b.n	8001f86 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	f003 0320 	and.w	r3, r3, #32
 8001f80:	2b20      	cmp	r3, #32
 8001f82:	d1c8      	bne.n	8001f16 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001f9c:	e06b      	b.n	8002076 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	68b9      	ldr	r1, [r7, #8]
 8001fa2:	68f8      	ldr	r0, [r7, #12]
 8001fa4:	f000 f876 	bl	8002094 <I2C_IsErrorOccurred>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e069      	b.n	8002086 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	f003 0320 	and.w	r3, r3, #32
 8001fbc:	2b20      	cmp	r3, #32
 8001fbe:	d138      	bne.n	8002032 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	f003 0304 	and.w	r3, r3, #4
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d105      	bne.n	8001fda <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	e055      	b.n	8002086 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	f003 0310 	and.w	r3, r3, #16
 8001fe4:	2b10      	cmp	r3, #16
 8001fe6:	d107      	bne.n	8001ff8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2210      	movs	r2, #16
 8001fee:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2204      	movs	r2, #4
 8001ff4:	645a      	str	r2, [r3, #68]	@ 0x44
 8001ff6:	e002      	b.n	8001ffe <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	2220      	movs	r2, #32
 8002004:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6859      	ldr	r1, [r3, #4]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	4b1f      	ldr	r3, [pc, #124]	@ (8002090 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8002012:	400b      	ands	r3, r1
 8002014:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2220      	movs	r2, #32
 800201a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e029      	b.n	8002086 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002032:	f7ff f9ad 	bl	8001390 <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	68ba      	ldr	r2, [r7, #8]
 800203e:	429a      	cmp	r2, r3
 8002040:	d302      	bcc.n	8002048 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d116      	bne.n	8002076 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	f003 0304 	and.w	r3, r3, #4
 8002052:	2b04      	cmp	r3, #4
 8002054:	d00f      	beq.n	8002076 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205a:	f043 0220 	orr.w	r2, r3, #32
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2220      	movs	r2, #32
 8002066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e007      	b.n	8002086 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	f003 0304 	and.w	r3, r3, #4
 8002080:	2b04      	cmp	r3, #4
 8002082:	d18c      	bne.n	8001f9e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	fe00e800 	.word	0xfe00e800

08002094 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08a      	sub	sp, #40	@ 0x28
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020a0:	2300      	movs	r3, #0
 80020a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	f003 0310 	and.w	r3, r3, #16
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d068      	beq.n	8002192 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2210      	movs	r2, #16
 80020c6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80020c8:	e049      	b.n	800215e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80020d0:	d045      	beq.n	800215e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80020d2:	f7ff f95d 	bl	8001390 <HAL_GetTick>
 80020d6:	4602      	mov	r2, r0
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	429a      	cmp	r2, r3
 80020e0:	d302      	bcc.n	80020e8 <I2C_IsErrorOccurred+0x54>
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d13a      	bne.n	800215e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020f2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80020fa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002106:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800210a:	d121      	bne.n	8002150 <I2C_IsErrorOccurred+0xbc>
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002112:	d01d      	beq.n	8002150 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002114:	7cfb      	ldrb	r3, [r7, #19]
 8002116:	2b20      	cmp	r3, #32
 8002118:	d01a      	beq.n	8002150 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002128:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800212a:	f7ff f931 	bl	8001390 <HAL_GetTick>
 800212e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002130:	e00e      	b.n	8002150 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002132:	f7ff f92d 	bl	8001390 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b19      	cmp	r3, #25
 800213e:	d907      	bls.n	8002150 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002140:	6a3b      	ldr	r3, [r7, #32]
 8002142:	f043 0320 	orr.w	r3, r3, #32
 8002146:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800214e:	e006      	b.n	800215e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	f003 0320 	and.w	r3, r3, #32
 800215a:	2b20      	cmp	r3, #32
 800215c:	d1e9      	bne.n	8002132 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	f003 0320 	and.w	r3, r3, #32
 8002168:	2b20      	cmp	r3, #32
 800216a:	d003      	beq.n	8002174 <I2C_IsErrorOccurred+0xe0>
 800216c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002170:	2b00      	cmp	r3, #0
 8002172:	d0aa      	beq.n	80020ca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002174:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002178:	2b00      	cmp	r3, #0
 800217a:	d103      	bne.n	8002184 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2220      	movs	r2, #32
 8002182:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002184:	6a3b      	ldr	r3, [r7, #32]
 8002186:	f043 0304 	orr.w	r3, r3, #4
 800218a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00b      	beq.n	80021bc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80021a4:	6a3b      	ldr	r3, [r7, #32]
 80021a6:	f043 0301 	orr.w	r3, r3, #1
 80021aa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00b      	beq.n	80021de <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80021c6:	6a3b      	ldr	r3, [r7, #32]
 80021c8:	f043 0308 	orr.w	r3, r3, #8
 80021cc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00b      	beq.n	8002200 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80021e8:	6a3b      	ldr	r3, [r7, #32]
 80021ea:	f043 0302 	orr.w	r3, r3, #2
 80021ee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002200:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002204:	2b00      	cmp	r3, #0
 8002206:	d01c      	beq.n	8002242 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002208:	68f8      	ldr	r0, [r7, #12]
 800220a:	f7ff fdc3 	bl	8001d94 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6859      	ldr	r1, [r3, #4]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	4b0d      	ldr	r3, [pc, #52]	@ (8002250 <I2C_IsErrorOccurred+0x1bc>)
 800221a:	400b      	ands	r3, r1
 800221c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002222:	6a3b      	ldr	r3, [r7, #32]
 8002224:	431a      	orrs	r2, r3
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2220      	movs	r2, #32
 800222e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2200      	movs	r2, #0
 800223e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002242:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002246:	4618      	mov	r0, r3
 8002248:	3728      	adds	r7, #40	@ 0x28
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	fe00e800 	.word	0xfe00e800

08002254 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002254:	b480      	push	{r7}
 8002256:	b087      	sub	sp, #28
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	607b      	str	r3, [r7, #4]
 800225e:	460b      	mov	r3, r1
 8002260:	817b      	strh	r3, [r7, #10]
 8002262:	4613      	mov	r3, r2
 8002264:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002266:	897b      	ldrh	r3, [r7, #10]
 8002268:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800226c:	7a7b      	ldrb	r3, [r7, #9]
 800226e:	041b      	lsls	r3, r3, #16
 8002270:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002274:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800227a:	6a3b      	ldr	r3, [r7, #32]
 800227c:	4313      	orrs	r3, r2
 800227e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002282:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	6a3b      	ldr	r3, [r7, #32]
 800228c:	0d5b      	lsrs	r3, r3, #21
 800228e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002292:	4b08      	ldr	r3, [pc, #32]	@ (80022b4 <I2C_TransferConfig+0x60>)
 8002294:	430b      	orrs	r3, r1
 8002296:	43db      	mvns	r3, r3
 8002298:	ea02 0103 	and.w	r1, r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	697a      	ldr	r2, [r7, #20]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80022a6:	bf00      	nop
 80022a8:	371c      	adds	r7, #28
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	03ff63ff 	.word	0x03ff63ff

080022b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b20      	cmp	r3, #32
 80022cc:	d138      	bne.n	8002340 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d101      	bne.n	80022dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80022d8:	2302      	movs	r3, #2
 80022da:	e032      	b.n	8002342 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2224      	movs	r2, #36	@ 0x24
 80022e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 0201 	bic.w	r2, r2, #1
 80022fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800230a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6819      	ldr	r1, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	430a      	orrs	r2, r1
 800231a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f042 0201 	orr.w	r2, r2, #1
 800232a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2220      	movs	r2, #32
 8002330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	e000      	b.n	8002342 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002340:	2302      	movs	r3, #2
  }
}
 8002342:	4618      	mov	r0, r3
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800234e:	b480      	push	{r7}
 8002350:	b085      	sub	sp, #20
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b20      	cmp	r3, #32
 8002362:	d139      	bne.n	80023d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800236a:	2b01      	cmp	r3, #1
 800236c:	d101      	bne.n	8002372 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800236e:	2302      	movs	r3, #2
 8002370:	e033      	b.n	80023da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2201      	movs	r2, #1
 8002376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2224      	movs	r2, #36	@ 0x24
 800237e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f022 0201 	bic.w	r2, r2, #1
 8002390:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80023a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	021b      	lsls	r3, r3, #8
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0201 	orr.w	r2, r2, #1
 80023c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2220      	movs	r2, #32
 80023c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80023d4:	2300      	movs	r3, #0
 80023d6:	e000      	b.n	80023da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80023d8:	2302      	movs	r3, #2
  }
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3714      	adds	r7, #20
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
	...

080023e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023f8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d102      	bne.n	800240e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	f001 b823 	b.w	8003454 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800240e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002412:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 817d 	beq.w	800271e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002424:	4bbc      	ldr	r3, [pc, #752]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f003 030c 	and.w	r3, r3, #12
 800242c:	2b04      	cmp	r3, #4
 800242e:	d00c      	beq.n	800244a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002430:	4bb9      	ldr	r3, [pc, #740]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f003 030c 	and.w	r3, r3, #12
 8002438:	2b08      	cmp	r3, #8
 800243a:	d15c      	bne.n	80024f6 <HAL_RCC_OscConfig+0x10e>
 800243c:	4bb6      	ldr	r3, [pc, #728]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002444:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002448:	d155      	bne.n	80024f6 <HAL_RCC_OscConfig+0x10e>
 800244a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800244e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002452:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002456:	fa93 f3a3 	rbit	r3, r3
 800245a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800245e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002462:	fab3 f383 	clz	r3, r3
 8002466:	b2db      	uxtb	r3, r3
 8002468:	095b      	lsrs	r3, r3, #5
 800246a:	b2db      	uxtb	r3, r3
 800246c:	f043 0301 	orr.w	r3, r3, #1
 8002470:	b2db      	uxtb	r3, r3
 8002472:	2b01      	cmp	r3, #1
 8002474:	d102      	bne.n	800247c <HAL_RCC_OscConfig+0x94>
 8002476:	4ba8      	ldr	r3, [pc, #672]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	e015      	b.n	80024a8 <HAL_RCC_OscConfig+0xc0>
 800247c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002480:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002484:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002488:	fa93 f3a3 	rbit	r3, r3
 800248c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002490:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002494:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002498:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800249c:	fa93 f3a3 	rbit	r3, r3
 80024a0:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80024a4:	4b9c      	ldr	r3, [pc, #624]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 80024a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024ac:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80024b0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80024b4:	fa92 f2a2 	rbit	r2, r2
 80024b8:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80024bc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80024c0:	fab2 f282 	clz	r2, r2
 80024c4:	b2d2      	uxtb	r2, r2
 80024c6:	f042 0220 	orr.w	r2, r2, #32
 80024ca:	b2d2      	uxtb	r2, r2
 80024cc:	f002 021f 	and.w	r2, r2, #31
 80024d0:	2101      	movs	r1, #1
 80024d2:	fa01 f202 	lsl.w	r2, r1, r2
 80024d6:	4013      	ands	r3, r2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f000 811f 	beq.w	800271c <HAL_RCC_OscConfig+0x334>
 80024de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	f040 8116 	bne.w	800271c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	f000 bfaf 	b.w	8003454 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002506:	d106      	bne.n	8002516 <HAL_RCC_OscConfig+0x12e>
 8002508:	4b83      	ldr	r3, [pc, #524]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a82      	ldr	r2, [pc, #520]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 800250e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002512:	6013      	str	r3, [r2, #0]
 8002514:	e036      	b.n	8002584 <HAL_RCC_OscConfig+0x19c>
 8002516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800251a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10c      	bne.n	8002540 <HAL_RCC_OscConfig+0x158>
 8002526:	4b7c      	ldr	r3, [pc, #496]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a7b      	ldr	r2, [pc, #492]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 800252c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002530:	6013      	str	r3, [r2, #0]
 8002532:	4b79      	ldr	r3, [pc, #484]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a78      	ldr	r2, [pc, #480]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002538:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	e021      	b.n	8002584 <HAL_RCC_OscConfig+0x19c>
 8002540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002544:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002550:	d10c      	bne.n	800256c <HAL_RCC_OscConfig+0x184>
 8002552:	4b71      	ldr	r3, [pc, #452]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a70      	ldr	r2, [pc, #448]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002558:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800255c:	6013      	str	r3, [r2, #0]
 800255e:	4b6e      	ldr	r3, [pc, #440]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a6d      	ldr	r2, [pc, #436]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002564:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002568:	6013      	str	r3, [r2, #0]
 800256a:	e00b      	b.n	8002584 <HAL_RCC_OscConfig+0x19c>
 800256c:	4b6a      	ldr	r3, [pc, #424]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a69      	ldr	r2, [pc, #420]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002572:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002576:	6013      	str	r3, [r2, #0]
 8002578:	4b67      	ldr	r3, [pc, #412]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a66      	ldr	r2, [pc, #408]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 800257e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002582:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002584:	4b64      	ldr	r3, [pc, #400]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 8002586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002588:	f023 020f 	bic.w	r2, r3, #15
 800258c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002590:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	495f      	ldr	r1, [pc, #380]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 800259a:	4313      	orrs	r3, r2
 800259c:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800259e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d059      	beq.n	8002662 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ae:	f7fe feef 	bl	8001390 <HAL_GetTick>
 80025b2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025b6:	e00a      	b.n	80025ce <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025b8:	f7fe feea 	bl	8001390 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	2b64      	cmp	r3, #100	@ 0x64
 80025c6:	d902      	bls.n	80025ce <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	f000 bf43 	b.w	8003454 <HAL_RCC_OscConfig+0x106c>
 80025ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025d2:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80025da:	fa93 f3a3 	rbit	r3, r3
 80025de:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80025e2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025e6:	fab3 f383 	clz	r3, r3
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	095b      	lsrs	r3, r3, #5
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	f043 0301 	orr.w	r3, r3, #1
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d102      	bne.n	8002600 <HAL_RCC_OscConfig+0x218>
 80025fa:	4b47      	ldr	r3, [pc, #284]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	e015      	b.n	800262c <HAL_RCC_OscConfig+0x244>
 8002600:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002604:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002608:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800260c:	fa93 f3a3 	rbit	r3, r3
 8002610:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002614:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002618:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800261c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002620:	fa93 f3a3 	rbit	r3, r3
 8002624:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002628:	4b3b      	ldr	r3, [pc, #236]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 800262a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002630:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002634:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002638:	fa92 f2a2 	rbit	r2, r2
 800263c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002640:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002644:	fab2 f282 	clz	r2, r2
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	f042 0220 	orr.w	r2, r2, #32
 800264e:	b2d2      	uxtb	r2, r2
 8002650:	f002 021f 	and.w	r2, r2, #31
 8002654:	2101      	movs	r1, #1
 8002656:	fa01 f202 	lsl.w	r2, r1, r2
 800265a:	4013      	ands	r3, r2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d0ab      	beq.n	80025b8 <HAL_RCC_OscConfig+0x1d0>
 8002660:	e05d      	b.n	800271e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002662:	f7fe fe95 	bl	8001390 <HAL_GetTick>
 8002666:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800266a:	e00a      	b.n	8002682 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800266c:	f7fe fe90 	bl	8001390 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b64      	cmp	r3, #100	@ 0x64
 800267a:	d902      	bls.n	8002682 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	f000 bee9 	b.w	8003454 <HAL_RCC_OscConfig+0x106c>
 8002682:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002686:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800268e:	fa93 f3a3 	rbit	r3, r3
 8002692:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002696:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800269a:	fab3 f383 	clz	r3, r3
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	095b      	lsrs	r3, r3, #5
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	f043 0301 	orr.w	r3, r3, #1
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d102      	bne.n	80026b4 <HAL_RCC_OscConfig+0x2cc>
 80026ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	e015      	b.n	80026e0 <HAL_RCC_OscConfig+0x2f8>
 80026b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026b8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026bc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80026c0:	fa93 f3a3 	rbit	r3, r3
 80026c4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80026c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026cc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80026d0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80026d4:	fa93 f3a3 	rbit	r3, r3
 80026d8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80026dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002718 <HAL_RCC_OscConfig+0x330>)
 80026de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026e4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80026e8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80026ec:	fa92 f2a2 	rbit	r2, r2
 80026f0:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80026f4:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80026f8:	fab2 f282 	clz	r2, r2
 80026fc:	b2d2      	uxtb	r2, r2
 80026fe:	f042 0220 	orr.w	r2, r2, #32
 8002702:	b2d2      	uxtb	r2, r2
 8002704:	f002 021f 	and.w	r2, r2, #31
 8002708:	2101      	movs	r1, #1
 800270a:	fa01 f202 	lsl.w	r2, r1, r2
 800270e:	4013      	ands	r3, r2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d1ab      	bne.n	800266c <HAL_RCC_OscConfig+0x284>
 8002714:	e003      	b.n	800271e <HAL_RCC_OscConfig+0x336>
 8002716:	bf00      	nop
 8002718:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800271c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800271e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002722:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 817d 	beq.w	8002a2e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002734:	4ba6      	ldr	r3, [pc, #664]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f003 030c 	and.w	r3, r3, #12
 800273c:	2b00      	cmp	r3, #0
 800273e:	d00b      	beq.n	8002758 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002740:	4ba3      	ldr	r3, [pc, #652]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 030c 	and.w	r3, r3, #12
 8002748:	2b08      	cmp	r3, #8
 800274a:	d172      	bne.n	8002832 <HAL_RCC_OscConfig+0x44a>
 800274c:	4ba0      	ldr	r3, [pc, #640]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d16c      	bne.n	8002832 <HAL_RCC_OscConfig+0x44a>
 8002758:	2302      	movs	r3, #2
 800275a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800275e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002762:	fa93 f3a3 	rbit	r3, r3
 8002766:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800276a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800276e:	fab3 f383 	clz	r3, r3
 8002772:	b2db      	uxtb	r3, r3
 8002774:	095b      	lsrs	r3, r3, #5
 8002776:	b2db      	uxtb	r3, r3
 8002778:	f043 0301 	orr.w	r3, r3, #1
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b01      	cmp	r3, #1
 8002780:	d102      	bne.n	8002788 <HAL_RCC_OscConfig+0x3a0>
 8002782:	4b93      	ldr	r3, [pc, #588]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	e013      	b.n	80027b0 <HAL_RCC_OscConfig+0x3c8>
 8002788:	2302      	movs	r3, #2
 800278a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002792:	fa93 f3a3 	rbit	r3, r3
 8002796:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800279a:	2302      	movs	r3, #2
 800279c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80027a0:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80027a4:	fa93 f3a3 	rbit	r3, r3
 80027a8:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80027ac:	4b88      	ldr	r3, [pc, #544]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 80027ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b0:	2202      	movs	r2, #2
 80027b2:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80027b6:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80027ba:	fa92 f2a2 	rbit	r2, r2
 80027be:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80027c2:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80027c6:	fab2 f282 	clz	r2, r2
 80027ca:	b2d2      	uxtb	r2, r2
 80027cc:	f042 0220 	orr.w	r2, r2, #32
 80027d0:	b2d2      	uxtb	r2, r2
 80027d2:	f002 021f 	and.w	r2, r2, #31
 80027d6:	2101      	movs	r1, #1
 80027d8:	fa01 f202 	lsl.w	r2, r1, r2
 80027dc:	4013      	ands	r3, r2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00a      	beq.n	80027f8 <HAL_RCC_OscConfig+0x410>
 80027e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d002      	beq.n	80027f8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	f000 be2e 	b.w	8003454 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f8:	4b75      	ldr	r3, [pc, #468]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002800:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002804:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	21f8      	movs	r1, #248	@ 0xf8
 800280e:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002812:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002816:	fa91 f1a1 	rbit	r1, r1
 800281a:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800281e:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002822:	fab1 f181 	clz	r1, r1
 8002826:	b2c9      	uxtb	r1, r1
 8002828:	408b      	lsls	r3, r1
 800282a:	4969      	ldr	r1, [pc, #420]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 800282c:	4313      	orrs	r3, r2
 800282e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002830:	e0fd      	b.n	8002a2e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002832:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002836:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	2b00      	cmp	r3, #0
 8002840:	f000 8088 	beq.w	8002954 <HAL_RCC_OscConfig+0x56c>
 8002844:	2301      	movs	r3, #1
 8002846:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800284e:	fa93 f3a3 	rbit	r3, r3
 8002852:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002856:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800285a:	fab3 f383 	clz	r3, r3
 800285e:	b2db      	uxtb	r3, r3
 8002860:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002864:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	461a      	mov	r2, r3
 800286c:	2301      	movs	r3, #1
 800286e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002870:	f7fe fd8e 	bl	8001390 <HAL_GetTick>
 8002874:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002878:	e00a      	b.n	8002890 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800287a:	f7fe fd89 	bl	8001390 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b02      	cmp	r3, #2
 8002888:	d902      	bls.n	8002890 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	f000 bde2 	b.w	8003454 <HAL_RCC_OscConfig+0x106c>
 8002890:	2302      	movs	r3, #2
 8002892:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002896:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800289a:	fa93 f3a3 	rbit	r3, r3
 800289e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80028a2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a6:	fab3 f383 	clz	r3, r3
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	095b      	lsrs	r3, r3, #5
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	f043 0301 	orr.w	r3, r3, #1
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d102      	bne.n	80028c0 <HAL_RCC_OscConfig+0x4d8>
 80028ba:	4b45      	ldr	r3, [pc, #276]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	e013      	b.n	80028e8 <HAL_RCC_OscConfig+0x500>
 80028c0:	2302      	movs	r3, #2
 80028c2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80028ca:	fa93 f3a3 	rbit	r3, r3
 80028ce:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80028d2:	2302      	movs	r3, #2
 80028d4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80028d8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80028dc:	fa93 f3a3 	rbit	r3, r3
 80028e0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80028e4:	4b3a      	ldr	r3, [pc, #232]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 80028e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e8:	2202      	movs	r2, #2
 80028ea:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80028ee:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80028f2:	fa92 f2a2 	rbit	r2, r2
 80028f6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80028fa:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80028fe:	fab2 f282 	clz	r2, r2
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	f042 0220 	orr.w	r2, r2, #32
 8002908:	b2d2      	uxtb	r2, r2
 800290a:	f002 021f 	and.w	r2, r2, #31
 800290e:	2101      	movs	r1, #1
 8002910:	fa01 f202 	lsl.w	r2, r1, r2
 8002914:	4013      	ands	r3, r2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d0af      	beq.n	800287a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800291a:	4b2d      	ldr	r3, [pc, #180]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002922:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002926:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	21f8      	movs	r1, #248	@ 0xf8
 8002930:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002934:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002938:	fa91 f1a1 	rbit	r1, r1
 800293c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002940:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002944:	fab1 f181 	clz	r1, r1
 8002948:	b2c9      	uxtb	r1, r1
 800294a:	408b      	lsls	r3, r1
 800294c:	4920      	ldr	r1, [pc, #128]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 800294e:	4313      	orrs	r3, r2
 8002950:	600b      	str	r3, [r1, #0]
 8002952:	e06c      	b.n	8002a2e <HAL_RCC_OscConfig+0x646>
 8002954:	2301      	movs	r3, #1
 8002956:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800295e:	fa93 f3a3 	rbit	r3, r3
 8002962:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002966:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800296a:	fab3 f383 	clz	r3, r3
 800296e:	b2db      	uxtb	r3, r3
 8002970:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002974:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	461a      	mov	r2, r3
 800297c:	2300      	movs	r3, #0
 800297e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002980:	f7fe fd06 	bl	8001390 <HAL_GetTick>
 8002984:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002988:	e00a      	b.n	80029a0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800298a:	f7fe fd01 	bl	8001390 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d902      	bls.n	80029a0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	f000 bd5a 	b.w	8003454 <HAL_RCC_OscConfig+0x106c>
 80029a0:	2302      	movs	r3, #2
 80029a2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80029aa:	fa93 f3a3 	rbit	r3, r3
 80029ae:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80029b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029b6:	fab3 f383 	clz	r3, r3
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	095b      	lsrs	r3, r3, #5
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	f043 0301 	orr.w	r3, r3, #1
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d104      	bne.n	80029d4 <HAL_RCC_OscConfig+0x5ec>
 80029ca:	4b01      	ldr	r3, [pc, #4]	@ (80029d0 <HAL_RCC_OscConfig+0x5e8>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	e015      	b.n	80029fc <HAL_RCC_OscConfig+0x614>
 80029d0:	40021000 	.word	0x40021000
 80029d4:	2302      	movs	r3, #2
 80029d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80029de:	fa93 f3a3 	rbit	r3, r3
 80029e2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80029e6:	2302      	movs	r3, #2
 80029e8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80029ec:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029f0:	fa93 f3a3 	rbit	r3, r3
 80029f4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80029f8:	4bc8      	ldr	r3, [pc, #800]	@ (8002d1c <HAL_RCC_OscConfig+0x934>)
 80029fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fc:	2202      	movs	r2, #2
 80029fe:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002a02:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002a06:	fa92 f2a2 	rbit	r2, r2
 8002a0a:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002a0e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002a12:	fab2 f282 	clz	r2, r2
 8002a16:	b2d2      	uxtb	r2, r2
 8002a18:	f042 0220 	orr.w	r2, r2, #32
 8002a1c:	b2d2      	uxtb	r2, r2
 8002a1e:	f002 021f 	and.w	r2, r2, #31
 8002a22:	2101      	movs	r1, #1
 8002a24:	fa01 f202 	lsl.w	r2, r1, r2
 8002a28:	4013      	ands	r3, r2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1ad      	bne.n	800298a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0308 	and.w	r3, r3, #8
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f000 8110 	beq.w	8002c64 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a48:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d079      	beq.n	8002b48 <HAL_RCC_OscConfig+0x760>
 8002a54:	2301      	movs	r3, #1
 8002a56:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002a5e:	fa93 f3a3 	rbit	r3, r3
 8002a62:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002a66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a6a:	fab3 f383 	clz	r3, r3
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	461a      	mov	r2, r3
 8002a72:	4bab      	ldr	r3, [pc, #684]	@ (8002d20 <HAL_RCC_OscConfig+0x938>)
 8002a74:	4413      	add	r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	461a      	mov	r2, r3
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a7e:	f7fe fc87 	bl	8001390 <HAL_GetTick>
 8002a82:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a86:	e00a      	b.n	8002a9e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a88:	f7fe fc82 	bl	8001390 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d902      	bls.n	8002a9e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	f000 bcdb 	b.w	8003454 <HAL_RCC_OscConfig+0x106c>
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002aa8:	fa93 f3a3 	rbit	r3, r3
 8002aac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002ab0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002ab8:	2202      	movs	r2, #2
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	fa93 f2a3 	rbit	r2, r3
 8002aca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ace:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ad8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002adc:	2202      	movs	r2, #2
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	fa93 f2a3 	rbit	r2, r3
 8002aee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002af6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002af8:	4b88      	ldr	r3, [pc, #544]	@ (8002d1c <HAL_RCC_OscConfig+0x934>)
 8002afa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002afc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b00:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b04:	2102      	movs	r1, #2
 8002b06:	6019      	str	r1, [r3, #0]
 8002b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b0c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	fa93 f1a3 	rbit	r1, r3
 8002b16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b1a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b1e:	6019      	str	r1, [r3, #0]
  return result;
 8002b20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b24:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	fab3 f383 	clz	r3, r3
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	f003 031f 	and.w	r3, r3, #31
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b40:	4013      	ands	r3, r2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d0a0      	beq.n	8002a88 <HAL_RCC_OscConfig+0x6a0>
 8002b46:	e08d      	b.n	8002c64 <HAL_RCC_OscConfig+0x87c>
 8002b48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b4c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002b50:	2201      	movs	r2, #1
 8002b52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b58:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	fa93 f2a3 	rbit	r2, r3
 8002b62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b66:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002b6a:	601a      	str	r2, [r3, #0]
  return result;
 8002b6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b70:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002b74:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b76:	fab3 f383 	clz	r3, r3
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	4b68      	ldr	r3, [pc, #416]	@ (8002d20 <HAL_RCC_OscConfig+0x938>)
 8002b80:	4413      	add	r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	461a      	mov	r2, r3
 8002b86:	2300      	movs	r3, #0
 8002b88:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b8a:	f7fe fc01 	bl	8001390 <HAL_GetTick>
 8002b8e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b92:	e00a      	b.n	8002baa <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b94:	f7fe fbfc 	bl	8001390 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d902      	bls.n	8002baa <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	f000 bc55 	b.w	8003454 <HAL_RCC_OscConfig+0x106c>
 8002baa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bae:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bba:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	fa93 f2a3 	rbit	r2, r3
 8002bc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bde:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	fa93 f2a3 	rbit	r2, r3
 8002be8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bf6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	601a      	str	r2, [r3, #0]
 8002bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c02:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	fa93 f2a3 	rbit	r2, r3
 8002c0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c10:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c14:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c16:	4b41      	ldr	r3, [pc, #260]	@ (8002d1c <HAL_RCC_OscConfig+0x934>)
 8002c18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c1e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c22:	2102      	movs	r1, #2
 8002c24:	6019      	str	r1, [r3, #0]
 8002c26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c2a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	fa93 f1a3 	rbit	r1, r3
 8002c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c38:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c3c:	6019      	str	r1, [r3, #0]
  return result;
 8002c3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c42:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	fab3 f383 	clz	r3, r3
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	f003 031f 	and.w	r3, r3, #31
 8002c58:	2101      	movs	r1, #1
 8002c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5e:	4013      	ands	r3, r2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d197      	bne.n	8002b94 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0304 	and.w	r3, r3, #4
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f000 81a1 	beq.w	8002fbc <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c80:	4b26      	ldr	r3, [pc, #152]	@ (8002d1c <HAL_RCC_OscConfig+0x934>)
 8002c82:	69db      	ldr	r3, [r3, #28]
 8002c84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d116      	bne.n	8002cba <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c8c:	4b23      	ldr	r3, [pc, #140]	@ (8002d1c <HAL_RCC_OscConfig+0x934>)
 8002c8e:	69db      	ldr	r3, [r3, #28]
 8002c90:	4a22      	ldr	r2, [pc, #136]	@ (8002d1c <HAL_RCC_OscConfig+0x934>)
 8002c92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c96:	61d3      	str	r3, [r2, #28]
 8002c98:	4b20      	ldr	r3, [pc, #128]	@ (8002d1c <HAL_RCC_OscConfig+0x934>)
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002ca0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cae:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002cb2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cba:	4b1a      	ldr	r3, [pc, #104]	@ (8002d24 <HAL_RCC_OscConfig+0x93c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d11a      	bne.n	8002cfc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cc6:	4b17      	ldr	r3, [pc, #92]	@ (8002d24 <HAL_RCC_OscConfig+0x93c>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a16      	ldr	r2, [pc, #88]	@ (8002d24 <HAL_RCC_OscConfig+0x93c>)
 8002ccc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cd0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cd2:	f7fe fb5d 	bl	8001390 <HAL_GetTick>
 8002cd6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cda:	e009      	b.n	8002cf0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cdc:	f7fe fb58 	bl	8001390 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	2b64      	cmp	r3, #100	@ 0x64
 8002cea:	d901      	bls.n	8002cf0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e3b1      	b.n	8003454 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8002d24 <HAL_RCC_OscConfig+0x93c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0ef      	beq.n	8002cdc <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d10d      	bne.n	8002d28 <HAL_RCC_OscConfig+0x940>
 8002d0c:	4b03      	ldr	r3, [pc, #12]	@ (8002d1c <HAL_RCC_OscConfig+0x934>)
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	4a02      	ldr	r2, [pc, #8]	@ (8002d1c <HAL_RCC_OscConfig+0x934>)
 8002d12:	f043 0301 	orr.w	r3, r3, #1
 8002d16:	6213      	str	r3, [r2, #32]
 8002d18:	e03c      	b.n	8002d94 <HAL_RCC_OscConfig+0x9ac>
 8002d1a:	bf00      	nop
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	10908120 	.word	0x10908120
 8002d24:	40007000 	.word	0x40007000
 8002d28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10c      	bne.n	8002d52 <HAL_RCC_OscConfig+0x96a>
 8002d38:	4bc1      	ldr	r3, [pc, #772]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	4ac0      	ldr	r2, [pc, #768]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d3e:	f023 0301 	bic.w	r3, r3, #1
 8002d42:	6213      	str	r3, [r2, #32]
 8002d44:	4bbe      	ldr	r3, [pc, #760]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	4abd      	ldr	r2, [pc, #756]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d4a:	f023 0304 	bic.w	r3, r3, #4
 8002d4e:	6213      	str	r3, [r2, #32]
 8002d50:	e020      	b.n	8002d94 <HAL_RCC_OscConfig+0x9ac>
 8002d52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	2b05      	cmp	r3, #5
 8002d60:	d10c      	bne.n	8002d7c <HAL_RCC_OscConfig+0x994>
 8002d62:	4bb7      	ldr	r3, [pc, #732]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	4ab6      	ldr	r2, [pc, #728]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d68:	f043 0304 	orr.w	r3, r3, #4
 8002d6c:	6213      	str	r3, [r2, #32]
 8002d6e:	4bb4      	ldr	r3, [pc, #720]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	4ab3      	ldr	r2, [pc, #716]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d74:	f043 0301 	orr.w	r3, r3, #1
 8002d78:	6213      	str	r3, [r2, #32]
 8002d7a:	e00b      	b.n	8002d94 <HAL_RCC_OscConfig+0x9ac>
 8002d7c:	4bb0      	ldr	r3, [pc, #704]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	4aaf      	ldr	r2, [pc, #700]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d82:	f023 0301 	bic.w	r3, r3, #1
 8002d86:	6213      	str	r3, [r2, #32]
 8002d88:	4bad      	ldr	r3, [pc, #692]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d8a:	6a1b      	ldr	r3, [r3, #32]
 8002d8c:	4aac      	ldr	r2, [pc, #688]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002d8e:	f023 0304 	bic.w	r3, r3, #4
 8002d92:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f000 8081 	beq.w	8002ea8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002da6:	f7fe faf3 	bl	8001390 <HAL_GetTick>
 8002daa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dae:	e00b      	b.n	8002dc8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002db0:	f7fe faee 	bl	8001390 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e345      	b.n	8003454 <HAL_RCC_OscConfig+0x106c>
 8002dc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dcc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002dd0:	2202      	movs	r2, #2
 8002dd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dd8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	fa93 f2a3 	rbit	r2, r3
 8002de2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002de6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002df0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002df4:	2202      	movs	r2, #2
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dfc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	fa93 f2a3 	rbit	r2, r3
 8002e06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e0a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002e0e:	601a      	str	r2, [r3, #0]
  return result;
 8002e10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e14:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002e18:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e1a:	fab3 f383 	clz	r3, r3
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	095b      	lsrs	r3, r3, #5
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	f043 0302 	orr.w	r3, r3, #2
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d102      	bne.n	8002e34 <HAL_RCC_OscConfig+0xa4c>
 8002e2e:	4b84      	ldr	r3, [pc, #528]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	e013      	b.n	8002e5c <HAL_RCC_OscConfig+0xa74>
 8002e34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e38:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e44:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	fa93 f2a3 	rbit	r2, r3
 8002e4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e52:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	4b79      	ldr	r3, [pc, #484]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e60:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002e64:	2102      	movs	r1, #2
 8002e66:	6011      	str	r1, [r2, #0]
 8002e68:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e6c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002e70:	6812      	ldr	r2, [r2, #0]
 8002e72:	fa92 f1a2 	rbit	r1, r2
 8002e76:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e7a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002e7e:	6011      	str	r1, [r2, #0]
  return result;
 8002e80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e84:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002e88:	6812      	ldr	r2, [r2, #0]
 8002e8a:	fab2 f282 	clz	r2, r2
 8002e8e:	b2d2      	uxtb	r2, r2
 8002e90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e94:	b2d2      	uxtb	r2, r2
 8002e96:	f002 021f 	and.w	r2, r2, #31
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d084      	beq.n	8002db0 <HAL_RCC_OscConfig+0x9c8>
 8002ea6:	e07f      	b.n	8002fa8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ea8:	f7fe fa72 	bl	8001390 <HAL_GetTick>
 8002eac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eb0:	e00b      	b.n	8002eca <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002eb2:	f7fe fa6d 	bl	8001390 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e2c4      	b.n	8003454 <HAL_RCC_OscConfig+0x106c>
 8002eca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ece:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eda:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	fa93 f2a3 	rbit	r2, r3
 8002ee4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002ef6:	2202      	movs	r2, #2
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002efe:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	fa93 f2a3 	rbit	r2, r3
 8002f08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f0c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002f10:	601a      	str	r2, [r3, #0]
  return result;
 8002f12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f16:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002f1a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f1c:	fab3 f383 	clz	r3, r3
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	095b      	lsrs	r3, r3, #5
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	f043 0302 	orr.w	r3, r3, #2
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d102      	bne.n	8002f36 <HAL_RCC_OscConfig+0xb4e>
 8002f30:	4b43      	ldr	r3, [pc, #268]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	e013      	b.n	8002f5e <HAL_RCC_OscConfig+0xb76>
 8002f36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f3a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002f3e:	2202      	movs	r2, #2
 8002f40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f46:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	fa93 f2a3 	rbit	r2, r3
 8002f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f54:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002f58:	601a      	str	r2, [r3, #0]
 8002f5a:	4b39      	ldr	r3, [pc, #228]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f62:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002f66:	2102      	movs	r1, #2
 8002f68:	6011      	str	r1, [r2, #0]
 8002f6a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f6e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002f72:	6812      	ldr	r2, [r2, #0]
 8002f74:	fa92 f1a2 	rbit	r1, r2
 8002f78:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f7c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002f80:	6011      	str	r1, [r2, #0]
  return result;
 8002f82:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f86:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002f8a:	6812      	ldr	r2, [r2, #0]
 8002f8c:	fab2 f282 	clz	r2, r2
 8002f90:	b2d2      	uxtb	r2, r2
 8002f92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f96:	b2d2      	uxtb	r2, r2
 8002f98:	f002 021f 	and.w	r2, r2, #31
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d184      	bne.n	8002eb2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002fa8:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d105      	bne.n	8002fbc <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fb0:	4b23      	ldr	r3, [pc, #140]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	4a22      	ldr	r2, [pc, #136]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002fb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fba:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	69db      	ldr	r3, [r3, #28]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	f000 8242 	beq.w	8003452 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fce:	4b1c      	ldr	r3, [pc, #112]	@ (8003040 <HAL_RCC_OscConfig+0xc58>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f003 030c 	and.w	r3, r3, #12
 8002fd6:	2b08      	cmp	r3, #8
 8002fd8:	f000 8213 	beq.w	8003402 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	69db      	ldr	r3, [r3, #28]
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	f040 8162 	bne.w	80032b2 <HAL_RCC_OscConfig+0xeca>
 8002fee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ff2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002ff6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002ffa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003000:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	fa93 f2a3 	rbit	r2, r3
 800300a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800300e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003012:	601a      	str	r2, [r3, #0]
  return result;
 8003014:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003018:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800301c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800301e:	fab3 f383 	clz	r3, r3
 8003022:	b2db      	uxtb	r3, r3
 8003024:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003028:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	461a      	mov	r2, r3
 8003030:	2300      	movs	r3, #0
 8003032:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003034:	f7fe f9ac 	bl	8001390 <HAL_GetTick>
 8003038:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800303c:	e00c      	b.n	8003058 <HAL_RCC_OscConfig+0xc70>
 800303e:	bf00      	nop
 8003040:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003044:	f7fe f9a4 	bl	8001390 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e1fd      	b.n	8003454 <HAL_RCC_OscConfig+0x106c>
 8003058:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800305c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003060:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003064:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003066:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800306a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	fa93 f2a3 	rbit	r2, r3
 8003074:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003078:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800307c:	601a      	str	r2, [r3, #0]
  return result;
 800307e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003082:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003086:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003088:	fab3 f383 	clz	r3, r3
 800308c:	b2db      	uxtb	r3, r3
 800308e:	095b      	lsrs	r3, r3, #5
 8003090:	b2db      	uxtb	r3, r3
 8003092:	f043 0301 	orr.w	r3, r3, #1
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b01      	cmp	r3, #1
 800309a:	d102      	bne.n	80030a2 <HAL_RCC_OscConfig+0xcba>
 800309c:	4bb0      	ldr	r3, [pc, #704]	@ (8003360 <HAL_RCC_OscConfig+0xf78>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	e027      	b.n	80030f2 <HAL_RCC_OscConfig+0xd0a>
 80030a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80030aa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030b4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	fa93 f2a3 	rbit	r2, r3
 80030be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030c2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030cc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80030d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030d4:	601a      	str	r2, [r3, #0]
 80030d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030da:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	fa93 f2a3 	rbit	r2, r3
 80030e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80030ec:	601a      	str	r2, [r3, #0]
 80030ee:	4b9c      	ldr	r3, [pc, #624]	@ (8003360 <HAL_RCC_OscConfig+0xf78>)
 80030f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030f6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80030fa:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80030fe:	6011      	str	r1, [r2, #0]
 8003100:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003104:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003108:	6812      	ldr	r2, [r2, #0]
 800310a:	fa92 f1a2 	rbit	r1, r2
 800310e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003112:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003116:	6011      	str	r1, [r2, #0]
  return result;
 8003118:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800311c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003120:	6812      	ldr	r2, [r2, #0]
 8003122:	fab2 f282 	clz	r2, r2
 8003126:	b2d2      	uxtb	r2, r2
 8003128:	f042 0220 	orr.w	r2, r2, #32
 800312c:	b2d2      	uxtb	r2, r2
 800312e:	f002 021f 	and.w	r2, r2, #31
 8003132:	2101      	movs	r1, #1
 8003134:	fa01 f202 	lsl.w	r2, r1, r2
 8003138:	4013      	ands	r3, r2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d182      	bne.n	8003044 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800313e:	4b88      	ldr	r3, [pc, #544]	@ (8003360 <HAL_RCC_OscConfig+0xf78>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003146:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800314a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003152:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003156:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6a1b      	ldr	r3, [r3, #32]
 800315e:	430b      	orrs	r3, r1
 8003160:	497f      	ldr	r1, [pc, #508]	@ (8003360 <HAL_RCC_OscConfig+0xf78>)
 8003162:	4313      	orrs	r3, r2
 8003164:	604b      	str	r3, [r1, #4]
 8003166:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800316a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800316e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003172:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003174:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003178:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	fa93 f2a3 	rbit	r2, r3
 8003182:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003186:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800318a:	601a      	str	r2, [r3, #0]
  return result;
 800318c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003190:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003194:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003196:	fab3 f383 	clz	r3, r3
 800319a:	b2db      	uxtb	r3, r3
 800319c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80031a0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	461a      	mov	r2, r3
 80031a8:	2301      	movs	r3, #1
 80031aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ac:	f7fe f8f0 	bl	8001390 <HAL_GetTick>
 80031b0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031b4:	e009      	b.n	80031ca <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031b6:	f7fe f8eb 	bl	8001390 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d901      	bls.n	80031ca <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e144      	b.n	8003454 <HAL_RCC_OscConfig+0x106c>
 80031ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ce:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80031d2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031dc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	fa93 f2a3 	rbit	r2, r3
 80031e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ea:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80031ee:	601a      	str	r2, [r3, #0]
  return result;
 80031f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80031f8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031fa:	fab3 f383 	clz	r3, r3
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	095b      	lsrs	r3, r3, #5
 8003202:	b2db      	uxtb	r3, r3
 8003204:	f043 0301 	orr.w	r3, r3, #1
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b01      	cmp	r3, #1
 800320c:	d102      	bne.n	8003214 <HAL_RCC_OscConfig+0xe2c>
 800320e:	4b54      	ldr	r3, [pc, #336]	@ (8003360 <HAL_RCC_OscConfig+0xf78>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	e027      	b.n	8003264 <HAL_RCC_OscConfig+0xe7c>
 8003214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003218:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800321c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003220:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003222:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003226:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	fa93 f2a3 	rbit	r2, r3
 8003230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003234:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800323e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003242:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800324c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	fa93 f2a3 	rbit	r2, r3
 8003256:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800325a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	4b3f      	ldr	r3, [pc, #252]	@ (8003360 <HAL_RCC_OscConfig+0xf78>)
 8003262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003264:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003268:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800326c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003270:	6011      	str	r1, [r2, #0]
 8003272:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003276:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800327a:	6812      	ldr	r2, [r2, #0]
 800327c:	fa92 f1a2 	rbit	r1, r2
 8003280:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003284:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003288:	6011      	str	r1, [r2, #0]
  return result;
 800328a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800328e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003292:	6812      	ldr	r2, [r2, #0]
 8003294:	fab2 f282 	clz	r2, r2
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	f042 0220 	orr.w	r2, r2, #32
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	f002 021f 	and.w	r2, r2, #31
 80032a4:	2101      	movs	r1, #1
 80032a6:	fa01 f202 	lsl.w	r2, r1, r2
 80032aa:	4013      	ands	r3, r2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d082      	beq.n	80031b6 <HAL_RCC_OscConfig+0xdce>
 80032b0:	e0cf      	b.n	8003452 <HAL_RCC_OscConfig+0x106a>
 80032b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032b6:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80032ba:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80032be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032c4:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	fa93 f2a3 	rbit	r2, r3
 80032ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032d2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80032d6:	601a      	str	r2, [r3, #0]
  return result;
 80032d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032dc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80032e0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e2:	fab3 f383 	clz	r3, r3
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80032ec:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	461a      	mov	r2, r3
 80032f4:	2300      	movs	r3, #0
 80032f6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f8:	f7fe f84a 	bl	8001390 <HAL_GetTick>
 80032fc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003300:	e009      	b.n	8003316 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003302:	f7fe f845 	bl	8001390 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e09e      	b.n	8003454 <HAL_RCC_OscConfig+0x106c>
 8003316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800331a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800331e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003322:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003324:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003328:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	fa93 f2a3 	rbit	r2, r3
 8003332:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003336:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800333a:	601a      	str	r2, [r3, #0]
  return result;
 800333c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003340:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003344:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003346:	fab3 f383 	clz	r3, r3
 800334a:	b2db      	uxtb	r3, r3
 800334c:	095b      	lsrs	r3, r3, #5
 800334e:	b2db      	uxtb	r3, r3
 8003350:	f043 0301 	orr.w	r3, r3, #1
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b01      	cmp	r3, #1
 8003358:	d104      	bne.n	8003364 <HAL_RCC_OscConfig+0xf7c>
 800335a:	4b01      	ldr	r3, [pc, #4]	@ (8003360 <HAL_RCC_OscConfig+0xf78>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	e029      	b.n	80033b4 <HAL_RCC_OscConfig+0xfcc>
 8003360:	40021000 	.word	0x40021000
 8003364:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003368:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800336c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003370:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003372:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003376:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	fa93 f2a3 	rbit	r2, r3
 8003380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003384:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003388:	601a      	str	r2, [r3, #0]
 800338a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800338e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003392:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800339c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	fa93 f2a3 	rbit	r2, r3
 80033a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033aa:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80033ae:	601a      	str	r2, [r3, #0]
 80033b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003460 <HAL_RCC_OscConfig+0x1078>)
 80033b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033b8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80033bc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80033c0:	6011      	str	r1, [r2, #0]
 80033c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033c6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80033ca:	6812      	ldr	r2, [r2, #0]
 80033cc:	fa92 f1a2 	rbit	r1, r2
 80033d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033d4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80033d8:	6011      	str	r1, [r2, #0]
  return result;
 80033da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033de:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	fab2 f282 	clz	r2, r2
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	f042 0220 	orr.w	r2, r2, #32
 80033ee:	b2d2      	uxtb	r2, r2
 80033f0:	f002 021f 	and.w	r2, r2, #31
 80033f4:	2101      	movs	r1, #1
 80033f6:	fa01 f202 	lsl.w	r2, r1, r2
 80033fa:	4013      	ands	r3, r2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d180      	bne.n	8003302 <HAL_RCC_OscConfig+0xf1a>
 8003400:	e027      	b.n	8003452 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003402:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003406:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	69db      	ldr	r3, [r3, #28]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d101      	bne.n	8003416 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e01e      	b.n	8003454 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003416:	4b12      	ldr	r3, [pc, #72]	@ (8003460 <HAL_RCC_OscConfig+0x1078>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800341e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003422:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003426:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800342a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	429a      	cmp	r2, r3
 8003434:	d10b      	bne.n	800344e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003436:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800343a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800343e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003442:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800344a:	429a      	cmp	r2, r3
 800344c:	d001      	beq.n	8003452 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e000      	b.n	8003454 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003452:	2300      	movs	r3, #0
}
 8003454:	4618      	mov	r0, r3
 8003456:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000

08003464 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b09e      	sub	sp, #120	@ 0x78
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800346e:	2300      	movs	r3, #0
 8003470:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d101      	bne.n	800347c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e162      	b.n	8003742 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800347c:	4b90      	ldr	r3, [pc, #576]	@ (80036c0 <HAL_RCC_ClockConfig+0x25c>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	429a      	cmp	r2, r3
 8003488:	d910      	bls.n	80034ac <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800348a:	4b8d      	ldr	r3, [pc, #564]	@ (80036c0 <HAL_RCC_ClockConfig+0x25c>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f023 0207 	bic.w	r2, r3, #7
 8003492:	498b      	ldr	r1, [pc, #556]	@ (80036c0 <HAL_RCC_ClockConfig+0x25c>)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	4313      	orrs	r3, r2
 8003498:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800349a:	4b89      	ldr	r3, [pc, #548]	@ (80036c0 <HAL_RCC_ClockConfig+0x25c>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d001      	beq.n	80034ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e14a      	b.n	8003742 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034b8:	4b82      	ldr	r3, [pc, #520]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	497f      	ldr	r1, [pc, #508]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f000 80dc 	beq.w	8003690 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d13c      	bne.n	800355a <HAL_RCC_ClockConfig+0xf6>
 80034e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80034e4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034e8:	fa93 f3a3 	rbit	r3, r3
 80034ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80034ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f0:	fab3 f383 	clz	r3, r3
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	095b      	lsrs	r3, r3, #5
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	f043 0301 	orr.w	r3, r3, #1
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	2b01      	cmp	r3, #1
 8003502:	d102      	bne.n	800350a <HAL_RCC_ClockConfig+0xa6>
 8003504:	4b6f      	ldr	r3, [pc, #444]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	e00f      	b.n	800352a <HAL_RCC_ClockConfig+0xc6>
 800350a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800350e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003510:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003512:	fa93 f3a3 	rbit	r3, r3
 8003516:	667b      	str	r3, [r7, #100]	@ 0x64
 8003518:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800351c:	663b      	str	r3, [r7, #96]	@ 0x60
 800351e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003520:	fa93 f3a3 	rbit	r3, r3
 8003524:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003526:	4b67      	ldr	r3, [pc, #412]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 8003528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800352e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003530:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003532:	fa92 f2a2 	rbit	r2, r2
 8003536:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003538:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800353a:	fab2 f282 	clz	r2, r2
 800353e:	b2d2      	uxtb	r2, r2
 8003540:	f042 0220 	orr.w	r2, r2, #32
 8003544:	b2d2      	uxtb	r2, r2
 8003546:	f002 021f 	and.w	r2, r2, #31
 800354a:	2101      	movs	r1, #1
 800354c:	fa01 f202 	lsl.w	r2, r1, r2
 8003550:	4013      	ands	r3, r2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d17b      	bne.n	800364e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e0f3      	b.n	8003742 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d13c      	bne.n	80035dc <HAL_RCC_ClockConfig+0x178>
 8003562:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003566:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003568:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800356a:	fa93 f3a3 	rbit	r3, r3
 800356e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003570:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003572:	fab3 f383 	clz	r3, r3
 8003576:	b2db      	uxtb	r3, r3
 8003578:	095b      	lsrs	r3, r3, #5
 800357a:	b2db      	uxtb	r3, r3
 800357c:	f043 0301 	orr.w	r3, r3, #1
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b01      	cmp	r3, #1
 8003584:	d102      	bne.n	800358c <HAL_RCC_ClockConfig+0x128>
 8003586:	4b4f      	ldr	r3, [pc, #316]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	e00f      	b.n	80035ac <HAL_RCC_ClockConfig+0x148>
 800358c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003590:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003592:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003594:	fa93 f3a3 	rbit	r3, r3
 8003598:	647b      	str	r3, [r7, #68]	@ 0x44
 800359a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800359e:	643b      	str	r3, [r7, #64]	@ 0x40
 80035a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035a2:	fa93 f3a3 	rbit	r3, r3
 80035a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035a8:	4b46      	ldr	r3, [pc, #280]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035b0:	63ba      	str	r2, [r7, #56]	@ 0x38
 80035b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80035b4:	fa92 f2a2 	rbit	r2, r2
 80035b8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80035ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035bc:	fab2 f282 	clz	r2, r2
 80035c0:	b2d2      	uxtb	r2, r2
 80035c2:	f042 0220 	orr.w	r2, r2, #32
 80035c6:	b2d2      	uxtb	r2, r2
 80035c8:	f002 021f 	and.w	r2, r2, #31
 80035cc:	2101      	movs	r1, #1
 80035ce:	fa01 f202 	lsl.w	r2, r1, r2
 80035d2:	4013      	ands	r3, r2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d13a      	bne.n	800364e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e0b2      	b.n	8003742 <HAL_RCC_ClockConfig+0x2de>
 80035dc:	2302      	movs	r3, #2
 80035de:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e2:	fa93 f3a3 	rbit	r3, r3
 80035e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80035e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ea:	fab3 f383 	clz	r3, r3
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	095b      	lsrs	r3, r3, #5
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	f043 0301 	orr.w	r3, r3, #1
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d102      	bne.n	8003604 <HAL_RCC_ClockConfig+0x1a0>
 80035fe:	4b31      	ldr	r3, [pc, #196]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	e00d      	b.n	8003620 <HAL_RCC_ClockConfig+0x1bc>
 8003604:	2302      	movs	r3, #2
 8003606:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800360a:	fa93 f3a3 	rbit	r3, r3
 800360e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003610:	2302      	movs	r3, #2
 8003612:	623b      	str	r3, [r7, #32]
 8003614:	6a3b      	ldr	r3, [r7, #32]
 8003616:	fa93 f3a3 	rbit	r3, r3
 800361a:	61fb      	str	r3, [r7, #28]
 800361c:	4b29      	ldr	r3, [pc, #164]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 800361e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003620:	2202      	movs	r2, #2
 8003622:	61ba      	str	r2, [r7, #24]
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	fa92 f2a2 	rbit	r2, r2
 800362a:	617a      	str	r2, [r7, #20]
  return result;
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	fab2 f282 	clz	r2, r2
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	f042 0220 	orr.w	r2, r2, #32
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	f002 021f 	and.w	r2, r2, #31
 800363e:	2101      	movs	r1, #1
 8003640:	fa01 f202 	lsl.w	r2, r1, r2
 8003644:	4013      	ands	r3, r2
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e079      	b.n	8003742 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800364e:	4b1d      	ldr	r3, [pc, #116]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f023 0203 	bic.w	r2, r3, #3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	491a      	ldr	r1, [pc, #104]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 800365c:	4313      	orrs	r3, r2
 800365e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003660:	f7fd fe96 	bl	8001390 <HAL_GetTick>
 8003664:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003666:	e00a      	b.n	800367e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003668:	f7fd fe92 	bl	8001390 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003676:	4293      	cmp	r3, r2
 8003678:	d901      	bls.n	800367e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e061      	b.n	8003742 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367e:	4b11      	ldr	r3, [pc, #68]	@ (80036c4 <HAL_RCC_ClockConfig+0x260>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f003 020c 	and.w	r2, r3, #12
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	429a      	cmp	r2, r3
 800368e:	d1eb      	bne.n	8003668 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003690:	4b0b      	ldr	r3, [pc, #44]	@ (80036c0 <HAL_RCC_ClockConfig+0x25c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0307 	and.w	r3, r3, #7
 8003698:	683a      	ldr	r2, [r7, #0]
 800369a:	429a      	cmp	r2, r3
 800369c:	d214      	bcs.n	80036c8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800369e:	4b08      	ldr	r3, [pc, #32]	@ (80036c0 <HAL_RCC_ClockConfig+0x25c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f023 0207 	bic.w	r2, r3, #7
 80036a6:	4906      	ldr	r1, [pc, #24]	@ (80036c0 <HAL_RCC_ClockConfig+0x25c>)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ae:	4b04      	ldr	r3, [pc, #16]	@ (80036c0 <HAL_RCC_ClockConfig+0x25c>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0307 	and.w	r3, r3, #7
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d005      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e040      	b.n	8003742 <HAL_RCC_ClockConfig+0x2de>
 80036c0:	40022000 	.word	0x40022000
 80036c4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0304 	and.w	r3, r3, #4
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d008      	beq.n	80036e6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036d4:	4b1d      	ldr	r3, [pc, #116]	@ (800374c <HAL_RCC_ClockConfig+0x2e8>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	491a      	ldr	r1, [pc, #104]	@ (800374c <HAL_RCC_ClockConfig+0x2e8>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d009      	beq.n	8003706 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036f2:	4b16      	ldr	r3, [pc, #88]	@ (800374c <HAL_RCC_ClockConfig+0x2e8>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	4912      	ldr	r1, [pc, #72]	@ (800374c <HAL_RCC_ClockConfig+0x2e8>)
 8003702:	4313      	orrs	r3, r2
 8003704:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003706:	f000 f829 	bl	800375c <HAL_RCC_GetSysClockFreq>
 800370a:	4601      	mov	r1, r0
 800370c:	4b0f      	ldr	r3, [pc, #60]	@ (800374c <HAL_RCC_ClockConfig+0x2e8>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003714:	22f0      	movs	r2, #240	@ 0xf0
 8003716:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	fa92 f2a2 	rbit	r2, r2
 800371e:	60fa      	str	r2, [r7, #12]
  return result;
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	fab2 f282 	clz	r2, r2
 8003726:	b2d2      	uxtb	r2, r2
 8003728:	40d3      	lsrs	r3, r2
 800372a:	4a09      	ldr	r2, [pc, #36]	@ (8003750 <HAL_RCC_ClockConfig+0x2ec>)
 800372c:	5cd3      	ldrb	r3, [r2, r3]
 800372e:	fa21 f303 	lsr.w	r3, r1, r3
 8003732:	4a08      	ldr	r2, [pc, #32]	@ (8003754 <HAL_RCC_ClockConfig+0x2f0>)
 8003734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003736:	4b08      	ldr	r3, [pc, #32]	@ (8003758 <HAL_RCC_ClockConfig+0x2f4>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4618      	mov	r0, r3
 800373c:	f7fd fde4 	bl	8001308 <HAL_InitTick>
  
  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3778      	adds	r7, #120	@ 0x78
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	40021000 	.word	0x40021000
 8003750:	0800c738 	.word	0x0800c738
 8003754:	20000000 	.word	0x20000000
 8003758:	20000004 	.word	0x20000004

0800375c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800375c:	b480      	push	{r7}
 800375e:	b08b      	sub	sp, #44	@ 0x2c
 8003760:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003762:	2300      	movs	r3, #0
 8003764:	61fb      	str	r3, [r7, #28]
 8003766:	2300      	movs	r3, #0
 8003768:	61bb      	str	r3, [r7, #24]
 800376a:	2300      	movs	r3, #0
 800376c:	627b      	str	r3, [r7, #36]	@ 0x24
 800376e:	2300      	movs	r3, #0
 8003770:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003772:	2300      	movs	r3, #0
 8003774:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003776:	4b29      	ldr	r3, [pc, #164]	@ (800381c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	f003 030c 	and.w	r3, r3, #12
 8003782:	2b04      	cmp	r3, #4
 8003784:	d002      	beq.n	800378c <HAL_RCC_GetSysClockFreq+0x30>
 8003786:	2b08      	cmp	r3, #8
 8003788:	d003      	beq.n	8003792 <HAL_RCC_GetSysClockFreq+0x36>
 800378a:	e03c      	b.n	8003806 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800378c:	4b24      	ldr	r3, [pc, #144]	@ (8003820 <HAL_RCC_GetSysClockFreq+0xc4>)
 800378e:	623b      	str	r3, [r7, #32]
      break;
 8003790:	e03c      	b.n	800380c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003798:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 800379c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379e:	68ba      	ldr	r2, [r7, #8]
 80037a0:	fa92 f2a2 	rbit	r2, r2
 80037a4:	607a      	str	r2, [r7, #4]
  return result;
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	fab2 f282 	clz	r2, r2
 80037ac:	b2d2      	uxtb	r2, r2
 80037ae:	40d3      	lsrs	r3, r2
 80037b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003824 <HAL_RCC_GetSysClockFreq+0xc8>)
 80037b2:	5cd3      	ldrb	r3, [r2, r3]
 80037b4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80037b6:	4b19      	ldr	r3, [pc, #100]	@ (800381c <HAL_RCC_GetSysClockFreq+0xc0>)
 80037b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ba:	f003 030f 	and.w	r3, r3, #15
 80037be:	220f      	movs	r2, #15
 80037c0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c2:	693a      	ldr	r2, [r7, #16]
 80037c4:	fa92 f2a2 	rbit	r2, r2
 80037c8:	60fa      	str	r2, [r7, #12]
  return result;
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	fab2 f282 	clz	r2, r2
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	40d3      	lsrs	r3, r2
 80037d4:	4a14      	ldr	r2, [pc, #80]	@ (8003828 <HAL_RCC_GetSysClockFreq+0xcc>)
 80037d6:	5cd3      	ldrb	r3, [r2, r3]
 80037d8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d008      	beq.n	80037f6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80037e4:	4a0e      	ldr	r2, [pc, #56]	@ (8003820 <HAL_RCC_GetSysClockFreq+0xc4>)
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	fb02 f303 	mul.w	r3, r2, r3
 80037f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80037f4:	e004      	b.n	8003800 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	4a0c      	ldr	r2, [pc, #48]	@ (800382c <HAL_RCC_GetSysClockFreq+0xd0>)
 80037fa:	fb02 f303 	mul.w	r3, r2, r3
 80037fe:	627b      	str	r3, [r7, #36]	@ 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003802:	623b      	str	r3, [r7, #32]
      break;
 8003804:	e002      	b.n	800380c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003806:	4b0a      	ldr	r3, [pc, #40]	@ (8003830 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003808:	623b      	str	r3, [r7, #32]
      break;
 800380a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800380c:	6a3b      	ldr	r3, [r7, #32]
}
 800380e:	4618      	mov	r0, r3
 8003810:	372c      	adds	r7, #44	@ 0x2c
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40021000 	.word	0x40021000
 8003820:	01e84800 	.word	0x01e84800
 8003824:	0800c750 	.word	0x0800c750
 8003828:	0800c760 	.word	0x0800c760
 800382c:	003d0900 	.word	0x003d0900
 8003830:	007a1200 	.word	0x007a1200

08003834 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003834:	b480      	push	{r7}
 8003836:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003838:	4b03      	ldr	r3, [pc, #12]	@ (8003848 <HAL_RCC_GetHCLKFreq+0x14>)
 800383a:	681b      	ldr	r3, [r3, #0]
}
 800383c:	4618      	mov	r0, r3
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	20000000 	.word	0x20000000

0800384c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003852:	f7ff ffef 	bl	8003834 <HAL_RCC_GetHCLKFreq>
 8003856:	4601      	mov	r1, r0
 8003858:	4b0b      	ldr	r3, [pc, #44]	@ (8003888 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003860:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003864:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	fa92 f2a2 	rbit	r2, r2
 800386c:	603a      	str	r2, [r7, #0]
  return result;
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	fab2 f282 	clz	r2, r2
 8003874:	b2d2      	uxtb	r2, r2
 8003876:	40d3      	lsrs	r3, r2
 8003878:	4a04      	ldr	r2, [pc, #16]	@ (800388c <HAL_RCC_GetPCLK1Freq+0x40>)
 800387a:	5cd3      	ldrb	r3, [r2, r3]
 800387c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003880:	4618      	mov	r0, r3
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40021000 	.word	0x40021000
 800388c:	0800c748 	.word	0x0800c748

08003890 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003896:	f7ff ffcd 	bl	8003834 <HAL_RCC_GetHCLKFreq>
 800389a:	4601      	mov	r1, r0
 800389c:	4b0b      	ldr	r3, [pc, #44]	@ (80038cc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80038a4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80038a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	fa92 f2a2 	rbit	r2, r2
 80038b0:	603a      	str	r2, [r7, #0]
  return result;
 80038b2:	683a      	ldr	r2, [r7, #0]
 80038b4:	fab2 f282 	clz	r2, r2
 80038b8:	b2d2      	uxtb	r2, r2
 80038ba:	40d3      	lsrs	r3, r2
 80038bc:	4a04      	ldr	r2, [pc, #16]	@ (80038d0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80038be:	5cd3      	ldrb	r3, [r2, r3]
 80038c0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80038c4:	4618      	mov	r0, r3
 80038c6:	3708      	adds	r7, #8
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40021000 	.word	0x40021000
 80038d0:	0800c748 	.word	0x0800c748

080038d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b092      	sub	sp, #72	@ 0x48
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038dc:	2300      	movs	r3, #0
 80038de:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80038e4:	2300      	movs	r3, #0
 80038e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f000 80cd 	beq.w	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038f8:	4b86      	ldr	r3, [pc, #536]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10e      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003904:	4b83      	ldr	r3, [pc, #524]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003906:	69db      	ldr	r3, [r3, #28]
 8003908:	4a82      	ldr	r2, [pc, #520]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800390a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800390e:	61d3      	str	r3, [r2, #28]
 8003910:	4b80      	ldr	r3, [pc, #512]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003912:	69db      	ldr	r3, [r3, #28]
 8003914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003918:	60bb      	str	r3, [r7, #8]
 800391a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800391c:	2301      	movs	r3, #1
 800391e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003922:	4b7d      	ldr	r3, [pc, #500]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800392a:	2b00      	cmp	r3, #0
 800392c:	d118      	bne.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800392e:	4b7a      	ldr	r3, [pc, #488]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a79      	ldr	r2, [pc, #484]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003934:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003938:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800393a:	f7fd fd29 	bl	8001390 <HAL_GetTick>
 800393e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003940:	e008      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003942:	f7fd fd25 	bl	8001390 <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	2b64      	cmp	r3, #100	@ 0x64
 800394e:	d901      	bls.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e0db      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003954:	4b70      	ldr	r3, [pc, #448]	@ (8003b18 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0f0      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003960:	4b6c      	ldr	r3, [pc, #432]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003968:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800396a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800396c:	2b00      	cmp	r3, #0
 800396e:	d07d      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003978:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800397a:	429a      	cmp	r2, r3
 800397c:	d076      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800397e:	4b65      	ldr	r3, [pc, #404]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003986:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003988:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800398c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800398e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003990:	fa93 f3a3 	rbit	r3, r3
 8003994:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003998:	fab3 f383 	clz	r3, r3
 800399c:	b2db      	uxtb	r3, r3
 800399e:	461a      	mov	r2, r3
 80039a0:	4b5e      	ldr	r3, [pc, #376]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80039a2:	4413      	add	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	461a      	mov	r2, r3
 80039a8:	2301      	movs	r3, #1
 80039aa:	6013      	str	r3, [r2, #0]
 80039ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80039b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039b4:	fa93 f3a3 	rbit	r3, r3
 80039b8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80039ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039bc:	fab3 f383 	clz	r3, r3
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	461a      	mov	r2, r3
 80039c4:	4b55      	ldr	r3, [pc, #340]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80039c6:	4413      	add	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	461a      	mov	r2, r3
 80039cc:	2300      	movs	r3, #0
 80039ce:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80039d0:	4a50      	ldr	r2, [pc, #320]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039d4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80039d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039d8:	f003 0301 	and.w	r3, r3, #1
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d045      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e0:	f7fd fcd6 	bl	8001390 <HAL_GetTick>
 80039e4:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039e6:	e00a      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039e8:	f7fd fcd2 	bl	8001390 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d901      	bls.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e086      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x238>
 80039fe:	2302      	movs	r3, #2
 8003a00:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a04:	fa93 f3a3 	rbit	r3, r3
 8003a08:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	623b      	str	r3, [r7, #32]
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	fa93 f3a3 	rbit	r3, r3
 8003a14:	61fb      	str	r3, [r7, #28]
  return result;
 8003a16:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a18:	fab3 f383 	clz	r3, r3
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	095b      	lsrs	r3, r3, #5
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	f043 0302 	orr.w	r3, r3, #2
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d102      	bne.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003a2c:	4b39      	ldr	r3, [pc, #228]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a2e:	6a1b      	ldr	r3, [r3, #32]
 8003a30:	e007      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003a32:	2302      	movs	r3, #2
 8003a34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	fa93 f3a3 	rbit	r3, r3
 8003a3c:	617b      	str	r3, [r7, #20]
 8003a3e:	4b35      	ldr	r3, [pc, #212]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a42:	2202      	movs	r2, #2
 8003a44:	613a      	str	r2, [r7, #16]
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	fa92 f2a2 	rbit	r2, r2
 8003a4c:	60fa      	str	r2, [r7, #12]
  return result;
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	fab2 f282 	clz	r2, r2
 8003a54:	b2d2      	uxtb	r2, r2
 8003a56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a5a:	b2d2      	uxtb	r2, r2
 8003a5c:	f002 021f 	and.w	r2, r2, #31
 8003a60:	2101      	movs	r1, #1
 8003a62:	fa01 f202 	lsl.w	r2, r1, r2
 8003a66:	4013      	ands	r3, r2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d0bd      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003a6c:	4b29      	ldr	r3, [pc, #164]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a6e:	6a1b      	ldr	r3, [r3, #32]
 8003a70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	4926      	ldr	r1, [pc, #152]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a7e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d105      	bne.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a86:	4b23      	ldr	r3, [pc, #140]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	4a22      	ldr	r2, [pc, #136]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a90:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d008      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa2:	f023 0203 	bic.w	r2, r3, #3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	491a      	ldr	r1, [pc, #104]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0320 	and.w	r3, r3, #32
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d008      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003abc:	4b15      	ldr	r3, [pc, #84]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac0:	f023 0210 	bic.w	r2, r3, #16
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	4912      	ldr	r1, [pc, #72]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d008      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003ada:	4b0e      	ldr	r3, [pc, #56]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ade:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	490b      	ldr	r1, [pc, #44]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d008      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003af8:	4b06      	ldr	r3, [pc, #24]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	695b      	ldr	r3, [r3, #20]
 8003b04:	4903      	ldr	r1, [pc, #12]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3748      	adds	r7, #72	@ 0x48
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	40021000 	.word	0x40021000
 8003b18:	40007000 	.word	0x40007000
 8003b1c:	10908100 	.word	0x10908100

08003b20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e040      	b.n	8003bb4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d106      	bne.n	8003b48 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f7fd fa70 	bl	8001028 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2224      	movs	r2, #36	@ 0x24
 8003b4c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f022 0201 	bic.w	r2, r2, #1
 8003b5c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f000 f8b6 	bl	8003cd0 <UART_SetConfig>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d101      	bne.n	8003b6e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e022      	b.n	8003bb4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d002      	beq.n	8003b7c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f9e0 	bl	8003f3c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689a      	ldr	r2, [r3, #8]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f042 0201 	orr.w	r2, r2, #1
 8003baa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 fa67 	bl	8004080 <UART_CheckIdleState>
 8003bb2:	4603      	mov	r3, r0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3708      	adds	r7, #8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b08a      	sub	sp, #40	@ 0x28
 8003bc0:	af02      	add	r7, sp, #8
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	603b      	str	r3, [r7, #0]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bd0:	2b20      	cmp	r3, #32
 8003bd2:	d177      	bne.n	8003cc4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <HAL_UART_Transmit+0x24>
 8003bda:	88fb      	ldrh	r3, [r7, #6]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d101      	bne.n	8003be4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e070      	b.n	8003cc6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2221      	movs	r2, #33	@ 0x21
 8003bf0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bf2:	f7fd fbcd 	bl	8001390 <HAL_GetTick>
 8003bf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	88fa      	ldrh	r2, [r7, #6]
 8003bfc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	88fa      	ldrh	r2, [r7, #6]
 8003c04:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c10:	d108      	bne.n	8003c24 <HAL_UART_Transmit+0x68>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d104      	bne.n	8003c24 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	61bb      	str	r3, [r7, #24]
 8003c22:	e003      	b.n	8003c2c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c2c:	e02f      	b.n	8003c8e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	2200      	movs	r2, #0
 8003c36:	2180      	movs	r1, #128	@ 0x80
 8003c38:	68f8      	ldr	r0, [r7, #12]
 8003c3a:	f000 fac9 	bl	80041d0 <UART_WaitOnFlagUntilTimeout>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d004      	beq.n	8003c4e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2220      	movs	r2, #32
 8003c48:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e03b      	b.n	8003cc6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10b      	bne.n	8003c6c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	881a      	ldrh	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c60:	b292      	uxth	r2, r2
 8003c62:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	3302      	adds	r3, #2
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	e007      	b.n	8003c7c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	781a      	ldrb	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	3b01      	subs	r3, #1
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1c9      	bne.n	8003c2e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	2140      	movs	r1, #64	@ 0x40
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f000 fa93 	bl	80041d0 <UART_WaitOnFlagUntilTimeout>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d004      	beq.n	8003cba <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e005      	b.n	8003cc6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	e000      	b.n	8003cc6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003cc4:	2302      	movs	r3, #2
  }
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3720      	adds	r7, #32
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
	...

08003cd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b088      	sub	sp, #32
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689a      	ldr	r2, [r3, #8]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	431a      	orrs	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	69db      	ldr	r3, [r3, #28]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	4b8a      	ldr	r3, [pc, #552]	@ (8003f24 <UART_SetConfig+0x254>)
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	6812      	ldr	r2, [r2, #0]
 8003d02:	6979      	ldr	r1, [r7, #20]
 8003d04:	430b      	orrs	r3, r1
 8003d06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68da      	ldr	r2, [r3, #12]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	697a      	ldr	r2, [r7, #20]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	697a      	ldr	r2, [r7, #20]
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a78      	ldr	r2, [pc, #480]	@ (8003f28 <UART_SetConfig+0x258>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d120      	bne.n	8003d8e <UART_SetConfig+0xbe>
 8003d4c:	4b77      	ldr	r3, [pc, #476]	@ (8003f2c <UART_SetConfig+0x25c>)
 8003d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d50:	f003 0303 	and.w	r3, r3, #3
 8003d54:	2b03      	cmp	r3, #3
 8003d56:	d817      	bhi.n	8003d88 <UART_SetConfig+0xb8>
 8003d58:	a201      	add	r2, pc, #4	@ (adr r2, 8003d60 <UART_SetConfig+0x90>)
 8003d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5e:	bf00      	nop
 8003d60:	08003d71 	.word	0x08003d71
 8003d64:	08003d7d 	.word	0x08003d7d
 8003d68:	08003d83 	.word	0x08003d83
 8003d6c:	08003d77 	.word	0x08003d77
 8003d70:	2300      	movs	r3, #0
 8003d72:	77fb      	strb	r3, [r7, #31]
 8003d74:	e01d      	b.n	8003db2 <UART_SetConfig+0xe2>
 8003d76:	2302      	movs	r3, #2
 8003d78:	77fb      	strb	r3, [r7, #31]
 8003d7a:	e01a      	b.n	8003db2 <UART_SetConfig+0xe2>
 8003d7c:	2304      	movs	r3, #4
 8003d7e:	77fb      	strb	r3, [r7, #31]
 8003d80:	e017      	b.n	8003db2 <UART_SetConfig+0xe2>
 8003d82:	2308      	movs	r3, #8
 8003d84:	77fb      	strb	r3, [r7, #31]
 8003d86:	e014      	b.n	8003db2 <UART_SetConfig+0xe2>
 8003d88:	2310      	movs	r3, #16
 8003d8a:	77fb      	strb	r3, [r7, #31]
 8003d8c:	e011      	b.n	8003db2 <UART_SetConfig+0xe2>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a67      	ldr	r2, [pc, #412]	@ (8003f30 <UART_SetConfig+0x260>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d102      	bne.n	8003d9e <UART_SetConfig+0xce>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	77fb      	strb	r3, [r7, #31]
 8003d9c:	e009      	b.n	8003db2 <UART_SetConfig+0xe2>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a64      	ldr	r2, [pc, #400]	@ (8003f34 <UART_SetConfig+0x264>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d102      	bne.n	8003dae <UART_SetConfig+0xde>
 8003da8:	2300      	movs	r3, #0
 8003daa:	77fb      	strb	r3, [r7, #31]
 8003dac:	e001      	b.n	8003db2 <UART_SetConfig+0xe2>
 8003dae:	2310      	movs	r3, #16
 8003db0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	69db      	ldr	r3, [r3, #28]
 8003db6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dba:	d15a      	bne.n	8003e72 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003dbc:	7ffb      	ldrb	r3, [r7, #31]
 8003dbe:	2b08      	cmp	r3, #8
 8003dc0:	d827      	bhi.n	8003e12 <UART_SetConfig+0x142>
 8003dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8003dc8 <UART_SetConfig+0xf8>)
 8003dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc8:	08003ded 	.word	0x08003ded
 8003dcc:	08003df5 	.word	0x08003df5
 8003dd0:	08003dfd 	.word	0x08003dfd
 8003dd4:	08003e13 	.word	0x08003e13
 8003dd8:	08003e03 	.word	0x08003e03
 8003ddc:	08003e13 	.word	0x08003e13
 8003de0:	08003e13 	.word	0x08003e13
 8003de4:	08003e13 	.word	0x08003e13
 8003de8:	08003e0b 	.word	0x08003e0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dec:	f7ff fd2e 	bl	800384c <HAL_RCC_GetPCLK1Freq>
 8003df0:	61b8      	str	r0, [r7, #24]
        break;
 8003df2:	e013      	b.n	8003e1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003df4:	f7ff fd4c 	bl	8003890 <HAL_RCC_GetPCLK2Freq>
 8003df8:	61b8      	str	r0, [r7, #24]
        break;
 8003dfa:	e00f      	b.n	8003e1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dfc:	4b4e      	ldr	r3, [pc, #312]	@ (8003f38 <UART_SetConfig+0x268>)
 8003dfe:	61bb      	str	r3, [r7, #24]
        break;
 8003e00:	e00c      	b.n	8003e1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e02:	f7ff fcab 	bl	800375c <HAL_RCC_GetSysClockFreq>
 8003e06:	61b8      	str	r0, [r7, #24]
        break;
 8003e08:	e008      	b.n	8003e1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e0e:	61bb      	str	r3, [r7, #24]
        break;
 8003e10:	e004      	b.n	8003e1c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003e12:	2300      	movs	r3, #0
 8003e14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	77bb      	strb	r3, [r7, #30]
        break;
 8003e1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d074      	beq.n	8003f0c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	005a      	lsls	r2, r3, #1
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	085b      	lsrs	r3, r3, #1
 8003e2c:	441a      	add	r2, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e36:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	2b0f      	cmp	r3, #15
 8003e3c:	d916      	bls.n	8003e6c <UART_SetConfig+0x19c>
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e44:	d212      	bcs.n	8003e6c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	f023 030f 	bic.w	r3, r3, #15
 8003e4e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	085b      	lsrs	r3, r3, #1
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	b29a      	uxth	r2, r3
 8003e5c:	89fb      	ldrh	r3, [r7, #14]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	89fa      	ldrh	r2, [r7, #14]
 8003e68:	60da      	str	r2, [r3, #12]
 8003e6a:	e04f      	b.n	8003f0c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	77bb      	strb	r3, [r7, #30]
 8003e70:	e04c      	b.n	8003f0c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e72:	7ffb      	ldrb	r3, [r7, #31]
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d828      	bhi.n	8003eca <UART_SetConfig+0x1fa>
 8003e78:	a201      	add	r2, pc, #4	@ (adr r2, 8003e80 <UART_SetConfig+0x1b0>)
 8003e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e7e:	bf00      	nop
 8003e80:	08003ea5 	.word	0x08003ea5
 8003e84:	08003ead 	.word	0x08003ead
 8003e88:	08003eb5 	.word	0x08003eb5
 8003e8c:	08003ecb 	.word	0x08003ecb
 8003e90:	08003ebb 	.word	0x08003ebb
 8003e94:	08003ecb 	.word	0x08003ecb
 8003e98:	08003ecb 	.word	0x08003ecb
 8003e9c:	08003ecb 	.word	0x08003ecb
 8003ea0:	08003ec3 	.word	0x08003ec3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ea4:	f7ff fcd2 	bl	800384c <HAL_RCC_GetPCLK1Freq>
 8003ea8:	61b8      	str	r0, [r7, #24]
        break;
 8003eaa:	e013      	b.n	8003ed4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003eac:	f7ff fcf0 	bl	8003890 <HAL_RCC_GetPCLK2Freq>
 8003eb0:	61b8      	str	r0, [r7, #24]
        break;
 8003eb2:	e00f      	b.n	8003ed4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003eb4:	4b20      	ldr	r3, [pc, #128]	@ (8003f38 <UART_SetConfig+0x268>)
 8003eb6:	61bb      	str	r3, [r7, #24]
        break;
 8003eb8:	e00c      	b.n	8003ed4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003eba:	f7ff fc4f 	bl	800375c <HAL_RCC_GetSysClockFreq>
 8003ebe:	61b8      	str	r0, [r7, #24]
        break;
 8003ec0:	e008      	b.n	8003ed4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ec2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ec6:	61bb      	str	r3, [r7, #24]
        break;
 8003ec8:	e004      	b.n	8003ed4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	77bb      	strb	r3, [r7, #30]
        break;
 8003ed2:	bf00      	nop
    }

    if (pclk != 0U)
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d018      	beq.n	8003f0c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	085a      	lsrs	r2, r3, #1
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	441a      	add	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	2b0f      	cmp	r3, #15
 8003ef2:	d909      	bls.n	8003f08 <UART_SetConfig+0x238>
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003efa:	d205      	bcs.n	8003f08 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	60da      	str	r2, [r3, #12]
 8003f06:	e001      	b.n	8003f0c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003f18:	7fbb      	ldrb	r3, [r7, #30]
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3720      	adds	r7, #32
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	efff69f3 	.word	0xefff69f3
 8003f28:	40013800 	.word	0x40013800
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	40004400 	.word	0x40004400
 8003f34:	40004800 	.word	0x40004800
 8003f38:	007a1200 	.word	0x007a1200

08003f3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00a      	beq.n	8003f66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00a      	beq.n	8003faa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fae:	f003 0308 	and.w	r3, r3, #8
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00a      	beq.n	8003fcc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	430a      	orrs	r2, r1
 8003fca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd0:	f003 0310 	and.w	r3, r3, #16
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00a      	beq.n	8003fee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	430a      	orrs	r2, r1
 8003fec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff2:	f003 0320 	and.w	r3, r3, #32
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00a      	beq.n	8004010 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	430a      	orrs	r2, r1
 800400e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004018:	2b00      	cmp	r3, #0
 800401a:	d01a      	beq.n	8004052 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	430a      	orrs	r2, r1
 8004030:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004036:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800403a:	d10a      	bne.n	8004052 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	430a      	orrs	r2, r1
 8004050:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00a      	beq.n	8004074 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	430a      	orrs	r2, r1
 8004072:	605a      	str	r2, [r3, #4]
  }
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b098      	sub	sp, #96	@ 0x60
 8004084:	af02      	add	r7, sp, #8
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004090:	f7fd f97e 	bl	8001390 <HAL_GetTick>
 8004094:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0308 	and.w	r3, r3, #8
 80040a0:	2b08      	cmp	r3, #8
 80040a2:	d12e      	bne.n	8004102 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80040a8:	9300      	str	r3, [sp, #0]
 80040aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040ac:	2200      	movs	r2, #0
 80040ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f88c 	bl	80041d0 <UART_WaitOnFlagUntilTimeout>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d021      	beq.n	8004102 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040c6:	e853 3f00 	ldrex	r3, [r3]
 80040ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80040cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	461a      	mov	r2, r3
 80040da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80040de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040e4:	e841 2300 	strex	r3, r2, [r1]
 80040e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80040ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1e6      	bne.n	80040be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2220      	movs	r2, #32
 80040f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e062      	b.n	80041c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0304 	and.w	r3, r3, #4
 800410c:	2b04      	cmp	r3, #4
 800410e:	d149      	bne.n	80041a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004110:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004114:	9300      	str	r3, [sp, #0]
 8004116:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004118:	2200      	movs	r2, #0
 800411a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f856 	bl	80041d0 <UART_WaitOnFlagUntilTimeout>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d03c      	beq.n	80041a4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004132:	e853 3f00 	ldrex	r3, [r3]
 8004136:	623b      	str	r3, [r7, #32]
   return(result);
 8004138:	6a3b      	ldr	r3, [r7, #32]
 800413a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800413e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	461a      	mov	r2, r3
 8004146:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004148:	633b      	str	r3, [r7, #48]	@ 0x30
 800414a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800414e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004150:	e841 2300 	strex	r3, r2, [r1]
 8004154:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1e6      	bne.n	800412a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	3308      	adds	r3, #8
 8004162:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	e853 3f00 	ldrex	r3, [r3]
 800416a:	60fb      	str	r3, [r7, #12]
   return(result);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f023 0301 	bic.w	r3, r3, #1
 8004172:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	3308      	adds	r3, #8
 800417a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800417c:	61fa      	str	r2, [r7, #28]
 800417e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004180:	69b9      	ldr	r1, [r7, #24]
 8004182:	69fa      	ldr	r2, [r7, #28]
 8004184:	e841 2300 	strex	r3, r2, [r1]
 8004188:	617b      	str	r3, [r7, #20]
   return(result);
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1e5      	bne.n	800415c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2220      	movs	r2, #32
 8004194:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e011      	b.n	80041c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2220      	movs	r2, #32
 80041a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2220      	movs	r2, #32
 80041ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3758      	adds	r7, #88	@ 0x58
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	603b      	str	r3, [r7, #0]
 80041dc:	4613      	mov	r3, r2
 80041de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041e0:	e049      	b.n	8004276 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041e8:	d045      	beq.n	8004276 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ea:	f7fd f8d1 	bl	8001390 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d302      	bcc.n	8004200 <UART_WaitOnFlagUntilTimeout+0x30>
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e048      	b.n	8004296 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0304 	and.w	r3, r3, #4
 800420e:	2b00      	cmp	r3, #0
 8004210:	d031      	beq.n	8004276 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	69db      	ldr	r3, [r3, #28]
 8004218:	f003 0308 	and.w	r3, r3, #8
 800421c:	2b08      	cmp	r3, #8
 800421e:	d110      	bne.n	8004242 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2208      	movs	r2, #8
 8004226:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 f838 	bl	800429e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2208      	movs	r2, #8
 8004232:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

           return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e029      	b.n	8004296 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	69db      	ldr	r3, [r3, #28]
 8004248:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800424c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004250:	d111      	bne.n	8004276 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800425a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f000 f81e 	bl	800429e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2220      	movs	r2, #32
 8004266:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e00f      	b.n	8004296 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	69da      	ldr	r2, [r3, #28]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	4013      	ands	r3, r2
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	429a      	cmp	r2, r3
 8004284:	bf0c      	ite	eq
 8004286:	2301      	moveq	r3, #1
 8004288:	2300      	movne	r3, #0
 800428a:	b2db      	uxtb	r3, r3
 800428c:	461a      	mov	r2, r3
 800428e:	79fb      	ldrb	r3, [r7, #7]
 8004290:	429a      	cmp	r2, r3
 8004292:	d0a6      	beq.n	80041e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800429e:	b480      	push	{r7}
 80042a0:	b095      	sub	sp, #84	@ 0x54
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ae:	e853 3f00 	ldrex	r3, [r3]
 80042b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80042b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	461a      	mov	r2, r3
 80042c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80042c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042cc:	e841 2300 	strex	r3, r2, [r1]
 80042d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1e6      	bne.n	80042a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	3308      	adds	r3, #8
 80042de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e0:	6a3b      	ldr	r3, [r7, #32]
 80042e2:	e853 3f00 	ldrex	r3, [r3]
 80042e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	f023 0301 	bic.w	r3, r3, #1
 80042ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	3308      	adds	r3, #8
 80042f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004300:	e841 2300 	strex	r3, r2, [r1]
 8004304:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1e5      	bne.n	80042d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004310:	2b01      	cmp	r3, #1
 8004312:	d118      	bne.n	8004346 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	e853 3f00 	ldrex	r3, [r3]
 8004320:	60bb      	str	r3, [r7, #8]
   return(result);
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	f023 0310 	bic.w	r3, r3, #16
 8004328:	647b      	str	r3, [r7, #68]	@ 0x44
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	461a      	mov	r2, r3
 8004330:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004332:	61bb      	str	r3, [r7, #24]
 8004334:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004336:	6979      	ldr	r1, [r7, #20]
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	e841 2300 	strex	r3, r2, [r1]
 800433e:	613b      	str	r3, [r7, #16]
   return(result);
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1e6      	bne.n	8004314 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2220      	movs	r2, #32
 800434a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800435a:	bf00      	nop
 800435c:	3754      	adds	r7, #84	@ 0x54
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr

08004366 <VL53L1_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 8004366:	b580      	push	{r7, lr}
 8004368:	b084      	sub	sp, #16
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800436e:	2300      	movs	r3, #0
 8004370:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* 2V8 power mode selection codex 447463 */
#ifdef USE_I2C_2V8
	Status = VL53L1_RdByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG, &i);
 8004372:	f107 030e 	add.w	r3, r7, #14
 8004376:	461a      	mov	r2, r3
 8004378:	212e      	movs	r1, #46	@ 0x2e
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f005 faa4 	bl	80098c8 <VL53L1_RdByte>
 8004380:	4603      	mov	r3, r0
 8004382:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L1_ERROR_NONE) {
 8004384:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10c      	bne.n	80043a6 <VL53L1_DataInit+0x40>
		i = (i & 0xfe) | 0x01;
 800438c:	7bbb      	ldrb	r3, [r7, #14]
 800438e:	f043 0301 	orr.w	r3, r3, #1
 8004392:	b2db      	uxtb	r3, r3
 8004394:	73bb      	strb	r3, [r7, #14]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
 8004396:	7bbb      	ldrb	r3, [r7, #14]
 8004398:	461a      	mov	r2, r3
 800439a:	212e      	movs	r1, #46	@ 0x2e
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f005 fa69 	bl	8009874 <VL53L1_WrByte>
 80043a2:	4603      	mov	r3, r0
 80043a4:	73fb      	strb	r3, [r7, #15]
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 80043a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d105      	bne.n	80043ba <VL53L1_DataInit+0x54>
		Status = VL53L1_data_init(Dev, 1);
 80043ae:	2101      	movs	r1, #1
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f001 f859 	bl	8005468 <VL53L1_data_init>
 80043b6:	4603      	mov	r3, r0
 80043b8:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L1_ERROR_NONE)
 80043ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d103      	bne.n	80043ca <VL53L1_DataInit+0x64>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80043ca:	2300      	movs	r3, #0
 80043cc:	73bb      	strb	r3, [r7, #14]
 80043ce:	e012      	b.n	80043f6 <VL53L1_DataInit+0x90>
		if (Status == VL53L1_ERROR_NONE)
 80043d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d112      	bne.n	80043fe <VL53L1_DataInit+0x98>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 80043d8:	7bbb      	ldrb	r3, [r7, #14]
 80043da:	2201      	movs	r2, #1
 80043dc:	4619      	mov	r1, r3
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 fbcf 	bl	8004b82 <VL53L1_SetLimitCheckEnable>
 80043e4:	4603      	mov	r3, r0
 80043e6:	461a      	mov	r2, r3
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80043ee:	7bbb      	ldrb	r3, [r7, #14]
 80043f0:	3301      	adds	r3, #1
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	73bb      	strb	r3, [r7, #14]
 80043f6:	7bbb      	ldrb	r3, [r7, #14]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d9e9      	bls.n	80043d0 <VL53L1_DataInit+0x6a>
 80043fc:	e000      	b.n	8004400 <VL53L1_DataInit+0x9a>
		else
			break;
 80043fe:	bf00      	nop

	}


	LOG_FUNCTION_END(Status);
	return Status;
 8004400:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004404:	4618      	mov	r0, r3
 8004406:	3710      	adds	r7, #16
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004414:	2300      	movs	r3, #0
 8004416:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2203      	movs	r2, #3
 800441c:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8004420:	2320      	movs	r3, #32
 8004422:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	7bba      	ldrb	r2, [r7, #14]
 8004428:	709a      	strb	r2, [r3, #2]

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 800442a:	2108      	movs	r1, #8
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 f8f6 	bl	800461e <VL53L1_SetPresetMode>
 8004432:	4603      	mov	r3, r0
 8004434:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2208      	movs	r2, #8
 800443a:	f883 237c 	strb.w	r2, [r3, #892]	@ 0x37c
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */

	LOG_FUNCTION_END(Status);
	return Status;
 800443e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004442:	4618      	mov	r0, r3
 8004444:	3710      	adds	r7, #16
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b084      	sub	sp, #16
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004452:	2300      	movs	r3, #0
 8004454:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 8004456:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f005 f930 	bl	80096c0 <VL53L1_poll_for_boot_completion>
 8004460:	4603      	mov	r3, r0
 8004462:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 8004464:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004468:	4618      	mov	r0, r3
 800446a:	3710      	adds	r7, #16
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 8004470:	b480      	push	{r7}
 8004472:	b087      	sub	sp, #28
 8004474:	af00      	add	r7, sp, #0
 8004476:	4603      	mov	r3, r0
 8004478:	603a      	str	r2, [r7, #0]
 800447a:	71fb      	strb	r3, [r7, #7]
 800447c:	460b      	mov	r3, r1
 800447e:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004480:	2300      	movs	r3, #0
 8004482:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 8004484:	4a2b      	ldr	r2, [pc, #172]	@ (8004534 <ComputeDevicePresetMode+0xc4>)
 8004486:	f107 0310 	add.w	r3, r7, #16
 800448a:	6812      	ldr	r2, [r2, #0]
 800448c:	4611      	mov	r1, r2
 800448e:	8019      	strh	r1, [r3, #0]
 8004490:	3302      	adds	r3, #2
 8004492:	0c12      	lsrs	r2, r2, #16
 8004494:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 8004496:	4a28      	ldr	r2, [pc, #160]	@ (8004538 <ComputeDevicePresetMode+0xc8>)
 8004498:	f107 030c 	add.w	r3, r7, #12
 800449c:	6812      	ldr	r2, [r2, #0]
 800449e:	4611      	mov	r1, r2
 80044a0:	8019      	strh	r1, [r3, #0]
 80044a2:	3302      	adds	r3, #2
 80044a4:	0c12      	lsrs	r2, r2, #16
 80044a6:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 80044a8:	4a24      	ldr	r2, [pc, #144]	@ (800453c <ComputeDevicePresetMode+0xcc>)
 80044aa:	f107 0308 	add.w	r3, r7, #8
 80044ae:	6812      	ldr	r2, [r2, #0]
 80044b0:	4611      	mov	r1, r2
 80044b2:	8019      	strh	r1, [r3, #0]
 80044b4:	3302      	adds	r3, #2
 80044b6:	0c12      	lsrs	r2, r2, #16
 80044b8:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	2201      	movs	r2, #1
 80044be:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 80044c0:	79bb      	ldrb	r3, [r7, #6]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d002      	beq.n	80044cc <ComputeDevicePresetMode+0x5c>
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d003      	beq.n	80044d2 <ComputeDevicePresetMode+0x62>
 80044ca:	e005      	b.n	80044d8 <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 80044cc:	2300      	movs	r3, #0
 80044ce:	75bb      	strb	r3, [r7, #22]
		break;
 80044d0:	e004      	b.n	80044dc <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 80044d2:	2301      	movs	r3, #1
 80044d4:	75bb      	strb	r3, [r7, #22]
		break;
 80044d6:	e001      	b.n	80044dc <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 80044d8:	2302      	movs	r3, #2
 80044da:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 80044dc:	79fb      	ldrb	r3, [r7, #7]
 80044de:	2b08      	cmp	r3, #8
 80044e0:	d015      	beq.n	800450e <ComputeDevicePresetMode+0x9e>
 80044e2:	2b08      	cmp	r3, #8
 80044e4:	dc1b      	bgt.n	800451e <ComputeDevicePresetMode+0xae>
 80044e6:	2b03      	cmp	r3, #3
 80044e8:	d009      	beq.n	80044fe <ComputeDevicePresetMode+0x8e>
 80044ea:	2b04      	cmp	r3, #4
 80044ec:	d117      	bne.n	800451e <ComputeDevicePresetMode+0xae>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 80044ee:	7dbb      	ldrb	r3, [r7, #22]
 80044f0:	3318      	adds	r3, #24
 80044f2:	443b      	add	r3, r7
 80044f4:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	701a      	strb	r2, [r3, #0]
		break;
 80044fc:	e011      	b.n	8004522 <ComputeDevicePresetMode+0xb2>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 80044fe:	7dbb      	ldrb	r3, [r7, #22]
 8004500:	3318      	adds	r3, #24
 8004502:	443b      	add	r3, r7
 8004504:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	701a      	strb	r2, [r3, #0]
		break;
 800450c:	e009      	b.n	8004522 <ComputeDevicePresetMode+0xb2>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 800450e:	7dbb      	ldrb	r3, [r7, #22]
 8004510:	3318      	adds	r3, #24
 8004512:	443b      	add	r3, r7
 8004514:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	701a      	strb	r2, [r3, #0]
		break;
 800451c:	e001      	b.n	8004522 <ComputeDevicePresetMode+0xb2>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800451e:	23f8      	movs	r3, #248	@ 0xf8
 8004520:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 8004522:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004526:	4618      	mov	r0, r3
 8004528:	371c      	adds	r7, #28
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	0800c728 	.word	0x0800c728
 8004538:	0800c72c 	.word	0x0800c72c
 800453c:	0800c730 	.word	0x0800c730

08004540 <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 8004540:	b5b0      	push	{r4, r5, r7, lr}
 8004542:	b08e      	sub	sp, #56	@ 0x38
 8004544:	af04      	add	r7, sp, #16
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	607b      	str	r3, [r7, #4]
 800454a:	460b      	mov	r3, r1
 800454c:	72fb      	strb	r3, [r7, #11]
 800454e:	4613      	mov	r3, r2
 8004550:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004552:	2300      	movs	r3, #0
 8004554:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L1_DevicePresetModes   device_preset_mode;
	uint8_t measurement_mode;
	uint16_t dss_config__target_total_rate_mcps = 0;
 8004558:	2300      	movs	r3, #0
 800455a:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint32_t phasecal_config_timeout_us = 0;
 800455c:	2300      	movs	r3, #0
 800455e:	61fb      	str	r3, [r7, #28]
	uint32_t mm_config_timeout_us = 0;
 8004560:	2300      	movs	r3, #0
 8004562:	61bb      	str	r3, [r7, #24]
	uint32_t lld_range_config_timeout_us = 0;
 8004564:	2300      	movs	r3, #0
 8004566:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8004568:	7afb      	ldrb	r3, [r7, #11]
 800456a:	2b03      	cmp	r3, #3
 800456c:	d002      	beq.n	8004574 <SetPresetMode+0x34>
 800456e:	7afb      	ldrb	r3, [r7, #11]
 8004570:	2b08      	cmp	r3, #8
 8004572:	d103      	bne.n	800457c <SetPresetMode+0x3c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 8004574:	2340      	movs	r3, #64	@ 0x40
 8004576:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800457a:	e002      	b.n	8004582 <SetPresetMode+0x42>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800457c:	2320      	movs	r3, #32
 800457e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 8004582:	f107 0225 	add.w	r2, r7, #37	@ 0x25
 8004586:	7ab9      	ldrb	r1, [r7, #10]
 8004588:	7afb      	ldrb	r3, [r7, #11]
 800458a:	4618      	mov	r0, r3
 800458c:	f7ff ff70 	bl	8004470 <ComputeDevicePresetMode>
 8004590:	4603      	mov	r3, r0
 8004592:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 8004596:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800459a:	2b00      	cmp	r3, #0
 800459c:	d112      	bne.n	80045c4 <SetPresetMode+0x84>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 800459e:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 80045a2:	f107 001c 	add.w	r0, r7, #28
 80045a6:	f107 0222 	add.w	r2, r7, #34	@ 0x22
 80045aa:	f107 0314 	add.w	r3, r7, #20
 80045ae:	9301      	str	r3, [sp, #4]
 80045b0:	f107 0318 	add.w	r3, r7, #24
 80045b4:	9300      	str	r3, [sp, #0]
 80045b6:	4603      	mov	r3, r0
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f001 fa47 	bl	8005a4c <VL53L1_get_preset_mode_timing_cfg>
 80045be:	4603      	mov	r3, r0
 80045c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 80045c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d112      	bne.n	80045f2 <SetPresetMode+0xb2>
		Status = VL53L1_set_preset_mode(
 80045cc:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 80045d0:	8c7c      	ldrh	r4, [r7, #34]	@ 0x22
 80045d2:	69fd      	ldr	r5, [r7, #28]
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	697a      	ldr	r2, [r7, #20]
 80045d8:	6879      	ldr	r1, [r7, #4]
 80045da:	9102      	str	r1, [sp, #8]
 80045dc:	9201      	str	r2, [sp, #4]
 80045de:	9300      	str	r3, [sp, #0]
 80045e0:	462b      	mov	r3, r5
 80045e2:	4622      	mov	r2, r4
 80045e4:	4601      	mov	r1, r0
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f001 fada 	bl	8005ba0 <VL53L1_set_preset_mode>
 80045ec:	4603      	mov	r3, r0
 80045ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 80045f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d103      	bne.n	8004602 <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode,
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8004600:	709a      	strb	r2, [r3, #2]
				measurement_mode);

	if (Status == VL53L1_ERROR_NONE)
 8004602:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004606:	2b00      	cmp	r3, #0
 8004608:	d103      	bne.n	8004612 <SetPresetMode+0xd2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	7afa      	ldrb	r2, [r7, #11]
 800460e:	f883 237c 	strb.w	r2, [r3, #892]	@ 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 8004612:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8004616:	4618      	mov	r0, r3
 8004618:	3728      	adds	r7, #40	@ 0x28
 800461a:	46bd      	mov	sp, r7
 800461c:	bdb0      	pop	{r4, r5, r7, pc}

0800461e <VL53L1_SetPresetMode>:
	return Status;
}


VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b084      	sub	sp, #16
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
 8004626:	460b      	mov	r3, r1
 8004628:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800462a:	2300      	movs	r3, #0
 800462c:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 800462e:	2303      	movs	r3, #3
 8004630:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	/* fix for bug 495690 */
	Status = VL53L1_low_power_auto_data_init(Dev);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f003 fde2 	bl	80081fc <VL53L1_low_power_auto_data_init>
 8004638:	4603      	mov	r3, r0
 800463a:	73fb      	strb	r3, [r7, #15]

	Status = SetPresetMode(Dev,
 800463c:	7bba      	ldrb	r2, [r7, #14]
 800463e:	78f9      	ldrb	r1, [r7, #3]
 8004640:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f7ff ff7b 	bl	8004540 <SetPresetMode>
 800464a:	4603      	mov	r3, r0
 800464c:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 800464e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d117      	bne.n	8004686 <VL53L1_SetPresetMode+0x68>
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 8004656:	78fb      	ldrb	r3, [r7, #3]
 8004658:	2b04      	cmp	r3, #4
 800465a:	d005      	beq.n	8004668 <VL53L1_SetPresetMode+0x4a>
 800465c:	78fb      	ldrb	r3, [r7, #3]
 800465e:	2b03      	cmp	r3, #3
 8004660:	d002      	beq.n	8004668 <VL53L1_SetPresetMode+0x4a>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8004662:	78fb      	ldrb	r3, [r7, #3]
 8004664:	2b08      	cmp	r3, #8
 8004666:	d107      	bne.n	8004678 <VL53L1_SetPresetMode+0x5a>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8004668:	f24a 0128 	movw	r1, #41000	@ 0xa028
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 f891 	bl	8004794 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8004672:	4603      	mov	r3, r0
 8004674:	73fb      	strb	r3, [r7, #15]
 8004676:	e006      	b.n	8004686 <VL53L1_SetPresetMode+0x68>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8004678:	f248 2135 	movw	r1, #33333	@ 0x8235
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f889 	bl	8004794 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8004682:	4603      	mov	r3, r0
 8004684:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8004686:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d106      	bne.n	800469c <VL53L1_SetPresetMode+0x7e>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 800468e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f000 fa08 	bl	8004aa8 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 8004698:	4603      	mov	r3, r0
 800469a:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800469c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3710      	adds	r7, #16
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b088      	sub	sp, #32
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	460b      	mov	r3, r1
 80046b2:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80046b4:	2300      	movs	r3, #0
 80046b6:	77fb      	strb	r3, [r7, #31]
	VL53L1_PresetModes PresetMode;
	uint32_t inter_measurement_period_ms;
	uint32_t TimingBudget = 0;
 80046b8:	2300      	movs	r3, #0
 80046ba:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 80046bc:	2300      	movs	r3, #0
 80046be:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 80046c0:	2300      	movs	r3, #0
 80046c2:	60fb      	str	r3, [r7, #12]
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f893 337c 	ldrb.w	r3, [r3, #892]	@ 0x37c
 80046ca:	77bb      	strb	r3, [r7, #30]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 80046cc:	78fb      	ldrb	r3, [r7, #3]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d008      	beq.n	80046e4 <VL53L1_SetDistanceMode+0x3c>
 80046d2:	78fb      	ldrb	r3, [r7, #3]
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d005      	beq.n	80046e4 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 80046d8:	78fb      	ldrb	r3, [r7, #3]
 80046da:	2b03      	cmp	r3, #3
 80046dc:	d002      	beq.n	80046e4 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 80046de:	f06f 0303 	mvn.w	r3, #3
 80046e2:	e052      	b.n	800478a <VL53L1_SetDistanceMode+0xe2>

	if (Status == VL53L1_ERROR_NONE)
 80046e4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d107      	bne.n	80046fc <VL53L1_SetDistanceMode+0x54>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 80046ec:	f107 0308 	add.w	r3, r7, #8
 80046f0:	4619      	mov	r1, r3
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f001 f954 	bl	80059a0 <VL53L1_get_user_zone>
 80046f8:	4603      	mov	r3, r0
 80046fa:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	695b      	ldr	r3, [r3, #20]
 8004700:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 8004702:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10a      	bne.n	8004720 <VL53L1_SetDistanceMode+0x78>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 800470a:	f107 0314 	add.w	r3, r7, #20
 800470e:	f107 0210 	add.w	r2, r7, #16
 8004712:	f107 010c 	add.w	r1, r7, #12
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f001 f87f 	bl	800581a <VL53L1_get_timeouts_us>
 800471c:	4603      	mov	r3, r0
 800471e:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 8004720:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d107      	bne.n	8004738 <VL53L1_SetDistanceMode+0x90>
		Status = SetPresetMode(Dev,
 8004728:	78fa      	ldrb	r2, [r7, #3]
 800472a:	7fb9      	ldrb	r1, [r7, #30]
 800472c:	69bb      	ldr	r3, [r7, #24]
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f7ff ff06 	bl	8004540 <SetPresetMode>
 8004734:	4603      	mov	r3, r0
 8004736:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				DistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 8004738:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d103      	bne.n	8004748 <VL53L1_SetDistanceMode+0xa0>
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	78fa      	ldrb	r2, [r7, #3]
 8004744:	f883 237d 	strb.w	r2, [r3, #893]	@ 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8004748:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d10e      	bne.n	800476e <VL53L1_SetDistanceMode+0xc6>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8004750:	68f9      	ldr	r1, [r7, #12]
 8004752:	693a      	ldr	r2, [r7, #16]
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f001 f827 	bl	80057aa <VL53L1_set_timeouts_us>
 800475c:	4603      	mov	r3, r0
 800475e:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 8004760:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d102      	bne.n	800476e <VL53L1_SetDistanceMode+0xc6>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 800476e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d107      	bne.n	8004786 <VL53L1_SetDistanceMode+0xde>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 8004776:	f107 0308 	add.w	r3, r7, #8
 800477a:	4619      	mov	r1, r3
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f001 f8ec 	bl	800595a <VL53L1_set_user_zone>
 8004782:	4603      	mov	r3, r0
 8004784:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 8004786:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800478a:	4618      	mov	r0, r3
 800478c:	3720      	adds	r7, #32
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
	...

08004794 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b08c      	sub	sp, #48	@ 0x30
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800479e:	2300      	movs	r3, #0
 80047a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t Mm1Enabled = 0;
 80047a4:	2300      	movs	r3, #0
 80047a6:	76bb      	strb	r3, [r7, #26]
	uint8_t Mm2Enabled = 0;
 80047a8:	2300      	movs	r3, #0
 80047aa:	767b      	strb	r3, [r7, #25]
	uint32_t TimingGuard;
	uint32_t divisor;
	uint32_t TimingBudget = 0;
 80047ac:	2300      	movs	r3, #0
 80047ae:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 80047b0:	2300      	movs	r3, #0
 80047b2:	613b      	str	r3, [r7, #16]
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs = 0;
 80047b4:	2300      	movs	r3, #0
 80047b6:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 80047b8:	4b64      	ldr	r3, [pc, #400]	@ (800494c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1b8>)
 80047ba:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	4a64      	ldr	r2, [pc, #400]	@ (8004950 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1bc>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d902      	bls.n	80047ca <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x36>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 80047c4:	23fc      	movs	r3, #252	@ 0xfc
 80047c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 80047ca:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d109      	bne.n	80047e6 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x52>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 80047d2:	f107 031a 	add.w	r3, r7, #26
 80047d6:	461a      	mov	r2, r3
 80047d8:	2105      	movs	r1, #5
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 fa8b 	bl	8004cf6 <VL53L1_GetSequenceStepEnable>
 80047e0:	4603      	mov	r3, r0
 80047e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 80047e6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d109      	bne.n	8004802 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x6e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 80047ee:	f107 0319 	add.w	r3, r7, #25
 80047f2:	461a      	mov	r2, r3
 80047f4:	2106      	movs	r1, #6
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fa7d 	bl	8004cf6 <VL53L1_GetSequenceStepEnable>
 80047fc:	4603      	mov	r3, r0
 80047fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 8004802:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10b      	bne.n	8004822 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x8e>
		Status = VL53L1_get_timeouts_us(Dev,
 800480a:	f107 0314 	add.w	r3, r7, #20
 800480e:	f107 0210 	add.w	r2, r7, #16
 8004812:	f107 010c 	add.w	r1, r7, #12
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 ffff 	bl	800581a <VL53L1_get_timeouts_us>
 800481c:	4603      	mov	r3, r0
 800481e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 8004822:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004826:	2b00      	cmp	r3, #0
 8004828:	f040 8081 	bne.w	800492e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
		PresetMode = VL53L1DevDataGet(Dev,
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 337c 	ldrb.w	r3, [r3, #892]	@ 0x37c
 8004832:	76fb      	strb	r3, [r7, #27]
				CurrentParameters.PresetMode);

		TimingGuard = 0;
 8004834:	2300      	movs	r3, #0
 8004836:	62bb      	str	r3, [r7, #40]	@ 0x28
		divisor = 1;
 8004838:	2301      	movs	r3, #1
 800483a:	627b      	str	r3, [r7, #36]	@ 0x24
		switch (PresetMode) {
 800483c:	7efb      	ldrb	r3, [r7, #27]
 800483e:	2b08      	cmp	r3, #8
 8004840:	d026      	beq.n	8004890 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>
 8004842:	2b08      	cmp	r3, #8
 8004844:	dc43      	bgt.n	80048ce <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
 8004846:	2b03      	cmp	r3, #3
 8004848:	d00f      	beq.n	800486a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
 800484a:	2b04      	cmp	r3, #4
 800484c:	d13f      	bne.n	80048ce <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800484e:	7ebb      	ldrb	r3, [r7, #26]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d002      	beq.n	800485a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xc6>
 8004854:	7e7b      	ldrb	r3, [r7, #25]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d103      	bne.n	8004862 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xce>
				TimingGuard = 5000;
 800485a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800485e:	62bb      	str	r3, [r7, #40]	@ 0x28
			else
				TimingGuard = 1000;
		break;
 8004860:	e038      	b.n	80048d4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
				TimingGuard = 1000;
 8004862:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004866:	62bb      	str	r3, [r7, #40]	@ 0x28
		break;
 8004868:	e034      	b.n	80048d4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004870:	7ebb      	ldrb	r3, [r7, #26]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d002      	beq.n	800487c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe8>
 8004876:	7e7b      	ldrb	r3, [r7, #25]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d103      	bne.n	8004884 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
				TimingGuard = 26600;
 800487c:	f246 73e8 	movw	r3, #26600	@ 0x67e8
 8004880:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004882:	e002      	b.n	800488a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf6>
			else
				TimingGuard = 21600;
 8004884:	f245 4360 	movw	r3, #21600	@ 0x5460
 8004888:	62bb      	str	r3, [r7, #40]	@ 0x28
			divisor = 2;
 800488a:	2302      	movs	r3, #2
 800488c:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 800488e:	e021      	b.n	80048d4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	005b      	lsls	r3, r3, #1
 8004894:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8004896:	23f5      	movs	r3, #245	@ 0xf5
 8004898:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 800489a:	f107 0308 	add.w	r3, r7, #8
 800489e:	461a      	mov	r2, r3
 80048a0:	f248 0136 	movw	r1, #32822	@ 0x8036
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f002 f82b 	bl	8006900 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	dd07      	ble.n	80048c0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12c>
				vhv += vhv_loops *
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	22f5      	movs	r2, #245	@ 0xf5
 80048b4:	fb02 f303 	mul.w	r3, r2, r3
 80048b8:	461a      	mov	r2, r3
 80048ba:	6a3b      	ldr	r3, [r7, #32]
 80048bc:	4413      	add	r3, r2
 80048be:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 80048c0:	6a3b      	ldr	r3, [r7, #32]
 80048c2:	f603 53dc 	addw	r3, r3, #3548	@ 0xddc
 80048c6:	62bb      	str	r3, [r7, #40]	@ 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 80048c8:	2302      	movs	r3, #2
 80048ca:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80048cc:	e002      	b.n	80048d4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 80048ce:	23f8      	movs	r3, #248	@ 0xf8
 80048d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d8:	429a      	cmp	r2, r3
 80048da:	d803      	bhi.n	80048e4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x150>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 80048dc:	23fc      	movs	r3, #252	@ 0xfc
 80048de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80048e2:	e003      	b.n	80048ec <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 80048e4:	683a      	ldr	r2, [r7, #0]
 80048e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e8:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 80048ea:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 80048ec:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d11c      	bne.n	800492e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	69fa      	ldr	r2, [r7, #28]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d203      	bcs.n	8004904 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x170>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 80048fc:	23fc      	movs	r3, #252	@ 0xfc
 80048fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004902:	e00d      	b.n	8004920 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x18c>
			else {
				TimingBudget /= divisor;
 8004904:	697a      	ldr	r2, [r7, #20]
 8004906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004908:	fbb2 f3f3 	udiv	r3, r2, r3
 800490c:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 800490e:	68f9      	ldr	r1, [r7, #12]
 8004910:	693a      	ldr	r2, [r7, #16]
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f000 ff48 	bl	80057aa <VL53L1_set_timeouts_us>
 800491a:	4603      	mov	r3, r0
 800491c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 8004920:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004924:	2b00      	cmp	r3, #0
 8004926:	d102      	bne.n	800492e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
				VL53L1DevDataSet(Dev,
 8004928:	697a      	ldr	r2, [r7, #20]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 800492e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004932:	2b00      	cmp	r3, #0
 8004934:	d103      	bne.n	800493e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1aa>
		VL53L1DevDataSet(Dev,
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	683a      	ldr	r2, [r7, #0]
 800493a:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800493e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8004942:	4618      	mov	r0, r3
 8004944:	3730      	adds	r7, #48	@ 0x30
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	00086470 	.word	0x00086470
 8004950:	00989680 	.word	0x00989680

08004954 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:


VL53L1_Error VL53L1_GetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b08c      	sub	sp, #48	@ 0x30
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800495e:	2300      	movs	r3, #0
 8004960:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t Mm1Enabled = 0;
 8004964:	2300      	movs	r3, #0
 8004966:	76fb      	strb	r3, [r7, #27]
	uint8_t Mm2Enabled = 0;
 8004968:	2300      	movs	r3, #0
 800496a:	76bb      	strb	r3, [r7, #26]
	uint32_t  MmTimeoutUs = 0;
 800496c:	2300      	movs	r3, #0
 800496e:	617b      	str	r3, [r7, #20]
	uint32_t  RangeTimeoutUs = 0;
 8004970:	2300      	movs	r3, #0
 8004972:	613b      	str	r3, [r7, #16]
	uint32_t  MeasTimingBdg = 0;
 8004974:	2300      	movs	r3, #0
 8004976:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PhaseCalTimeoutUs = 0;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;

	LOG_FUNCTION_START("");

	*pMeasurementTimingBudgetMicroSeconds = 0;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	2200      	movs	r2, #0
 8004980:	601a      	str	r2, [r3, #0]

	if (Status == VL53L1_ERROR_NONE)
 8004982:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004986:	2b00      	cmp	r3, #0
 8004988:	d109      	bne.n	800499e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x4a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800498a:	f107 031b 	add.w	r3, r7, #27
 800498e:	461a      	mov	r2, r3
 8004990:	2105      	movs	r1, #5
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f9af 	bl	8004cf6 <VL53L1_GetSequenceStepEnable>
 8004998:	4603      	mov	r3, r0
 800499a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800499e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d109      	bne.n	80049ba <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x66>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 80049a6:	f107 031a 	add.w	r3, r7, #26
 80049aa:	461a      	mov	r2, r3
 80049ac:	2106      	movs	r1, #6
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 f9a1 	bl	8004cf6 <VL53L1_GetSequenceStepEnable>
 80049b4:	4603      	mov	r3, r0
 80049b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);

	if (Status == VL53L1_ERROR_NONE)
 80049ba:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10b      	bne.n	80049da <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x86>
		Status = VL53L1_get_timeouts_us(Dev,
 80049c2:	f107 0310 	add.w	r3, r7, #16
 80049c6:	f107 0214 	add.w	r2, r7, #20
 80049ca:	f107 010c 	add.w	r1, r7, #12
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 ff23 	bl	800581a <VL53L1_get_timeouts_us>
 80049d4:	4603      	mov	r3, r0
 80049d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&RangeTimeoutUs);

	if (Status == VL53L1_ERROR_NONE) {
 80049da:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d155      	bne.n	8004a8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>
		PresetMode = VL53L1DevDataGet(Dev,
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 337c 	ldrb.w	r3, [r3, #892]	@ 0x37c
 80049e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				CurrentParameters.PresetMode);

		switch (PresetMode) {
 80049ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80049f0:	2b08      	cmp	r3, #8
 80049f2:	d02a      	beq.n	8004a4a <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf6>
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	dc47      	bgt.n	8004a88 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
 80049f8:	2b03      	cmp	r3, #3
 80049fa:	d012      	beq.n	8004a22 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
 80049fc:	2b04      	cmp	r3, #4
 80049fe:	d143      	bne.n	8004a88 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004a00:	7efb      	ldrb	r3, [r7, #27]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d002      	beq.n	8004a0c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb8>
 8004a06:	7ebb      	ldrb	r3, [r7, #26]
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d105      	bne.n	8004a18 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xc4>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8004a12:	3308      	adds	r3, #8
 8004a14:	62bb      	str	r3, [r7, #40]	@ 0x28
			else
				MeasTimingBdg = RangeTimeoutUs + 1000;

		break;
 8004a16:	e03a      	b.n	8004a8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
		break;
 8004a20:	e035      	b.n	8004a8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004a22:	7efb      	ldrb	r3, [r7, #27]
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d002      	beq.n	8004a2e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
 8004a28:	7ebb      	ldrb	r3, [r7, #26]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d106      	bne.n	8004a3c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe8>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	f503 534f 	add.w	r3, r3, #13248	@ 0x33c0
 8004a34:	3334      	adds	r3, #52	@ 0x34
 8004a36:	005b      	lsls	r3, r3, #1
 8004a38:	62bb      	str	r3, [r7, #40]	@ 0x28
			else
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;

		break;
 8004a3a:	e028      	b.n	8004a8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	f503 5328 	add.w	r3, r3, #10752	@ 0x2a00
 8004a42:	3330      	adds	r3, #48	@ 0x30
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	62bb      	str	r3, [r7, #40]	@ 0x28
		break;
 8004a48:	e021      	b.n	8004a8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8004a4a:	23f5      	movs	r3, #245	@ 0xf5
 8004a4c:	627b      	str	r3, [r7, #36]	@ 0x24
			VL53L1_get_tuning_parm(Dev,
 8004a4e:	f107 0308 	add.w	r3, r7, #8
 8004a52:	461a      	mov	r2, r3
 8004a54:	f248 0136 	movw	r1, #32822	@ 0x8036
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f001 ff51 	bl	8006900 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	dd07      	ble.n	8004a74 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x120>
				vhv += vhv_loops *
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	22f5      	movs	r2, #245	@ 0xf5
 8004a68:	fb02 f303 	mul.w	r3, r2, r3
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a70:	4413      	add	r3, r2
 8004a72:	627b      	str	r3, [r7, #36]	@ 0x24
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8004a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a76:	f603 53dc 	addw	r3, r3, #3548	@ 0xddc
 8004a7a:	61fb      	str	r3, [r7, #28]
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	005b      	lsls	r3, r3, #1
 8004a80:	69fa      	ldr	r2, [r7, #28]
 8004a82:	4413      	add	r3, r2
 8004a84:	62bb      	str	r3, [r7, #40]	@ 0x28
		break;
 8004a86:	e002      	b.n	8004a8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8004a88:	23f8      	movs	r3, #248	@ 0xf8
 8004a8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
	}
	if (Status == VL53L1_ERROR_NONE)
 8004a8e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d102      	bne.n	8004a9c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x148>
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a9a:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8004a9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3730      	adds	r7, #48	@ 0x30
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	019b      	lsls	r3, r3, #6
 8004abe:	4a09      	ldr	r2, [pc, #36]	@ (8004ae4 <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 8004ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac4:	099b      	lsrs	r3, r3, #6
 8004ac6:	68ba      	ldr	r2, [r7, #8]
 8004ac8:	4413      	add	r3, r2
 8004aca:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 8004acc:	68b9      	ldr	r1, [r7, #8]
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 fe1c 	bl	800570c <VL53L1_set_inter_measurement_period_ms>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 8004ad8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	10624dd3 	.word	0x10624dd3

08004ae8 <VL53L1_GetInterMeasurementPeriodMilliSeconds>:

VL53L1_Error VL53L1_GetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b084      	sub	sp, #16
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004af2:	2300      	movs	r3, #0
 8004af4:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 8004af6:	f107 0308 	add.w	r3, r7, #8
 8004afa:	4619      	mov	r1, r3
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 fe2e 	bl	800575e <VL53L1_get_inter_measurement_period_ms>
 8004b02:	4603      	mov	r3, r0
 8004b04:	73fb      	strb	r3, [r7, #15]
	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 8004b06:	68ba      	ldr	r2, [r7, #8]
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	019b      	lsls	r3, r3, #6
 8004b0c:	4907      	ldr	r1, [pc, #28]	@ (8004b2c <VL53L1_GetInterMeasurementPeriodMilliSeconds+0x44>)
 8004b0e:	fba1 1303 	umull	r1, r3, r1, r3
 8004b12:	099b      	lsrs	r3, r3, #6
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	60bb      	str	r3, [r7, #8]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 8004b18:	68ba      	ldr	r2, [r7, #8]
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	601a      	str	r2, [r3, #0]
	/* End of fix for Ticket 468205 */

	LOG_FUNCTION_END(Status);
	return Status;
 8004b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3710      	adds	r7, #16
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	10624dd3 	.word	0x10624dd3

08004b30 <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	460b      	mov	r3, r1
 8004b3a:	607a      	str	r2, [r7, #4]
 8004b3c:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8004b42:	897b      	ldrh	r3, [r7, #10]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d002      	beq.n	8004b4e <SetLimitValue+0x1e>
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d009      	beq.n	8004b60 <SetLimitValue+0x30>
 8004b4c:	e011      	b.n	8004b72 <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	0b9b      	lsrs	r3, r3, #14
 8004b52:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 8004b54:	8abb      	ldrh	r3, [r7, #20]
 8004b56:	4619      	mov	r1, r3
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f001 f9ad 	bl	8005eb8 <VL53L1_set_lite_sigma_threshold>
		break;
 8004b5e:	e00a      	b.n	8004b76 <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	0a5b      	lsrs	r3, r3, #9
 8004b64:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 8004b66:	8abb      	ldrh	r3, [r7, #20]
 8004b68:	4619      	mov	r1, r3
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f001 f9d0 	bl	8005f10 <VL53L1_set_lite_min_count_rate>
		break;
 8004b70:	e001      	b.n	8004b76 <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004b72:	23fc      	movs	r3, #252	@ 0xfc
 8004b74:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004b76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3718      	adds	r7, #24
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}

08004b82 <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8004b82:	b580      	push	{r7, lr}
 8004b84:	b084      	sub	sp, #16
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	807b      	strh	r3, [r7, #2]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004b92:	2300      	movs	r3, #0
 8004b94:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 8004b96:	2300      	movs	r3, #0
 8004b98:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004b9a:	887b      	ldrh	r3, [r7, #2]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d902      	bls.n	8004ba6 <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004ba0:	23fc      	movs	r3, #252	@ 0xfc
 8004ba2:	73fb      	strb	r3, [r7, #15]
 8004ba4:	e014      	b.n	8004bd0 <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 8004ba6:	787b      	ldrb	r3, [r7, #1]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d102      	bne.n	8004bb2 <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 8004bac:	2300      	movs	r3, #0
 8004bae:	60bb      	str	r3, [r7, #8]
 8004bb0:	e006      	b.n	8004bc0 <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004bb2:	887b      	ldrh	r3, [r7, #2]
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	33e0      	adds	r3, #224	@ 0xe0
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4413      	add	r3, r2
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 8004bc0:	887b      	ldrh	r3, [r7, #2]
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f7ff ffb2 	bl	8004b30 <SetLimitValue>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 8004bd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d10c      	bne.n	8004bf2 <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004bd8:	787b      	ldrb	r3, [r7, #1]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	bf14      	ite	ne
 8004bde:	2301      	movne	r3, #1
 8004be0:	2300      	moveq	r3, #0
 8004be2:	b2da      	uxtb	r2, r3
 8004be4:	887b      	ldrh	r3, [r7, #2]
 8004be6:	4611      	mov	r1, r2
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	4413      	add	r3, r2
 8004bec:	460a      	mov	r2, r1
 8004bee:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 8004bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3710      	adds	r7, #16
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <VL53L1_GetLimitCheckEnable>:

VL53L1_Error VL53L1_GetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8004bfe:	b480      	push	{r7}
 8004c00:	b087      	sub	sp, #28
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	60f8      	str	r0, [r7, #12]
 8004c06:	460b      	mov	r3, r1
 8004c08:	607a      	str	r2, [r7, #4]
 8004c0a:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004c10:	897b      	ldrh	r3, [r7, #10]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d905      	bls.n	8004c22 <VL53L1_GetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004c16:	23fc      	movs	r3, #252	@ 0xfc
 8004c18:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	701a      	strb	r2, [r3, #0]
 8004c20:	e008      	b.n	8004c34 <VL53L1_GetLimitCheckEnable+0x36>
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004c22:	897b      	ldrh	r3, [r7, #10]
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	4413      	add	r3, r2
 8004c28:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8004c2c:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	7dba      	ldrb	r2, [r7, #22]
 8004c32:	701a      	strb	r2, [r3, #0]
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8004c34:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	371c      	adds	r7, #28
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <VL53L1_GetLimitCheckValue>:
	return Status;
}

VL53L1_Error VL53L1_GetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b088      	sub	sp, #32
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	607a      	str	r2, [r7, #4]
 8004c50:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004c52:	2300      	movs	r3, #0
 8004c54:	77fb      	strb	r3, [r7, #31]
	uint16_t MinCountRate;
	FixPoint1616_t TempFix1616 = 0;
 8004c56:	2300      	movs	r3, #0
 8004c58:	61bb      	str	r3, [r7, #24]
	uint16_t SigmaThresh;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8004c5a:	897b      	ldrh	r3, [r7, #10]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d002      	beq.n	8004c66 <VL53L1_GetLimitCheckValue+0x22>
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d00c      	beq.n	8004c7e <VL53L1_GetLimitCheckValue+0x3a>
 8004c64:	e017      	b.n	8004c96 <VL53L1_GetLimitCheckValue+0x52>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 8004c66:	f107 0314 	add.w	r3, r7, #20
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f001 f90d 	bl	8005e8c <VL53L1_get_lite_sigma_threshold>
 8004c72:	4603      	mov	r3, r0
 8004c74:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 8004c76:	8abb      	ldrh	r3, [r7, #20]
 8004c78:	039b      	lsls	r3, r3, #14
 8004c7a:	61bb      	str	r3, [r7, #24]
		break;
 8004c7c:	e00d      	b.n	8004c9a <VL53L1_GetLimitCheckValue+0x56>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 8004c7e:	f107 0316 	add.w	r3, r7, #22
 8004c82:	4619      	mov	r1, r3
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f001 f92d 	bl	8005ee4 <VL53L1_get_lite_min_count_rate>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 8004c8e:	8afb      	ldrh	r3, [r7, #22]
 8004c90:	025b      	lsls	r3, r3, #9
 8004c92:	61bb      	str	r3, [r7, #24]
		break;
 8004c94:	e001      	b.n	8004c9a <VL53L1_GetLimitCheckValue+0x56>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004c96:	23fc      	movs	r3, #252	@ 0xfc
 8004c98:	77fb      	strb	r3, [r7, #31]
	}

	if (Status == VL53L1_ERROR_NONE) {
 8004c9a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d123      	bne.n	8004cea <VL53L1_GetLimitCheckValue+0xa6>

		if (TempFix1616 == 0) {
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d110      	bne.n	8004cca <VL53L1_GetLimitCheckValue+0x86>
			/* disabled: return value from memory */
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 8004ca8:	897b      	ldrh	r3, [r7, #10]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	33e0      	adds	r3, #224	@ 0xe0
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	4413      	add	r3, r2
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	61bb      	str	r3, [r7, #24]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			*pLimitCheckValue = TempFix1616;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	69ba      	ldr	r2, [r7, #24]
 8004cba:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004cbc:	897b      	ldrh	r3, [r7, #10]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
 8004cc8:	e00f      	b.n	8004cea <VL53L1_GetLimitCheckValue+0xa6>
				LimitChecksEnable, LimitCheckId, 0);
		} else {
			*pLimitCheckValue = TempFix1616;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004cd0:	897b      	ldrh	r3, [r7, #10]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	33e0      	adds	r3, #224	@ 0xe0
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	69ba      	ldr	r2, [r7, #24]
 8004cdc:	609a      	str	r2, [r3, #8]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004cde:	897b      	ldrh	r3, [r7, #10]
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
				LimitChecksEnable, LimitCheckId, 1);
		}
	}
	LOG_FUNCTION_END(Status);
	return Status;
 8004cea:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3720      	adds	r7, #32
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b086      	sub	sp, #24
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	60f8      	str	r0, [r7, #12]
 8004cfe:	460b      	mov	r3, r1
 8004d00:	607a      	str	r2, [r7, #4]
 8004d02:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004d04:	2300      	movs	r3, #0
 8004d06:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 8004d08:	7afb      	ldrb	r3, [r7, #11]
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 fdec 	bl	80058ec <VL53L1_get_sequence_config_bit>
 8004d14:	4603      	mov	r3, r0
 8004d16:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 8004d18:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3718      	adds	r7, #24
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
#define TIMED_MODE_TIMING_GUARD_MILLISECONDS 4
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	75fb      	strb	r3, [r7, #23]
	uint32_t MTBus, IMPms;


	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	789b      	ldrb	r3, [r3, #2]
 8004d34:	75bb      	strb	r3, [r7, #22]
	if (DeviceMeasurementMode != VL53L1_DEVICEMEASUREMENTMODE_TIMED)
 8004d36:	7dbb      	ldrb	r3, [r7, #22]
 8004d38:	2b40      	cmp	r3, #64	@ 0x40
 8004d3a:	d002      	beq.n	8004d42 <VL53L1_StartMeasurement+0x1e>
		VL53L1_LoadPatch(Dev);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 fa6b 	bl	8005218 <VL53L1_LoadPatch>
	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 3378 	ldrb.w	r3, [r3, #888]	@ 0x378
 8004d48:	757b      	strb	r3, [r7, #21]
	switch (CurrPalState) {
 8004d4a:	7d7b      	ldrb	r3, [r7, #21]
 8004d4c:	2b63      	cmp	r3, #99	@ 0x63
 8004d4e:	dc12      	bgt.n	8004d76 <VL53L1_StartMeasurement+0x52>
 8004d50:	2b62      	cmp	r3, #98	@ 0x62
 8004d52:	da0d      	bge.n	8004d70 <VL53L1_StartMeasurement+0x4c>
 8004d54:	2b05      	cmp	r3, #5
 8004d56:	dc0e      	bgt.n	8004d76 <VL53L1_StartMeasurement+0x52>
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	da09      	bge.n	8004d70 <VL53L1_StartMeasurement+0x4c>
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	dc02      	bgt.n	8004d66 <VL53L1_StartMeasurement+0x42>
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	da05      	bge.n	8004d70 <VL53L1_StartMeasurement+0x4c>
 8004d64:	e007      	b.n	8004d76 <VL53L1_StartMeasurement+0x52>
 8004d66:	2b03      	cmp	r3, #3
 8004d68:	d105      	bne.n	8004d76 <VL53L1_StartMeasurement+0x52>
	case VL53L1_STATE_IDLE:
		Status = VL53L1_ERROR_NONE;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	75fb      	strb	r3, [r7, #23]
		break;
 8004d6e:	e004      	b.n	8004d7a <VL53L1_StartMeasurement+0x56>
	case VL53L1_STATE_STANDBY:
	case VL53L1_STATE_RUNNING:
	case VL53L1_STATE_RESET:
	case VL53L1_STATE_UNKNOWN:
	case VL53L1_STATE_ERROR:
		Status = VL53L1_ERROR_INVALID_COMMAND;
 8004d70:	23f2      	movs	r3, #242	@ 0xf2
 8004d72:	75fb      	strb	r3, [r7, #23]
		break;
 8004d74:	e001      	b.n	8004d7a <VL53L1_StartMeasurement+0x56>
	default:
		Status = VL53L1_ERROR_UNDEFINED;
 8004d76:	23fd      	movs	r3, #253	@ 0xfd
 8004d78:	75fb      	strb	r3, [r7, #23]
	}

	/* Check timing configuration between timing budget and
	 * inter measurement period */
	if ((Status == VL53L1_ERROR_NONE) &&
 8004d7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d11f      	bne.n	8004dc2 <VL53L1_StartMeasurement+0x9e>
 8004d82:	7dbb      	ldrb	r3, [r7, #22]
 8004d84:	2b40      	cmp	r3, #64	@ 0x40
 8004d86:	d11c      	bne.n	8004dc2 <VL53L1_StartMeasurement+0x9e>
		(DeviceMeasurementMode == VL53L1_DEVICEMEASUREMENTMODE_TIMED)) {
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8004d88:	f107 0310 	add.w	r3, r7, #16
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f7ff fde0 	bl	8004954 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
 8004d94:	4603      	mov	r3, r0
 8004d96:	753b      	strb	r3, [r7, #20]
				&MTBus);
		/* convert timing budget in ms */
		MTBus /= 1000;
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	4a17      	ldr	r2, [pc, #92]	@ (8004df8 <VL53L1_StartMeasurement+0xd4>)
 8004d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004da0:	099b      	lsrs	r3, r3, #6
 8004da2:	613b      	str	r3, [r7, #16]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 8004da4:	f107 030c 	add.w	r3, r7, #12
 8004da8:	4619      	mov	r1, r3
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7ff fe9c 	bl	8004ae8 <VL53L1_GetInterMeasurementPeriodMilliSeconds>
 8004db0:	4603      	mov	r3, r0
 8004db2:	753b      	strb	r3, [r7, #20]
				&IMPms);
		/* trick to get rid of compiler "set but not used" warning */
		SUPPRESS_UNUSED_WARNING(lStatus);
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	1d1a      	adds	r2, r3, #4
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d901      	bls.n	8004dc2 <VL53L1_StartMeasurement+0x9e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8004dbe:	23fc      	movs	r3, #252	@ 0xfc
 8004dc0:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L1_ERROR_NONE)
 8004dc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d107      	bne.n	8004dda <VL53L1_StartMeasurement+0xb6>
		Status = VL53L1_init_and_start_range(
 8004dca:	7dbb      	ldrb	r3, [r7, #22]
 8004dcc:	2206      	movs	r2, #6
 8004dce:	4619      	mov	r1, r3
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f001 f8d3 	bl	8005f7c <VL53L1_init_and_start_range>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);

	/* Set PAL State to Running */
	if (Status == VL53L1_ERROR_NONE)
 8004dda:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d103      	bne.n	8004dea <VL53L1_StartMeasurement+0xc6>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2204      	movs	r2, #4
 8004de6:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378


	LOG_FUNCTION_END(Status);
	return Status;
 8004dea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3718      	adds	r7, #24
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	10624dd3 	.word	0x10624dd3

08004dfc <VL53L1_ClearInterruptAndStartMeasurement>:
	return Status;
}


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004e04:	2300      	movs	r3, #0
 8004e06:	73fb      	strb	r3, [r7, #15]
	uint8_t DeviceMeasurementMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	789b      	ldrb	r3, [r3, #2]
 8004e0c:	73bb      	strb	r3, [r7, #14]

	Status = VL53L1_clear_interrupt_and_enable_next_range(Dev,
 8004e0e:	7bbb      	ldrb	r3, [r7, #14]
 8004e10:	4619      	mov	r1, r3
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f001 fc40 	bl	8006698 <VL53L1_clear_interrupt_and_enable_next_range>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	73fb      	strb	r3, [r7, #15]
			DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 8004e1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3710      	adds	r7, #16
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <VL53L1_GetMeasurementDataReady>:


VL53L1_Error VL53L1_GetMeasurementDataReady(VL53L1_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004e32:	2300      	movs	r3, #0
 8004e34:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_is_new_data_ready(Dev, pMeasurementDataReady);
 8004e36:	6839      	ldr	r1, [r7, #0]
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f004 fc08 	bl	800964e <VL53L1_is_new_data_ready>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8004e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
	...

08004e50 <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b08d      	sub	sp, #52	@ 0x34
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	4603      	mov	r3, r0
 8004e58:	603a      	str	r2, [r7, #0]
 8004e5a:	71fb      	strb	r3, [r7, #7]
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	71bb      	strb	r3, [r7, #6]
	int16_t SRL = 300;
 8004e60:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8004e64:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t SRAS = 30;
 8004e66:	231e      	movs	r3, #30
 8004e68:	847b      	strh	r3, [r7, #34]	@ 0x22
	FixPoint1616_t RAS;
	FixPoint1616_t SRQL;
	FixPoint1616_t GI =   7713587; /* 117.7 * 65536 */
 8004e6a:	4b33      	ldr	r3, [pc, #204]	@ (8004f38 <ComputeRQL+0xe8>)
 8004e6c:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t GGm =  3198157; /* 48.8 * 65536 */
 8004e6e:	4b33      	ldr	r3, [pc, #204]	@ (8004f3c <ComputeRQL+0xec>)
 8004e70:	61bb      	str	r3, [r7, #24]
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
 8004e72:	f641 139a 	movw	r3, #6554	@ 0x199a
 8004e76:	617b      	str	r3, [r7, #20]
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 8004e78:	79fb      	ldrb	r3, [r7, #7]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d103      	bne.n	8004e86 <ComputeRQL+0x36>
		returnvalue = 0;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004e84:	e04f      	b.n	8004f26 <ComputeRQL+0xd6>
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 8004e86:	79bb      	ldrb	r3, [r7, #6]
 8004e88:	2b07      	cmp	r3, #7
 8004e8a:	d103      	bne.n	8004e94 <ComputeRQL+0x44>
		returnvalue = 50;
 8004e8c:	2332      	movs	r3, #50	@ 0x32
 8004e8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004e92:	e048      	b.n	8004f26 <ComputeRQL+0xd6>
	else {
		if (presults_data->median_range_mm < SRL)
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8004e9a:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	dd03      	ble.n	8004eaa <ComputeRQL+0x5a>
			RAS = SRAS * 65536;
 8004ea2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004ea4:	041b      	lsls	r3, r3, #16
 8004ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ea8:	e007      	b.n	8004eba <ComputeRQL+0x6a>
		else
			RAS = LRAP * presults_data->median_range_mm;
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	fb02 f303 	mul.w	r3, r2, r3
 8004eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 8004eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d020      	beq.n	8004f02 <ComputeRQL+0xb2>
			partial = (GGm * presults_data->sigma_mm);
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	fb02 f303 	mul.w	r3, r2, r3
 8004ecc:	613b      	str	r3, [r7, #16]
			partial = partial + (RAS >> 1);
 8004ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ed0:	085b      	lsrs	r3, r3, #1
 8004ed2:	693a      	ldr	r2, [r7, #16]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	613b      	str	r3, [r7, #16]
			partial = partial / RAS;
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee0:	613b      	str	r3, [r7, #16]
			partial = partial * 65536;
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	041b      	lsls	r3, r3, #16
 8004ee6:	613b      	str	r3, [r7, #16]
			if (partial <= GI)
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d804      	bhi.n	8004efa <ComputeRQL+0xaa>
				SRQL = GI - partial;
 8004ef0:	69fa      	ldr	r2, [r7, #28]
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ef8:	e006      	b.n	8004f08 <ComputeRQL+0xb8>
			else
				SRQL = 50 * 65536;
 8004efa:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 8004efe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f00:	e002      	b.n	8004f08 <ComputeRQL+0xb8>
		} else
			SRQL = 100 * 65536;
 8004f02:	f44f 03c8 	mov.w	r3, #6553600	@ 0x640000
 8004f06:	62bb      	str	r3, [r7, #40]	@ 0x28

		finalvalue = (uint8_t)(SRQL >> 16);
 8004f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0a:	0c1b      	lsrs	r3, r3, #16
 8004f0c:	73fb      	strb	r3, [r7, #15]
		returnvalue = MAX(50, MIN(100, finalvalue));
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
 8004f10:	2b32      	cmp	r3, #50	@ 0x32
 8004f12:	d905      	bls.n	8004f20 <ComputeRQL+0xd0>
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
 8004f16:	2b64      	cmp	r3, #100	@ 0x64
 8004f18:	bf28      	it	cs
 8004f1a:	2364      	movcs	r3, #100	@ 0x64
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	e000      	b.n	8004f22 <ComputeRQL+0xd2>
 8004f20:	2332      	movs	r3, #50	@ 0x32
 8004f22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return returnvalue;
 8004f26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3734      	adds	r7, #52	@ 0x34
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	0075b333 	.word	0x0075b333
 8004f3c:	0030cccd 	.word	0x0030cccd

08004f40 <ConvertStatusLite>:


static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b085      	sub	sp, #20
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	4603      	mov	r3, r0
 8004f48:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 8004f4a:	79fb      	ldrb	r3, [r7, #7]
 8004f4c:	3b04      	subs	r3, #4
 8004f4e:	2b0f      	cmp	r3, #15
 8004f50:	d83d      	bhi.n	8004fce <ConvertStatusLite+0x8e>
 8004f52:	a201      	add	r2, pc, #4	@ (adr r2, 8004f58 <ConvertStatusLite+0x18>)
 8004f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f58:	08004fab 	.word	0x08004fab
 8004f5c:	08004fa5 	.word	0x08004fa5
 8004f60:	08004fb1 	.word	0x08004fb1
 8004f64:	08004fb7 	.word	0x08004fb7
 8004f68:	08004fc3 	.word	0x08004fc3
 8004f6c:	08004fc9 	.word	0x08004fc9
 8004f70:	08004fcf 	.word	0x08004fcf
 8004f74:	08004fcf 	.word	0x08004fcf
 8004f78:	08004fbd 	.word	0x08004fbd
 8004f7c:	08004fcf 	.word	0x08004fcf
 8004f80:	08004fcf 	.word	0x08004fcf
 8004f84:	08004fcf 	.word	0x08004fcf
 8004f88:	08004fcf 	.word	0x08004fcf
 8004f8c:	08004fcf 	.word	0x08004fcf
 8004f90:	08004f99 	.word	0x08004f99
 8004f94:	08004f9f 	.word	0x08004f9f
	case VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY:
		RangeStatus = VL53L1_RANGESTATUS_SYNCRONISATION_INT;
 8004f98:	230a      	movs	r3, #10
 8004f9a:	73fb      	strb	r3, [r7, #15]
		break;
 8004f9c:	e019      	b.n	8004fd2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 8004f9e:	2306      	movs	r3, #6
 8004fa0:	73fb      	strb	r3, [r7, #15]
		break;
 8004fa2:	e016      	b.n	8004fd2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 8004fa4:	2304      	movs	r3, #4
 8004fa6:	73fb      	strb	r3, [r7, #15]
		break;
 8004fa8:	e013      	b.n	8004fd2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MSRCNOTARGET:
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 8004faa:	2302      	movs	r3, #2
 8004fac:	73fb      	strb	r3, [r7, #15]
		break;
 8004fae:	e010      	b.n	8004fd2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	73fb      	strb	r3, [r7, #15]
		break;
 8004fb4:	e00d      	b.n	8004fd2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53L1_RANGESTATUS_WRAP_TARGET_FAIL;
 8004fb6:	2307      	movs	r3, #7
 8004fb8:	73fb      	strb	r3, [r7, #15]
		break;
 8004fba:	e00a      	b.n	8004fd2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEIGNORETHRESHOLD:
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 8004fbc:	2309      	movs	r3, #9
 8004fbe:	73fb      	strb	r3, [r7, #15]
		break;
 8004fc0:	e007      	b.n	8004fd2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MINCLIP:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	73fb      	strb	r3, [r7, #15]
		break;
 8004fc6:	e004      	b.n	8004fd2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	73fb      	strb	r3, [r7, #15]
		break;
 8004fcc:	e001      	b.n	8004fd2 <ConvertStatusLite+0x92>
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 8004fce:	23ff      	movs	r3, #255	@ 0xff
 8004fd0:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 8004fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08c      	sub	sp, #48	@ 0x30
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	607b      	str	r3, [r7, #4]
 8004fea:	460b      	mov	r3, r1
 8004fec:	72fb      	strb	r3, [r7, #11]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ffe:	601a      	str	r2, [r3, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005006:	f003 031f 	and.w	r3, r3, #31
 800500a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 800500e:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8005012:	7afb      	ldrb	r3, [r7, #11]
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	4618      	mov	r0, r3
 8005018:	f7ff ff1a 	bl	8004e50 <ComputeRQL>
 800501c:	4603      	mov	r3, r0
 800501e:	461a      	mov	r2, r3
 8005020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005022:	715a      	strb	r2, [r3, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005028:	025b      	lsls	r3, r3, #9
 800502a:	62bb      	str	r3, [r7, #40]	@ 0x28
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 800502c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005030:	609a      	str	r2, [r3, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8005036:	025b      	lsls	r3, r3, #9
 8005038:	627b      	str	r3, [r7, #36]	@ 0x24
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 800503a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800503c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800503e:	60da      	str	r2, [r3, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	8a1a      	ldrh	r2, [r3, #16]
	pRangeData->EffectiveSpadRtnCount =
 8005044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005046:	821a      	strh	r2, [r3, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800504c:	025b      	lsls	r3, r3, #9
 800504e:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 8005050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005052:	6a3a      	ldr	r2, [r7, #32]
 8005054:	615a      	str	r2, [r3, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	@ 0x3c
 800505c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505e:	831a      	strh	r2, [r3, #24]

	pRangeData->RangeFractionalPart = 0;
 8005060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005062:	2200      	movs	r2, #0
 8005064:	769a      	strb	r2, [r3, #26]

	/* Treat device error status first */
	switch (device_status) {
 8005066:	7abb      	ldrb	r3, [r7, #10]
 8005068:	2b11      	cmp	r3, #17
 800506a:	d009      	beq.n	8005080 <SetSimpleData+0xa0>
 800506c:	2b11      	cmp	r3, #17
 800506e:	dc0f      	bgt.n	8005090 <SetSimpleData+0xb0>
 8005070:	2b03      	cmp	r3, #3
 8005072:	dc02      	bgt.n	800507a <SetSimpleData+0x9a>
 8005074:	2b00      	cmp	r3, #0
 8005076:	dc03      	bgt.n	8005080 <SetSimpleData+0xa0>
 8005078:	e00a      	b.n	8005090 <SetSimpleData+0xb0>
 800507a:	2b0d      	cmp	r3, #13
 800507c:	d004      	beq.n	8005088 <SetSimpleData+0xa8>
 800507e:	e007      	b.n	8005090 <SetSimpleData+0xb0>
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 8005080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005082:	2205      	movs	r2, #5
 8005084:	76da      	strb	r2, [r3, #27]
		break;
 8005086:	e006      	b.n	8005096 <SetSimpleData+0xb6>
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 8005088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800508a:	220d      	movs	r2, #13
 800508c:	76da      	strb	r2, [r3, #27]
		break;
 800508e:	e002      	b.n	8005096 <SetSimpleData+0xb6>
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8005090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005092:	2200      	movs	r2, #0
 8005094:	76da      	strb	r2, [r3, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 8005096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005098:	7edb      	ldrb	r3, [r3, #27]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d108      	bne.n	80050b0 <SetSimpleData+0xd0>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 800509e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff ff4c 	bl	8004f40 <ConvertStatusLite>
 80050a8:	4603      	mov	r3, r0
 80050aa:	461a      	mov	r2, r3
			pRangeData->RangeStatus =
 80050ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ae:	76da      	strb	r2, [r3, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80050b4:	025b      	lsls	r3, r3, #9
 80050b6:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6a3a      	ldr	r2, [r7, #32]
 80050bc:	f8c3 2390 	str.w	r2, [r3, #912]	@ 0x390
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80050c4:	025b      	lsls	r3, r3, #9
 80050c6:	623b      	str	r3, [r7, #32]
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a3a      	ldr	r2, [r7, #32]
 80050cc:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 80050d0:	f107 0314 	add.w	r3, r7, #20
 80050d4:	461a      	mov	r2, r3
 80050d6:	2100      	movs	r1, #0
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f7ff fdb3 	bl	8004c44 <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&LimitCheckValue);

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;
 80050de:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80050e2:	2b06      	cmp	r3, #6
 80050e4:	bf0c      	ite	eq
 80050e6:	2301      	moveq	r3, #1
 80050e8:	2300      	movne	r3, #0
 80050ea:	b2db      	uxtb	r3, r3
	SigmaLimitflag = (FilteredRangeStatus ==
 80050ec:	77fb      	strb	r3, [r7, #31]

	VL53L1_GetLimitCheckEnable(Dev,
 80050ee:	f107 0319 	add.w	r3, r7, #25
 80050f2:	461a      	mov	r2, r3
 80050f4:	2100      	movs	r1, #0
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f7ff fd81 	bl	8004bfe <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 80050fc:	7e7b      	ldrb	r3, [r7, #25]
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d104      	bne.n	800510c <SetSimpleData+0x12c>
 8005102:	7ffb      	ldrb	r3, [r7, #31]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d101      	bne.n	800510c <SetSimpleData+0x12c>
 8005108:	2301      	movs	r3, #1
 800510a:	e000      	b.n	800510e <SetSimpleData+0x12e>
 800510c:	2300      	movs	r3, #0
 800510e:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	7fba      	ldrb	r2, [r7, #30]
 8005114:	f883 2386 	strb.w	r2, [r3, #902]	@ 0x386
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 8005118:	f107 0314 	add.w	r3, r7, #20
 800511c:	461a      	mov	r2, r3
 800511e:	2101      	movs	r1, #1
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f7ff fd8f 	bl	8004c44 <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&LimitCheckValue);

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;
 8005126:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800512a:	2b04      	cmp	r3, #4
 800512c:	bf0c      	ite	eq
 800512e:	2301      	moveq	r3, #1
 8005130:	2300      	movne	r3, #0
 8005132:	b2db      	uxtb	r3, r3
	SignalLimitflag = (FilteredRangeStatus ==
 8005134:	777b      	strb	r3, [r7, #29]

	VL53L1_GetLimitCheckEnable(Dev,
 8005136:	f107 0319 	add.w	r3, r7, #25
 800513a:	461a      	mov	r2, r3
 800513c:	2101      	movs	r1, #1
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f7ff fd5d 	bl	8004bfe <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 8005144:	7e7b      	ldrb	r3, [r7, #25]
 8005146:	2b01      	cmp	r3, #1
 8005148:	d104      	bne.n	8005154 <SetSimpleData+0x174>
 800514a:	7f7b      	ldrb	r3, [r7, #29]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d101      	bne.n	8005154 <SetSimpleData+0x174>
 8005150:	2301      	movs	r3, #1
 8005152:	e000      	b.n	8005156 <SetSimpleData+0x176>
 8005154:	2300      	movs	r3, #0
 8005156:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	7fba      	ldrb	r2, [r7, #30]
 800515c:	f883 2387 	strb.w	r2, [r3, #903]	@ 0x387
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 8005160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005162:	8b1b      	ldrh	r3, [r3, #24]
 8005164:	837b      	strh	r3, [r7, #26]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 8005166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005168:	7edb      	ldrb	r3, [r3, #27]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d110      	bne.n	8005190 <SetSimpleData+0x1b0>
 800516e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8005172:	2b00      	cmp	r3, #0
 8005174:	da0c      	bge.n	8005190 <SetSimpleData+0x1b0>
		(Range < 0)) {
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 8005176:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800517a:	4b08      	ldr	r3, [pc, #32]	@ (800519c <SetSimpleData+0x1bc>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	429a      	cmp	r2, r3
 8005180:	da03      	bge.n	800518a <SetSimpleData+0x1aa>
			pRangeData->RangeStatus =
 8005182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005184:	220e      	movs	r2, #14
 8005186:	76da      	strb	r2, [r3, #27]
 8005188:	e002      	b.n	8005190 <SetSimpleData+0x1b0>
					VL53L1_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 800518a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800518c:	2200      	movs	r2, #0
 800518e:	831a      	strh	r2, [r3, #24]
	}

	return Status;
 8005190:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005194:	4618      	mov	r0, r3
 8005196:	3730      	adds	r7, #48	@ 0x30
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	2000000c 	.word	0x2000000c

080051a0 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b0a8      	sub	sp, #160	@ 0xa0
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	VL53L1_range_results_t results;
	VL53L1_range_results_t *presults = &results;
 80051b0:	f107 0308 	add.w	r3, r7, #8
 80051b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 80051b8:	221c      	movs	r2, #28
 80051ba:	21ff      	movs	r1, #255	@ 0xff
 80051bc:	6838      	ldr	r0, [r7, #0]
 80051be:	f005 fb00 	bl	800a7c2 <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 80051c2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80051c6:	2102      	movs	r1, #2
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f001 f9f5 	bl	80065b8 <VL53L1_get_device_results>
 80051ce:	4603      	mov	r3, r0
 80051d0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 80051d4:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d117      	bne.n	800520c <VL53L1_GetRangingMeasurementData+0x6c>
		pRangingMeasurementData->StreamCount = presults->stream_count;
 80051dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80051e0:	789a      	ldrb	r2, [r3, #2]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	711a      	strb	r2, [r3, #4]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
 80051e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80051ea:	3304      	adds	r3, #4
 80051ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		Status = SetSimpleData(Dev, 1,
 80051f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80051f4:	78da      	ldrb	r2, [r3, #3]
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051fe:	2101      	movs	r1, #1
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f7ff feed 	bl	8004fe0 <SetSimpleData>
 8005206:	4603      	mov	r3, r0
 8005208:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
				presults_data,
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800520c:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
}
 8005210:	4618      	mov	r0, r3
 8005212:	3798      	adds	r7, #152	@ 0x98
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <VL53L1_LoadPatch>:

/* End Group PAL IRQ Triggered events Functions */


static VL53L1_Error VL53L1_LoadPatch(VL53L1_DEV Dev)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b0c6      	sub	sp, #280	@ 0x118
 800521c:	af00      	add	r7, sp, #0
 800521e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005222:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005226:	6018      	str	r0, [r3, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005228:	2300      	movs	r3, #0
 800522a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
	uint32_t patch_tuning = 0;
 800522e:	2300      	movs	r3, #0
 8005230:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	uint8_t comms_buffer[256];
	uint32_t patch_power;
	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 8005234:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10b      	bne.n	8005254 <VL53L1_LoadPatch+0x3c>
		status = VL53L1_WrByte(
 800523c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005240:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005244:	2200      	movs	r2, #0
 8005246:	2185      	movs	r1, #133	@ 0x85
 8005248:	6818      	ldr	r0, [r3, #0]
 800524a:	f004 fb13 	bl	8009874 <VL53L1_WrByte>
 800524e:	4603      	mov	r3, r0
 8005250:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				Dev,
				VL53L1_FIRMWARE__ENABLE,
				0x00);
	/* Force GO1 on */
	if (status == VL53L1_ERROR_NONE)
 8005254:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8005258:	2b00      	cmp	r3, #0
 800525a:	d106      	bne.n	800526a <VL53L1_LoadPatch+0x52>
		VL53L1_enable_powerforce(Dev);
 800525c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005260:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005264:	6818      	ldr	r0, [r3, #0]
 8005266:	f002 fd90 	bl	8007d8a <VL53L1_enable_powerforce>

	patch_tuning = BDTable[VL53L1_TUNING_PHASECAL_PATCH_POWER];
 800526a:	4b7e      	ldr	r3, [pc, #504]	@ (8005464 <VL53L1_LoadPatch+0x24c>)
 800526c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	switch(patch_tuning) {
 8005272:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005276:	2b03      	cmp	r3, #3
 8005278:	d81a      	bhi.n	80052b0 <VL53L1_LoadPatch+0x98>
 800527a:	a201      	add	r2, pc, #4	@ (adr r2, 8005280 <VL53L1_LoadPatch+0x68>)
 800527c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005280:	08005291 	.word	0x08005291
 8005284:	08005299 	.word	0x08005299
 8005288:	080052a1 	.word	0x080052a1
 800528c:	080052a9 	.word	0x080052a9
	case 0:
		patch_power = 0x00;
 8005290:	2300      	movs	r3, #0
 8005292:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 8005296:	e00e      	b.n	80052b6 <VL53L1_LoadPatch+0x9e>
	case 1:
		patch_power = 0x10;
 8005298:	2310      	movs	r3, #16
 800529a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 800529e:	e00a      	b.n	80052b6 <VL53L1_LoadPatch+0x9e>
	case 2:
		patch_power = 0x20;
 80052a0:	2320      	movs	r3, #32
 80052a2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 80052a6:	e006      	b.n	80052b6 <VL53L1_LoadPatch+0x9e>
	case 3:
		patch_power = 0x40;
 80052a8:	2340      	movs	r3, #64	@ 0x40
 80052aa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 80052ae:	e002      	b.n	80052b6 <VL53L1_LoadPatch+0x9e>
	default:
		patch_power = 0x00;
 80052b0:	2300      	movs	r3, #0
 80052b2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	}
	/* Set patch RAM offsets */
	if (status == VL53L1_ERROR_NONE) {
 80052b6:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d134      	bne.n	8005328 <VL53L1_LoadPatch+0x110>
		/* Package up MultiByte transaction */
		comms_buffer[0] = 0x29;
 80052be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80052c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80052c6:	2229      	movs	r2, #41	@ 0x29
 80052c8:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0xC9;
 80052ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80052ce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80052d2:	22c9      	movs	r2, #201	@ 0xc9
 80052d4:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x0E;
 80052d6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80052da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80052de:	220e      	movs	r2, #14
 80052e0:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x40;
 80052e2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80052e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80052ea:	2240      	movs	r2, #64	@ 0x40
 80052ec:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x28;
 80052ee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80052f2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80052f6:	2228      	movs	r2, #40	@ 0x28
 80052f8:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = patch_power;
 80052fa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005304:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005308:	715a      	strb	r2, [r3, #5]
		/* 0x10 for 60ms, 0x20 for 240ms and 0x40 for 3580ms */
		status = VL53L1_WriteMulti(
 800530a:	f107 020c 	add.w	r2, r7, #12
 800530e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005312:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8005316:	2306      	movs	r3, #6
 8005318:	f240 4176 	movw	r1, #1142	@ 0x476
 800531c:	6800      	ldr	r0, [r0, #0]
 800531e:	f004 fa3d 	bl	800979c <VL53L1_WriteMulti>
 8005322:	4603      	mov	r3, r0
 8005324:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				VL53L1_PATCH__OFFSET_0,
				comms_buffer,
				6);
	}
	/* Set patch breakpoints */
	if (status == VL53L1_ERROR_NONE) {
 8005328:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 800532c:	2b00      	cmp	r3, #0
 800532e:	d132      	bne.n	8005396 <VL53L1_LoadPatch+0x17e>
		comms_buffer[0] = 0x03;
 8005330:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005334:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005338:	2203      	movs	r2, #3
 800533a:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x6D;
 800533c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005340:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005344:	226d      	movs	r2, #109	@ 0x6d
 8005346:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x03;
 8005348:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800534c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005350:	2203      	movs	r2, #3
 8005352:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x6F;
 8005354:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005358:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800535c:	226f      	movs	r2, #111	@ 0x6f
 800535e:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x07;
 8005360:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005364:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005368:	2207      	movs	r2, #7
 800536a:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = 0x29;
 800536c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005370:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005374:	2229      	movs	r2, #41	@ 0x29
 8005376:	715a      	strb	r2, [r3, #5]
		status = VL53L1_WriteMulti(
 8005378:	f107 020c 	add.w	r2, r7, #12
 800537c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005380:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8005384:	2306      	movs	r3, #6
 8005386:	f240 4196 	movw	r1, #1174	@ 0x496
 800538a:	6800      	ldr	r0, [r0, #0]
 800538c:	f004 fa06 	bl	800979c <VL53L1_WriteMulti>
 8005390:	4603      	mov	r3, r0
 8005392:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				VL53L1_PATCH__ADDRESS_0,
				comms_buffer,
				6);
	}
	/* Enable patch JMP patches */
	if (status == VL53L1_ERROR_NONE) {
 8005396:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 800539a:	2b00      	cmp	r3, #0
 800539c:	d11a      	bne.n	80053d4 <VL53L1_LoadPatch+0x1bc>
		comms_buffer[0] = 0x00;
 800539e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80053a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80053a6:	2200      	movs	r2, #0
 80053a8:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 80053aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80053ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80053b2:	2207      	movs	r2, #7
 80053b4:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 80053b6:	f107 020c 	add.w	r2, r7, #12
 80053ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80053be:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 80053c2:	2302      	movs	r3, #2
 80053c4:	f240 4172 	movw	r1, #1138	@ 0x472
 80053c8:	6800      	ldr	r0, [r0, #0]
 80053ca:	f004 f9e7 	bl	800979c <VL53L1_WriteMulti>
 80053ce:	4603      	mov	r3, r0
 80053d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				VL53L1_PATCH__JMP_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable patch DATA patches */
	if (status == VL53L1_ERROR_NONE) {
 80053d4:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d11a      	bne.n	8005412 <VL53L1_LoadPatch+0x1fa>
		comms_buffer[0] = 0x00;
 80053dc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80053e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80053e4:	2200      	movs	r2, #0
 80053e6:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 80053e8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80053ec:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80053f0:	2207      	movs	r2, #7
 80053f2:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 80053f4:	f107 020c 	add.w	r2, r7, #12
 80053f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80053fc:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8005400:	2302      	movs	r3, #2
 8005402:	f240 4174 	movw	r1, #1140	@ 0x474
 8005406:	6800      	ldr	r0, [r0, #0]
 8005408:	f004 f9c8 	bl	800979c <VL53L1_WriteMulti>
 800540c:	4603      	mov	r3, r0
 800540e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				VL53L1_PATCH__DATA_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable firmware patching */
	if (status == VL53L1_ERROR_NONE)
 8005412:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8005416:	2b00      	cmp	r3, #0
 8005418:	d10c      	bne.n	8005434 <VL53L1_LoadPatch+0x21c>
		status = VL53L1_WrByte(
 800541a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800541e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005422:	2201      	movs	r2, #1
 8005424:	f44f 618e 	mov.w	r1, #1136	@ 0x470
 8005428:	6818      	ldr	r0, [r3, #0]
 800542a:	f004 fa23 	bl	8009874 <VL53L1_WrByte>
 800542e:	4603      	mov	r3, r0
 8005430:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				Dev,
				VL53L1_PATCH__CTRL,
				0x01);
	/* Enable Firmware */
	if (status == VL53L1_ERROR_NONE)
 8005434:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8005438:	2b00      	cmp	r3, #0
 800543a:	d10b      	bne.n	8005454 <VL53L1_LoadPatch+0x23c>
		status = VL53L1_WrByte(
 800543c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005440:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005444:	2201      	movs	r2, #1
 8005446:	2185      	movs	r1, #133	@ 0x85
 8005448:	6818      	ldr	r0, [r3, #0]
 800544a:	f004 fa13 	bl	8009874 <VL53L1_WrByte>
 800544e:	4603      	mov	r3, r0
 8005450:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				VL53L1_FIRMWARE__ENABLE,
				0x01);

	LOG_FUNCTION_END(status);

	return status;
 8005454:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
}
 8005458:	4618      	mov	r0, r3
 800545a:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	2000000c 	.word	0x2000000c

08005468 <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 8005468:	b5b0      	push	{r4, r5, r7, lr}
 800546a:	b088      	sub	sp, #32
 800546c:	af04      	add	r7, sp, #16
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	460b      	mov	r3, r1
 8005472:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8005474:	2300      	movs	r3, #0
 8005476:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 800547c:	2162      	movs	r1, #98	@ 0x62
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f002 f93d 	bl	80076fe <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	2200      	movs	r2, #0
 8005488:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	2201      	movs	r2, #1
 800548e:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	2200      	movs	r2, #0
 8005494:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	2201      	movs	r2, #1
 800549a:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	2201      	movs	r2, #1
 80054a0:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80054a8:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80054b0:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 80054b8:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2264      	movs	r2, #100	@ 0x64
 80054be:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 80054c6:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	f240 72db 	movw	r2, #2011	@ 0x7db
 80054d6:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f002 f8f3 	bl	80076c6 <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80054e0:	78fb      	ldrb	r3, [r7, #3]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d008      	beq.n	80054f8 <VL53L1_data_init+0x90>
 80054e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d104      	bne.n	80054f8 <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 f857 	bl	80055a2 <VL53L1_read_p2p_data>
 80054f4:	4603      	mov	r3, r0
 80054f6:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80054fe:	4618      	mov	r0, r3
 8005500:	f001 fc22 	bl	8006d48 <VL53L1_init_refspadchar_config_struct>
 8005504:	4603      	mov	r3, r0
 8005506:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800550e:	4618      	mov	r0, r3
 8005510:	f001 fc3e 	bl	8006d90 <VL53L1_init_ssc_config_struct>
 8005514:	4603      	mov	r3, r0
 8005516:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	f103 0242 	add.w	r2, r3, #66	@ 0x42
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8005524:	4619      	mov	r1, r3
 8005526:	4610      	mov	r0, r2
 8005528:	f001 fc53 	bl	8006dd2 <VL53L1_init_xtalk_config_struct>
 800552c:	4603      	mov	r3, r0
 800552e:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8005536:	4618      	mov	r0, r3
 8005538:	f001 fcad 	bl	8006e96 <VL53L1_init_offset_cal_config_struct>
 800553c:	4603      	mov	r3, r0
 800553e:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	33a4      	adds	r3, #164	@ 0xa4
 8005544:	4618      	mov	r0, r3
 8005546:	f001 fccd 	bl	8006ee4 <VL53L1_init_tuning_parm_storage_struct>
 800554a:	4603      	mov	r3, r0
 800554c:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 800554e:	2120      	movs	r1, #32
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 fcf3 	bl	8005f3c <VL53L1_set_vhv_loopbound>
 8005556:	4603      	mov	r3, r0
 8005558:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 800555a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d116      	bne.n	8005590 <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	7858      	ldrb	r0, [r3, #1]
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	8b1c      	ldrh	r4, [r3, #24]
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	689d      	ldr	r5, [r3, #8]
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	68ba      	ldr	r2, [r7, #8]
 8005574:	6912      	ldr	r2, [r2, #16]
 8005576:	68b9      	ldr	r1, [r7, #8]
 8005578:	6949      	ldr	r1, [r1, #20]
 800557a:	9102      	str	r1, [sp, #8]
 800557c:	9201      	str	r2, [sp, #4]
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	462b      	mov	r3, r5
 8005582:	4622      	mov	r2, r4
 8005584:	4601      	mov	r1, r0
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 fb0a 	bl	8005ba0 <VL53L1_set_preset_mode>
 800558c:	4603      	mov	r3, r0
 800558e:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f002 fe33 	bl	80081fc <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 8005596:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800559a:	4618      	mov	r0, r3
 800559c:	3710      	adds	r7, #16
 800559e:	46bd      	mov	sp, r7
 80055a0:	bdb0      	pop	{r4, r5, r7, pc}

080055a2 <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b084      	sub	sp, #16
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 80055aa:	2300      	movs	r3, #0
 80055ac:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 80055b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d108      	bne.n	80055cc <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 80055c0:	4619      	mov	r1, r3
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f002 ffb7 	bl	8008536 <VL53L1_get_static_nvm_managed>
 80055c8:	4603      	mov	r3, r0
 80055ca:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 80055cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d107      	bne.n	80055e4 <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	3342      	adds	r3, #66	@ 0x42
 80055d8:	4619      	mov	r1, r3
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f003 f8e9 	bl	80087b2 <VL53L1_get_customer_nvm_managed>
 80055e0:	4603      	mov	r3, r0
 80055e2:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 80055e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d115      	bne.n	8005618 <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f503 73fd 	add.w	r3, r3, #506	@ 0x1fa
 80055f2:	4619      	mov	r1, r3
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f003 ff9b 	bl	8009530 <VL53L1_get_nvm_copy_data>
 80055fa:	4603      	mov	r3, r0
 80055fc:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 80055fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d108      	bne.n	8005618 <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	f503 72fd 	add.w	r2, r3, #506	@ 0x1fa
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	33f0      	adds	r3, #240	@ 0xf0
 8005610:	4619      	mov	r1, r3
 8005612:	4610      	mov	r0, r2
 8005614:	f002 f9d5 	bl	80079c2 <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 8005618:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d109      	bne.n	8005634 <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	f503 732d 	add.w	r3, r3, #692	@ 0x2b4
 8005626:	461a      	mov	r2, r3
 8005628:	21de      	movs	r1, #222	@ 0xde
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f004 f980 	bl	8009930 <VL53L1_RdWord>
 8005630:	4603      	mov	r3, r0
 8005632:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	f8b3 315e 	ldrh.w	r3, [r3, #350]	@ 0x15e
 800563a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800563e:	d204      	bcs.n	800564a <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	f64b 42cc 	movw	r2, #48332	@ 0xbccc
 8005646:	f8a3 215e 	strh.w	r2, [r3, #350]	@ 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 800564a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d107      	bne.n	8005662 <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	339e      	adds	r3, #158	@ 0x9e
 8005656:	4619      	mov	r1, r3
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 f9c3 	bl	80059e4 <VL53L1_get_mode_mitigation_roi>
 800565e:	4603      	mov	r3, r0
 8005660:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8005668:	2b00      	cmp	r3, #0
 800566a:	d114      	bne.n	8005696 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10f      	bne.n	8005696 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	f893 309e 	ldrb.w	r3, [r3, #158]	@ 0x9e
 800567c:	011b      	lsls	r3, r3, #4
 800567e:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	f893 309f 	ldrb.w	r3, [r3, #159]	@ 0x9f
 800568c:	011b      	lsls	r3, r3, #4
 800568e:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 8005696:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <VL53L1_software_reset>:


VL53L1_Error VL53L1_software_reset(
	VL53L1_DEV    Dev)
{
 80056a2:	b580      	push	{r7, lr}
 80056a4:	b084      	sub	sp, #16
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
	/**
	 * Sets and clears the software reset register VL53L1_SOFT_RESET.
	 * and waits for the firmware to boot
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 80056aa:	2300      	movs	r3, #0
 80056ac:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* apply reset - note despite the name soft reset is active low! */
	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80056ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d106      	bne.n	80056c4 <VL53L1_software_reset+0x22>
		status = VL53L1_WrByte(
 80056b6:	2200      	movs	r2, #0
 80056b8:	2100      	movs	r1, #0
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f004 f8da 	bl	8009874 <VL53L1_WrByte>
 80056c0:	4603      	mov	r3, r0
 80056c2:	73fb      	strb	r3, [r7, #15]
						Dev,
						VL53L1_SOFT_RESET,
						0x00);

	/* wait for a while before releasing the reset */
	if (status == VL53L1_ERROR_NONE)
 80056c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d105      	bne.n	80056d8 <VL53L1_software_reset+0x36>
		status =
			VL53L1_WaitUs(
 80056cc:	2164      	movs	r1, #100	@ 0x64
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f004 f98c 	bl	80099ec <VL53L1_WaitUs>
 80056d4:	4603      	mov	r3, r0
 80056d6:	73fb      	strb	r3, [r7, #15]
				Dev,
				VL53L1_SOFTWARE_RESET_DURATION_US);

	/* release reset */
	if (status == VL53L1_ERROR_NONE)
 80056d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d106      	bne.n	80056ee <VL53L1_software_reset+0x4c>
		status = VL53L1_WrByte(
 80056e0:	2201      	movs	r2, #1
 80056e2:	2100      	movs	r1, #0
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f004 f8c5 	bl	8009874 <VL53L1_WrByte>
 80056ea:	4603      	mov	r3, r0
 80056ec:	73fb      	strb	r3, [r7, #15]
						Dev,
						VL53L1_SOFT_RESET,
						0x01);

	/* wait for firmware boot to complete */
	if (status == VL53L1_ERROR_NONE)
 80056ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d104      	bne.n	8005700 <VL53L1_software_reset+0x5e>
		status = VL53L1_wait_for_boot_completion(Dev);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f003 ff45 	bl	8009586 <VL53L1_wait_for_boot_completion>
 80056fc:	4603      	mov	r3, r0
 80056fe:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 8005700:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005704:	4618      	mov	r0, r3
 8005706:	3710      	adds	r7, #16
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 800570c:	b480      	push	{r7}
 800570e:	b085      	sub	sp, #20
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005716:	2300      	movs	r3, #0
 8005718:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	@ 0x2b4
 8005724:	2b00      	cmp	r3, #0
 8005726:	d101      	bne.n	800572c <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8005728:	23f1      	movs	r3, #241	@ 0xf1
 800572a:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 800572c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d10c      	bne.n	800574e <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	683a      	ldr	r2, [r7, #0]
 8005738:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	@ 0x2b4
 8005740:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 800574e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005752:	4618      	mov	r0, r3
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr

0800575e <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 800575e:	b480      	push	{r7}
 8005760:	b085      	sub	sp, #20
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
 8005766:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005768:	2300      	movs	r3, #0
 800576a:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	@ 0x2b4
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <VL53L1_get_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800577a:	23f1      	movs	r3, #241	@ 0xf1
 800577c:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE)
 800577e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d109      	bne.n	800579a <VL53L1_get_inter_measurement_period_ms+0x3c>
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800578c:	68ba      	ldr	r2, [r7, #8]
 800578e:	f8b2 22b4 	ldrh.w	r2, [r2, #692]	@ 0x2b4
			pdev->tim_cfg.system__intermeasurement_period /
 8005792:	fbb3 f2f2 	udiv	r2, r3, r2
		*pinter_measurement_period_ms = \
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	601a      	str	r2, [r3, #0]


	LOG_FUNCTION_END(status);

	return status;
 800579a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3714      	adds	r7, #20
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr

080057aa <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 80057aa:	b580      	push	{r7, lr}
 80057ac:	b088      	sub	sp, #32
 80057ae:	af02      	add	r7, sp, #8
 80057b0:	60f8      	str	r0, [r7, #12]
 80057b2:	60b9      	str	r1, [r7, #8]
 80057b4:	607a      	str	r2, [r7, #4]
 80057b6:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80057b8:	2300      	movs	r3, #0
 80057ba:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	f8b3 315e 	ldrh.w	r3, [r3, #350]	@ 0x15e
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80057ca:	23f1      	movs	r3, #241	@ 0xf1
 80057cc:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 80057ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d11b      	bne.n	800580e <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	68ba      	ldr	r2, [r7, #8]
 80057da:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	683a      	ldr	r2, [r7, #0]
 80057e6:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	f8b3 115e 	ldrh.w	r1, [r3, #350]	@ 0x15e
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	f502 72ce 	add.w	r2, r2, #412	@ 0x19c
 80057fa:	9201      	str	r2, [sp, #4]
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	460b      	mov	r3, r1
 8005800:	683a      	ldr	r2, [r7, #0]
 8005802:	6879      	ldr	r1, [r7, #4]
 8005804:	68b8      	ldr	r0, [r7, #8]
 8005806:	f002 fc2b 	bl	8008060 <VL53L1_calc_timeout_register_values>
 800580a:	4603      	mov	r3, r0
 800580c:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 800580e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005812:	4618      	mov	r0, r3
 8005814:	3718      	adds	r7, #24
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b088      	sub	sp, #32
 800581e:	af00      	add	r7, sp, #0
 8005820:	60f8      	str	r0, [r7, #12]
 8005822:	60b9      	str	r1, [r7, #8]
 8005824:	607a      	str	r2, [r7, #4]
 8005826:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005828:	2300      	movs	r3, #0
 800582a:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 8005830:	2300      	movs	r3, #0
 8005832:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 8005834:	2300      	movs	r3, #0
 8005836:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	f8b3 315e 	ldrh.w	r3, [r3, #350]	@ 0x15e
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8005842:	23f1      	movs	r3, #241	@ 0xf1
 8005844:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 8005846:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d148      	bne.n	80058e0 <VL53L1_get_timeouts_us+0xc6>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 800584e:	69bb      	ldr	r3, [r7, #24]
 8005850:	f8b3 215e 	ldrh.w	r2, [r3, #350]	@ 0x15e
 8005854:	69bb      	ldr	r3, [r7, #24]
 8005856:	f893 31a2 	ldrb.w	r3, [r3, #418]	@ 0x1a2
 800585a:	4619      	mov	r1, r3
 800585c:	4610      	mov	r0, r2
 800585e:	f002 faa6 	bl	8007dae <VL53L1_calc_macro_period_us>
 8005862:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 8005864:	69bb      	ldr	r3, [r7, #24]
 8005866:	f893 318b 	ldrb.w	r3, [r3, #395]	@ 0x18b
			VL53L1_calc_timeout_us(
 800586a:	6979      	ldr	r1, [r7, #20]
 800586c:	4618      	mov	r0, r3
 800586e:	f002 fb5e 	bl	8007f2e <VL53L1_calc_timeout_us>
 8005872:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
		timeout_encoded =
 800587e:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8005880:	8a7b      	ldrh	r3, [r7, #18]
 8005882:	021b      	lsls	r3, r3, #8
 8005884:	b29b      	uxth	r3, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 8005886:	69ba      	ldr	r2, [r7, #24]
 8005888:	f892 219d 	ldrb.w	r2, [r2, #413]	@ 0x19d
		timeout_encoded = (timeout_encoded << 8) +
 800588c:	4413      	add	r3, r2
 800588e:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8005890:	8a7b      	ldrh	r3, [r7, #18]
 8005892:	6979      	ldr	r1, [r7, #20]
 8005894:	4618      	mov	r0, r3
 8005896:	f002 fb8a 	bl	8007fae <VL53L1_calc_decoded_timeout_us>
 800589a:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	f893 31a0 	ldrb.w	r3, [r3, #416]	@ 0x1a0
		timeout_encoded =
 80058a6:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 80058a8:	8a7b      	ldrh	r3, [r7, #18]
 80058aa:	021b      	lsls	r3, r3, #8
 80058ac:	b29b      	uxth	r3, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	f892 21a1 	ldrb.w	r2, [r2, #417]	@ 0x1a1
		timeout_encoded = (timeout_encoded << 8) +
 80058b4:	4413      	add	r3, r2
 80058b6:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 80058b8:	8a7b      	ldrh	r3, [r7, #18]
 80058ba:	6979      	ldr	r1, [r7, #20]
 80058bc:	4618      	mov	r0, r3
 80058be:	f002 fb76 	bl	8007fae <VL53L1_calc_decoded_timeout_us>
 80058c2:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	69bb      	ldr	r3, [r7, #24]
 80058ce:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 80058e0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3720      	adds	r7, #32
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b087      	sub	sp, #28
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	460b      	mov	r3, r1
 80058f6:	607a      	str	r2, [r7, #4]
 80058f8:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80058fa:	2300      	movs	r3, #0
 80058fc:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 8005902:	2301      	movs	r3, #1
 8005904:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 8005906:	7afb      	ldrb	r3, [r7, #11]
 8005908:	2b07      	cmp	r3, #7
 800590a:	d81c      	bhi.n	8005946 <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 800590c:	7afb      	ldrb	r3, [r7, #11]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d004      	beq.n	800591c <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 8005912:	7afb      	ldrb	r3, [r7, #11]
 8005914:	2201      	movs	r2, #1
 8005916:	fa02 f303 	lsl.w	r3, r2, r3
 800591a:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	f893 21c5 	ldrb.w	r2, [r3, #453]	@ 0x1c5
		*pvalue =
 8005922:	7dbb      	ldrb	r3, [r7, #22]
 8005924:	4013      	ands	r3, r2
 8005926:	b2da      	uxtb	r2, r3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 800592c:	7afb      	ldrb	r3, [r7, #11]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00b      	beq.n	800594a <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	461a      	mov	r2, r3
 8005938:	7afb      	ldrb	r3, [r7, #11]
 800593a:	fa42 f303 	asr.w	r3, r2, r3
 800593e:	b2da      	uxtb	r2, r3
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	701a      	strb	r2, [r3, #0]
 8005944:	e001      	b.n	800594a <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 8005946:	23fc      	movs	r3, #252	@ 0xfc
 8005948:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 800594a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800594e:	4618      	mov	r0, r3
 8005950:	371c      	adds	r7, #28
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr

0800595a <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800595a:	b580      	push	{r7, lr}
 800595c:	b084      	sub	sp, #16
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
 8005962:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005964:	2300      	movs	r3, #0
 8005966:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	7858      	ldrb	r0, [r3, #1]
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	7819      	ldrb	r1, [r3, #0]
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	f203 13c3 	addw	r3, r3, #451	@ 0x1c3
 800597a:	461a      	mov	r2, r3
 800597c:	f002 fbe9 	bl	8008152 <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	7898      	ldrb	r0, [r3, #2]
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	78d9      	ldrb	r1, [r3, #3]
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	f503 73e2 	add.w	r3, r3, #452	@ 0x1c4
 800598e:	461a      	mov	r2, r3
 8005990:	f002 fc1e 	bl	80081d0 <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 8005994:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005998:	4618      	mov	r0, r3
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80059aa:	2300      	movs	r3, #0
 80059ac:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	f893 01c3 	ldrb.w	r0, [r3, #451]	@ 0x1c3
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	3301      	adds	r3, #1
 80059bc:	683a      	ldr	r2, [r7, #0]
 80059be:	4619      	mov	r1, r3
 80059c0:	f002 fcd5 	bl	800836e <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	f893 01c4 	ldrb.w	r0, [r3, #452]	@ 0x1c4
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	1c99      	adds	r1, r3, #2
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	3303      	adds	r3, #3
 80059d2:	461a      	mov	r2, r3
 80059d4:	f002 fbe4 	bl	80081a0 <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 80059d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80059ee:	2300      	movs	r3, #0
 80059f0:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 80059f6:	2300      	movs	r3, #0
 80059f8:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 80059fa:	2300      	movs	r3, #0
 80059fc:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 80059fe:	2300      	movs	r3, #0
 8005a00:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	f893 322a 	ldrb.w	r3, [r3, #554]	@ 0x22a
 8005a08:	f107 020e 	add.w	r2, r7, #14
 8005a0c:	f107 010d 	add.w	r1, r7, #13
 8005a10:	4618      	mov	r0, r3
 8005a12:	f002 fcac 	bl	800836e <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 8005a16:	7bba      	ldrb	r2, [r7, #14]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 8005a1c:	7b7a      	ldrb	r2, [r7, #13]
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	f893 322b 	ldrb.w	r3, [r3, #555]	@ 0x22b
 8005a28:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 8005a2a:	7bfb      	ldrb	r3, [r7, #15]
 8005a2c:	091b      	lsrs	r3, r3, #4
 8005a2e:	b2da      	uxtb	r2, r3
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 8005a34:	7bfb      	ldrb	r3, [r7, #15]
 8005a36:	f003 030f 	and.w	r3, r3, #15
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 8005a40:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3718      	adds	r7, #24
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b087      	sub	sp, #28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	607a      	str	r2, [r7, #4]
 8005a56:	603b      	str	r3, [r7, #0]
 8005a58:	460b      	mov	r3, r1
 8005a5a:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 8005a64:	7afb      	ldrb	r3, [r7, #11]
 8005a66:	3b01      	subs	r3, #1
 8005a68:	2b25      	cmp	r3, #37	@ 0x25
 8005a6a:	f200 808e 	bhi.w	8005b8a <VL53L1_get_preset_mode_timing_cfg+0x13e>
 8005a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a74 <VL53L1_get_preset_mode_timing_cfg+0x28>)
 8005a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a74:	08005b0d 	.word	0x08005b0d
 8005a78:	08005b0d 	.word	0x08005b0d
 8005a7c:	08005b0d 	.word	0x08005b0d
 8005a80:	08005b0d 	.word	0x08005b0d
 8005a84:	08005b0d 	.word	0x08005b0d
 8005a88:	08005b37 	.word	0x08005b37
 8005a8c:	08005b37 	.word	0x08005b37
 8005a90:	08005b37 	.word	0x08005b37
 8005a94:	08005b8b 	.word	0x08005b8b
 8005a98:	08005b8b 	.word	0x08005b8b
 8005a9c:	08005b8b 	.word	0x08005b8b
 8005aa0:	08005b8b 	.word	0x08005b8b
 8005aa4:	08005b8b 	.word	0x08005b8b
 8005aa8:	08005b8b 	.word	0x08005b8b
 8005aac:	08005b8b 	.word	0x08005b8b
 8005ab0:	08005b8b 	.word	0x08005b8b
 8005ab4:	08005b0d 	.word	0x08005b0d
 8005ab8:	08005b37 	.word	0x08005b37
 8005abc:	08005b8b 	.word	0x08005b8b
 8005ac0:	08005b8b 	.word	0x08005b8b
 8005ac4:	08005b8b 	.word	0x08005b8b
 8005ac8:	08005b8b 	.word	0x08005b8b
 8005acc:	08005b8b 	.word	0x08005b8b
 8005ad0:	08005b8b 	.word	0x08005b8b
 8005ad4:	08005b8b 	.word	0x08005b8b
 8005ad8:	08005b8b 	.word	0x08005b8b
 8005adc:	08005b8b 	.word	0x08005b8b
 8005ae0:	08005b8b 	.word	0x08005b8b
 8005ae4:	08005b8b 	.word	0x08005b8b
 8005ae8:	08005b8b 	.word	0x08005b8b
 8005aec:	08005b8b 	.word	0x08005b8b
 8005af0:	08005b8b 	.word	0x08005b8b
 8005af4:	08005b8b 	.word	0x08005b8b
 8005af8:	08005b8b 	.word	0x08005b8b
 8005afc:	08005b8b 	.word	0x08005b8b
 8005b00:	08005b61 	.word	0x08005b61
 8005b04:	08005b61 	.word	0x08005b61
 8005b08:	08005b61 	.word	0x08005b61
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	@ 0xca
		*pdss_config__target_total_rate_mcps =
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
		*pphasecal_config_timeout_us =
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
		*pmm_config_timeout_us =
 8005b26:	6a3b      	ldr	r3, [r7, #32]
 8005b28:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	f8d3 20e4 	ldr.w	r2, [r3, #228]	@ 0xe4
		*prange_config_timeout_us =
 8005b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b32:	601a      	str	r2, [r3, #0]
	break;
 8005b34:	e02c      	b.n	8005b90 <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	@ 0xcc
		*pdss_config__target_total_rate_mcps =
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
		*pphasecal_config_timeout_us =
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
		*pmm_config_timeout_us =
 8005b50:	6a3b      	ldr	r3, [r7, #32]
 8005b52:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
		*prange_config_timeout_us =
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	601a      	str	r2, [r3, #0]
	break;
 8005b5e:	e017      	b.n	8005b90 <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	@ 0xcc
		*pdss_config__target_total_rate_mcps =
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
		*pphasecal_config_timeout_us =
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
		*pmm_config_timeout_us =
 8005b7a:	6a3b      	ldr	r3, [r7, #32]
 8005b7c:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
		*prange_config_timeout_us =
 8005b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b86:	601a      	str	r2, [r3, #0]
	break;
 8005b88:	e002      	b.n	8005b90 <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 8005b8a:	23fc      	movs	r3, #252	@ 0xfc
 8005b8c:	75fb      	strb	r3, [r7, #23]
		break;
 8005b8e:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8005b90:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	371c      	adds	r7, #28
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b092      	sub	sp, #72	@ 0x48
 8005ba4:	af04      	add	r7, sp, #16
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	607b      	str	r3, [r7, #4]
 8005baa:	460b      	mov	r3, r1
 8005bac:	72fb      	strb	r3, [r7, #11]
 8005bae:	4613      	mov	r3, r2
 8005bb0:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	VL53L1_LLDriverData_t *pdev =
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	633b      	str	r3, [r7, #48]	@ 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8005bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 8005bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc6:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8005bca:	62bb      	str	r3, [r7, #40]	@ 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8005bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bce:	f503 73ce 	add.w	r3, r3, #412	@ 0x19c
 8005bd2:	627b      	str	r3, [r7, #36]	@ 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8005bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd6:	f503 73da 	add.w	r3, r3, #436	@ 0x1b4
 8005bda:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 8005bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bde:	f503 73e4 	add.w	r3, r3, #456	@ 0x1c8
 8005be2:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 8005be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be6:	33a4      	adds	r3, #164	@ 0xa4
 8005be8:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 8005bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bec:	f503 7339 	add.w	r3, r3, #740	@ 0x2e4
 8005bf0:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 8005bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf4:	7afa      	ldrb	r2, [r7, #11]
 8005bf6:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 8005bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bfc:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 8005bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c02:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8005c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c08:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 8005c0a:	2103      	movs	r1, #3
 8005c0c:	68f8      	ldr	r0, [r7, #12]
 8005c0e:	f001 fd76 	bl	80076fe <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 8005c12:	7afb      	ldrb	r3, [r7, #11]
 8005c14:	3b01      	subs	r3, #1
 8005c16:	2b25      	cmp	r3, #37	@ 0x25
 8005c18:	f200 810c 	bhi.w	8005e34 <VL53L1_set_preset_mode+0x294>
 8005c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8005c24 <VL53L1_set_preset_mode+0x84>)
 8005c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c22:	bf00      	nop
 8005c24:	08005cbd 	.word	0x08005cbd
 8005c28:	08005cd9 	.word	0x08005cd9
 8005c2c:	08005cf5 	.word	0x08005cf5
 8005c30:	08005d11 	.word	0x08005d11
 8005c34:	08005d2d 	.word	0x08005d2d
 8005c38:	08005d49 	.word	0x08005d49
 8005c3c:	08005d65 	.word	0x08005d65
 8005c40:	08005d81 	.word	0x08005d81
 8005c44:	08005e35 	.word	0x08005e35
 8005c48:	08005e35 	.word	0x08005e35
 8005c4c:	08005e35 	.word	0x08005e35
 8005c50:	08005e35 	.word	0x08005e35
 8005c54:	08005e35 	.word	0x08005e35
 8005c58:	08005e35 	.word	0x08005e35
 8005c5c:	08005e35 	.word	0x08005e35
 8005c60:	08005e35 	.word	0x08005e35
 8005c64:	08005d9d 	.word	0x08005d9d
 8005c68:	08005db9 	.word	0x08005db9
 8005c6c:	08005e35 	.word	0x08005e35
 8005c70:	08005e35 	.word	0x08005e35
 8005c74:	08005e35 	.word	0x08005e35
 8005c78:	08005e35 	.word	0x08005e35
 8005c7c:	08005e35 	.word	0x08005e35
 8005c80:	08005e35 	.word	0x08005e35
 8005c84:	08005e35 	.word	0x08005e35
 8005c88:	08005e35 	.word	0x08005e35
 8005c8c:	08005e35 	.word	0x08005e35
 8005c90:	08005e35 	.word	0x08005e35
 8005c94:	08005e35 	.word	0x08005e35
 8005c98:	08005e35 	.word	0x08005e35
 8005c9c:	08005e35 	.word	0x08005e35
 8005ca0:	08005e35 	.word	0x08005e35
 8005ca4:	08005e35 	.word	0x08005e35
 8005ca8:	08005e35 	.word	0x08005e35
 8005cac:	08005e35 	.word	0x08005e35
 8005cb0:	08005dd5 	.word	0x08005dd5
 8005cb4:	08005df5 	.word	0x08005df5
 8005cb8:	08005e15 	.word	0x08005e15

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	9301      	str	r3, [sp, #4]
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	9300      	str	r3, [sp, #0]
 8005cc4:	6a3b      	ldr	r3, [r7, #32]
 8005cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ccc:	f001 f999 	bl	8007002 <VL53L1_preset_mode_standard_ranging>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005cd6:	e0b1      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	9301      	str	r3, [sp, #4]
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	9300      	str	r3, [sp, #0]
 8005ce0:	6a3b      	ldr	r3, [r7, #32]
 8005ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ce4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ce6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ce8:	f001 faa9 	bl	800723e <VL53L1_preset_mode_standard_ranging_short_range>
 8005cec:	4603      	mov	r3, r0
 8005cee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005cf2:	e0a3      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	9301      	str	r3, [sp, #4]
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	6a3b      	ldr	r3, [r7, #32]
 8005cfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d02:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d04:	f001 fadc 	bl	80072c0 <VL53L1_preset_mode_standard_ranging_long_range>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005d0e:	e095      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	9301      	str	r3, [sp, #4]
 8005d14:	69fb      	ldr	r3, [r7, #28]
 8005d16:	9300      	str	r3, [sp, #0]
 8005d18:	6a3b      	ldr	r3, [r7, #32]
 8005d1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d1e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d20:	f001 fb0f 	bl	8007342 <VL53L1_preset_mode_standard_ranging_mm1_cal>
 8005d24:	4603      	mov	r3, r0
 8005d26:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005d2a:	e087      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	9301      	str	r3, [sp, #4]
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	9300      	str	r3, [sp, #0]
 8005d34:	6a3b      	ldr	r3, [r7, #32]
 8005d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d3c:	f001 fb26 	bl	800738c <VL53L1_preset_mode_standard_ranging_mm2_cal>
 8005d40:	4603      	mov	r3, r0
 8005d42:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005d46:	e079      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	9301      	str	r3, [sp, #4]
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	6a3b      	ldr	r3, [r7, #32]
 8005d52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d58:	f001 fb3d 	bl	80073d6 <VL53L1_preset_mode_timed_ranging>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005d62:	e06b      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	9301      	str	r3, [sp, #4]
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	9300      	str	r3, [sp, #0]
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d72:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d74:	f001 fb69 	bl	800744a <VL53L1_preset_mode_timed_ranging_short_range>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005d7e:	e05d      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	9301      	str	r3, [sp, #4]
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	9300      	str	r3, [sp, #0]
 8005d88:	6a3b      	ldr	r3, [r7, #32]
 8005d8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d8e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d90:	f001 fb95 	bl	80074be <VL53L1_preset_mode_timed_ranging_long_range>
 8005d94:	4603      	mov	r3, r0
 8005d96:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005d9a:	e04f      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	9301      	str	r3, [sp, #4]
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	9300      	str	r3, [sp, #0]
 8005da4:	6a3b      	ldr	r3, [r7, #32]
 8005da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005da8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005daa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005dac:	f001 fc69 	bl	8007682 <VL53L1_preset_mode_olt>
 8005db0:	4603      	mov	r3, r0
 8005db2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005db6:	e041      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	9301      	str	r3, [sp, #4]
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	9300      	str	r3, [sp, #0]
 8005dc0:	6a3b      	ldr	r3, [r7, #32]
 8005dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dc6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005dc8:	f001 fc25 	bl	8007616 <VL53L1_preset_mode_singleshot_ranging>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005dd2:	e033      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	9302      	str	r3, [sp, #8]
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	9301      	str	r3, [sp, #4]
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	9300      	str	r3, [sp, #0]
 8005de0:	6a3b      	ldr	r3, [r7, #32]
 8005de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005de6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005de8:	f001 fbc9 	bl	800757e <VL53L1_preset_mode_low_power_auto_short_ranging>
 8005dec:	4603      	mov	r3, r0
 8005dee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 8005df2:	e023      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	9302      	str	r3, [sp, #8]
 8005df8:	69bb      	ldr	r3, [r7, #24]
 8005dfa:	9301      	str	r3, [sp, #4]
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	9300      	str	r3, [sp, #0]
 8005e00:	6a3b      	ldr	r3, [r7, #32]
 8005e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e06:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e08:	f001 fb93 	bl	8007532 <VL53L1_preset_mode_low_power_auto_ranging>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 8005e12:	e013      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	9302      	str	r3, [sp, #8]
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	9301      	str	r3, [sp, #4]
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	9300      	str	r3, [sp, #0]
 8005e20:	6a3b      	ldr	r3, [r7, #32]
 8005e22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e26:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e28:	f001 fbcf 	bl	80075ca <VL53L1_preset_mode_low_power_auto_long_ranging>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 8005e32:	e003      	b.n	8005e3c <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 8005e34:	23fc      	movs	r3, #252	@ 0xfc
 8005e36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		break;
 8005e3a:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 8005e3c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d105      	bne.n	8005e50 <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 8005e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e46:	893a      	ldrh	r2, [r7, #8]
 8005e48:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 8005e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4c:	893a      	ldrh	r2, [r7, #8]
 8005e4e:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 8005e50:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d108      	bne.n	8005e6a <VL53L1_set_preset_mode+0x2ca>
		status =
			VL53L1_set_timeouts_us(
 8005e58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e5c:	6879      	ldr	r1, [r7, #4]
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	f7ff fca3 	bl	80057aa <VL53L1_set_timeouts_us>
 8005e64:	4603      	mov	r3, r0
 8005e66:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 8005e6a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d106      	bne.n	8005e80 <VL53L1_set_preset_mode+0x2e0>
		status =
			VL53L1_set_inter_measurement_period_ms(
 8005e72:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005e74:	68f8      	ldr	r0, [r7, #12]
 8005e76:	f7ff fc49 	bl	800570c <VL53L1_set_inter_measurement_period_ms>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 8005e80:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3738      	adds	r7, #56	@ 0x38
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <VL53L1_get_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_get_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_sigma)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b085      	sub	sp, #20
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
	 * Gets the Sigma Threshold value for Lite Mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005e96:	2300      	movs	r3, #0
 8005e98:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	f8b3 21a6 	ldrh.w	r2, [r3, #422]	@ 0x1a6
	*plite_sigma =
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8005ea8:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3714      	adds	r7, #20
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <VL53L1_set_lite_sigma_threshold>:

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	887a      	ldrh	r2, [r7, #2]
 8005ed0:	f8a3 21a6 	strh.w	r2, [r3, #422]	@ 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 8005ed4:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3714      	adds	r7, #20
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <VL53L1_get_lite_min_count_rate>:

VL53L1_Error VL53L1_get_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_mincountrate)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
	 * Gets the Min Count Rate value for Lite Mode
	 *
	 * (fixed point 9.7 Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	@ 0x1a8
	*plite_mincountrate =
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8005f00:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3714      	adds	r7, #20
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <VL53L1_set_lite_min_count_rate>:

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	460b      	mov	r3, r1
 8005f1a:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	887a      	ldrh	r2, [r7, #2]
 8005f28:	f8a3 21a8 	strh.w	r2, [r3, #424]	@ 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 8005f2c:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3714      	adds	r7, #20
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b085      	sub	sp, #20
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	460b      	mov	r3, r1
 8005f46:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 8005f56:	f003 0303 	and.w	r3, r3, #3
 8005f5a:	b2da      	uxtb	r2, r3
 8005f5c:	78fb      	ldrb	r3, [r7, #3]
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	4413      	add	r3, r2
 8005f64:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
			(vhv_loopbound * 4);

	LOG_FUNCTION_END(status);

	return status;
 8005f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b0d0      	sub	sp, #320	@ 0x140
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8005f86:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005f8a:	6018      	str	r0, [r3, #0]
 8005f8c:	4608      	mov	r0, r1
 8005f8e:	4611      	mov	r1, r2
 8005f90:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8005f94:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 8005f98:	4602      	mov	r2, r0
 8005f9a:	701a      	strb	r2, [r3, #0]
 8005f9c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8005fa0:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8005fa4:	460a      	mov	r2, r1
 8005fa6:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005fae:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8005fb2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 8005fbc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005fc0:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8005fc4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 8005fc8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005fcc:	3342      	adds	r3, #66	@ 0x42
 8005fce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8005fd2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005fd6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005fda:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 8005fde:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005fe2:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8005fe6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8005fea:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005fee:	f503 73ce 	add.w	r3, r3, #412	@ 0x19c
 8005ff2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8005ff6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005ffa:	f503 73da 	add.w	r3, r3, #436	@ 0x1b4
 8005ffe:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 8006002:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006006:	f503 73e4 	add.w	r3, r3, #456	@ 0x1c8
 800600a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 800600e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006012:	332c      	adds	r3, #44	@ 0x2c
 8006014:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 8006018:	f107 030c 	add.w	r3, r7, #12
 800601c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
	uint16_t i                          = 0;
 8006020:	2300      	movs	r3, #0
 8006022:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
	uint16_t i2c_index                  = 0;
 8006026:	2300      	movs	r3, #0
 8006028:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 800602c:	2300      	movs	r3, #0
 800602e:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 8006032:	2300      	movs	r3, #0
 8006034:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 8006038:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800603c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006040:	f2a2 123d 	subw	r2, r2, #317	@ 0x13d
 8006044:	7812      	ldrb	r2, [r2, #0]
 8006046:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 8006048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800604c:	791b      	ldrb	r3, [r3, #4]
 800604e:	b25b      	sxtb	r3, r3
 8006050:	f003 030f 	and.w	r3, r3, #15
 8006054:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 8006056:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800605a:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800605e:	f993 3000 	ldrsb.w	r3, [r3]
 8006062:	4313      	orrs	r3, r2
 8006064:	b25b      	sxtb	r3, r3
 8006066:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 8006068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800606c:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 800606e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006072:	f8b3 2142 	ldrh.w	r2, [r3, #322]	@ 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 8006076:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800607a:	f8a3 217c 	strh.w	r2, [r3, #380]	@ 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 800607e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006082:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
 8006086:	2bff      	cmp	r3, #255	@ 0xff
 8006088:	d104      	bne.n	8006094 <VL53L1_init_and_start_range+0x118>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 800608a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800608e:	2200      	movs	r2, #0
 8006090:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8006094:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006098:	f893 32e5 	ldrb.w	r3, [r3, #741]	@ 0x2e5
 800609c:	2b01      	cmp	r3, #1
 800609e:	d139      	bne.n	8006114 <VL53L1_init_and_start_range+0x198>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 80060a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80060a4:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d133      	bne.n	8006114 <VL53L1_init_and_start_range+0x198>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 80060ac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80060b0:	f893 2186 	ldrb.w	r2, [r3, #390]	@ 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 80060b4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80060b8:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 80060bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80060c0:	2220      	movs	r2, #32
 80060c2:	f883 2186 	strb.w	r2, [r3, #390]	@ 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 80060c6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80060ca:	f893 31c5 	ldrb.w	r3, [r3, #453]	@ 0x1c5
 80060ce:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10c      	bne.n	80060f0 <VL53L1_init_and_start_range+0x174>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 80060d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80060da:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 80060de:	b29b      	uxth	r3, r3
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 80060e6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80060ea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 80060ee:	e004      	b.n	80060fa <VL53L1_init_and_start_range+0x17e>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 80060f0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80060f4:	2200      	movs	r2, #0
 80060f6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 80060fa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80060fe:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	2b04      	cmp	r3, #4
 8006106:	d805      	bhi.n	8006114 <VL53L1_init_and_start_range+0x198>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 8006108:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800610c:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006110:	2205      	movs	r2, #5
 8006112:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8006114:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006118:	f893 32e5 	ldrb.w	r3, [r3, #741]	@ 0x2e5
 800611c:	2b01      	cmp	r3, #1
 800611e:	d113      	bne.n	8006148 <VL53L1_init_and_start_range+0x1cc>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 8006120:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006124:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8006128:	2b01      	cmp	r3, #1
 800612a:	d10d      	bne.n	8006148 <VL53L1_init_and_start_range+0x1cc>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 800612c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006130:	f893 22e7 	ldrb.w	r2, [r3, #743]	@ 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 8006134:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006138:	f883 2186 	strb.w	r2, [r3, #390]	@ 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 800613c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006140:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006144:	2206      	movs	r2, #6
 8006146:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 8006148:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800614c:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	3b01      	subs	r3, #1
 8006154:	2b05      	cmp	r3, #5
 8006156:	d827      	bhi.n	80061a8 <VL53L1_init_and_start_range+0x22c>
 8006158:	a201      	add	r2, pc, #4	@ (adr r2, 8006160 <VL53L1_init_and_start_range+0x1e4>)
 800615a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800615e:	bf00      	nop
 8006160:	080061a1 	.word	0x080061a1
 8006164:	08006199 	.word	0x08006199
 8006168:	08006191 	.word	0x08006191
 800616c:	08006189 	.word	0x08006189
 8006170:	08006181 	.word	0x08006181
 8006174:	08006179 	.word	0x08006179
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 8006178:	2301      	movs	r3, #1
 800617a:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 800617e:	e017      	b.n	80061b0 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 8006180:	230d      	movs	r3, #13
 8006182:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 8006186:	e013      	b.n	80061b0 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 8006188:	2324      	movs	r3, #36	@ 0x24
 800618a:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 800618e:	e00f      	b.n	80061b0 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 8006190:	2344      	movs	r3, #68	@ 0x44
 8006192:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 8006196:	e00b      	b.n	80061b0 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 8006198:	235a      	movs	r3, #90	@ 0x5a
 800619a:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 800619e:	e007      	b.n	80061b0 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 80061a0:	2371      	movs	r3, #113	@ 0x71
 80061a2:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 80061a6:	e003      	b.n	80061b0 <VL53L1_init_and_start_range+0x234>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 80061a8:	2383      	movs	r3, #131	@ 0x83
 80061aa:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 80061ae:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 80061b0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80061b4:	f1c3 0388 	rsb	r3, r3, #136	@ 0x88
 80061b8:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 80061bc:	f107 030c 	add.w	r3, r7, #12
 80061c0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 80061c4:	2300      	movs	r3, #0
 80061c6:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
 80061ca:	e00b      	b.n	80061e4 <VL53L1_init_and_start_range+0x268>
		*pbuffer++ = 0;
 80061cc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	f8c7 2138 	str.w	r2, [r7, #312]	@ 0x138
 80061d6:	2200      	movs	r2, #0
 80061d8:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 80061da:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 80061de:	3301      	adds	r3, #1
 80061e0:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
 80061e4:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80061e8:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d3ed      	bcc.n	80061cc <VL53L1_init_and_start_range+0x250>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 80061f0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80061f4:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	2b05      	cmp	r3, #5
 80061fc:	d917      	bls.n	800622e <VL53L1_init_and_start_range+0x2b2>
 80061fe:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 8006202:	2b00      	cmp	r3, #0
 8006204:	d113      	bne.n	800622e <VL53L1_init_and_start_range+0x2b2>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8006206:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 800620a:	f1c3 0301 	rsb	r3, r3, #1
 800620e:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8006212:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 8006216:	f107 020c 	add.w	r2, r7, #12
 800621a:	4413      	add	r3, r2
 800621c:	461a      	mov	r2, r3
 800621e:	210b      	movs	r1, #11
 8006220:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8006224:	f002 f8d2 	bl	80083cc <VL53L1_i2c_encode_static_nvm_managed>
 8006228:	4603      	mov	r3, r0
 800622a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 800622e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006232:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	2b04      	cmp	r3, #4
 800623a:	d917      	bls.n	800626c <VL53L1_init_and_start_range+0x2f0>
 800623c:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 8006240:	2b00      	cmp	r3, #0
 8006242:	d113      	bne.n	800626c <VL53L1_init_and_start_range+0x2f0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8006244:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8006248:	f1c3 030d 	rsb	r3, r3, #13
 800624c:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8006250:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 8006254:	f107 020c 	add.w	r2, r7, #12
 8006258:	4413      	add	r3, r2
 800625a:	461a      	mov	r2, r3
 800625c:	2117      	movs	r1, #23
 800625e:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8006262:	f002 f98f 	bl	8008584 <VL53L1_i2c_encode_customer_nvm_managed>
 8006266:	4603      	mov	r3, r0
 8006268:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 800626c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006270:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	2b03      	cmp	r3, #3
 8006278:	d917      	bls.n	80062aa <VL53L1_init_and_start_range+0x32e>
 800627a:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 800627e:	2b00      	cmp	r3, #0
 8006280:	d113      	bne.n	80062aa <VL53L1_init_and_start_range+0x32e>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8006282:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8006286:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 800628a:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800628e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_static_config(
 8006292:	f107 020c 	add.w	r2, r7, #12
 8006296:	4413      	add	r3, r2
 8006298:	461a      	mov	r2, r3
 800629a:	2120      	movs	r1, #32
 800629c:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 80062a0:	f002 faae 	bl	8008800 <VL53L1_i2c_encode_static_config>
 80062a4:	4603      	mov	r3, r0
 80062a6:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 80062aa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80062ae:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d917      	bls.n	80062e8 <VL53L1_init_and_start_range+0x36c>
 80062b8:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d113      	bne.n	80062e8 <VL53L1_init_and_start_range+0x36c>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 80062c0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80062c4:	f1c3 0344 	rsb	r3, r3, #68	@ 0x44
 80062c8:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80062cc:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_general_config(
 80062d0:	f107 020c 	add.w	r2, r7, #12
 80062d4:	4413      	add	r3, r2
 80062d6:	461a      	mov	r2, r3
 80062d8:	2116      	movs	r1, #22
 80062da:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 80062de:	f002 fb72 	bl	80089c6 <VL53L1_i2c_encode_general_config>
 80062e2:	4603      	mov	r3, r0
 80062e4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 80062e8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80062ec:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d917      	bls.n	8006326 <VL53L1_init_and_start_range+0x3aa>
 80062f6:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d113      	bne.n	8006326 <VL53L1_init_and_start_range+0x3aa>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 80062fe:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8006302:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 8006306:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800630a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_timing_config(
 800630e:	f107 020c 	add.w	r2, r7, #12
 8006312:	4413      	add	r3, r2
 8006314:	461a      	mov	r2, r3
 8006316:	2117      	movs	r1, #23
 8006318:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 800631c:	f002 fbd7 	bl	8008ace <VL53L1_i2c_encode_timing_config>
 8006320:	4603      	mov	r3, r0
 8006322:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 8006326:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800632a:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d036      	beq.n	80063a2 <VL53L1_init_and_start_range+0x426>
 8006334:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 8006338:	2b00      	cmp	r3, #0
 800633a:	d132      	bne.n	80063a2 <VL53L1_init_and_start_range+0x426>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800633c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8006340:	f1c3 0371 	rsb	r3, r3, #113	@ 0x71
 8006344:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 8006348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800634c:	791b      	ldrb	r3, [r3, #4]
 800634e:	f003 0320 	and.w	r3, r3, #32
 8006352:	2b00      	cmp	r3, #0
 8006354:	d017      	beq.n	8006386 <VL53L1_init_and_start_range+0x40a>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 8006356:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800635a:	789b      	ldrb	r3, [r3, #2]
 800635c:	f043 0301 	orr.w	r3, r3, #1
 8006360:	b2da      	uxtb	r2, r3
 8006362:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006366:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 8006368:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800636c:	789b      	ldrb	r3, [r3, #2]
 800636e:	f043 0301 	orr.w	r3, r3, #1
 8006372:	b2da      	uxtb	r2, r3
 8006374:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006378:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 800637a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800637e:	789a      	ldrb	r2, [r3, #2]
 8006380:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006384:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8006386:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_dynamic_config(
 800638a:	f107 020c 	add.w	r2, r7, #12
 800638e:	4413      	add	r3, r2
 8006390:	461a      	mov	r2, r3
 8006392:	2112      	movs	r1, #18
 8006394:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8006398:	f002 fc1b 	bl	8008bd2 <VL53L1_i2c_encode_dynamic_config>
 800639c:	4603      	mov	r3, r0
 800639e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 80063a2:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d113      	bne.n	80063d2 <VL53L1_init_and_start_range+0x456>

		i2c_buffer_offset_bytes = \
 80063aa:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80063ae:	f1c3 0383 	rsb	r3, r3, #131	@ 0x83
 80063b2:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80063b6:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_system_control(
 80063ba:	f107 020c 	add.w	r2, r7, #12
 80063be:	4413      	add	r3, r2
 80063c0:	461a      	mov	r2, r3
 80063c2:	2105      	movs	r1, #5
 80063c4:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 80063c8:	f002 fc88 	bl	8008cdc <VL53L1_i2c_encode_system_control>
 80063cc:	4603      	mov	r3, r0
 80063ce:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 80063d2:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10f      	bne.n	80063fa <VL53L1_init_and_start_range+0x47e>
		status =
			VL53L1_WriteMulti(
 80063da:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80063de:	f107 020c 	add.w	r2, r7, #12
 80063e2:	f8b7 1134 	ldrh.w	r1, [r7, #308]	@ 0x134
 80063e6:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 80063ea:	f5a0 709e 	sub.w	r0, r0, #316	@ 0x13c
 80063ee:	6800      	ldr	r0, [r0, #0]
 80063f0:	f003 f9d4 	bl	800979c <VL53L1_WriteMulti>
 80063f4:	4603      	mov	r3, r0
 80063f6:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 80063fa:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d109      	bne.n	8006416 <VL53L1_init_and_start_range+0x49a>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 8006402:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006406:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800640a:	6818      	ldr	r0, [r3, #0]
 800640c:	f001 f9a0 	bl	8007750 <VL53L1_update_ll_driver_rd_state>
 8006410:	4603      	mov	r3, r0
 8006412:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

	if (status == VL53L1_ERROR_NONE)
 8006416:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 800641a:	2b00      	cmp	r3, #0
 800641c:	d109      	bne.n	8006432 <VL53L1_init_and_start_range+0x4b6>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 800641e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006422:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006426:	6818      	ldr	r0, [r3, #0]
 8006428:	f001 fa65 	bl	80078f6 <VL53L1_update_ll_driver_cfg_state>
 800642c:	4603      	mov	r3, r0
 800642e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

	LOG_FUNCTION_END(status);

	return status;
 8006432:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
}
 8006436:	4618      	mov	r0, r3
 8006438:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b0c8      	sub	sp, #288	@ 0x120
 8006444:	af00      	add	r7, sp, #0
 8006446:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800644a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800644e:	6018      	str	r0, [r3, #0]
 8006450:	460a      	mov	r2, r1
 8006452:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006456:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 800645a:	701a      	strb	r2, [r3, #0]
	/*
	 * Read via a single I2C multiple byte transaction all
	 * of the requested device measurement data results
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800645c:	2300      	movs	r3, #0
 800645e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8006462:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006466:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 8006470:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006474:	f503 73e7 	add.w	r3, r3, #462	@ 0x1ce
 8006478:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 800647c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006480:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8006484:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 8006488:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800648c:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 8006490:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	uint16_t i2c_index               = VL53L1_SYSTEM_RESULTS_I2C_INDEX;
 8006494:	2388      	movs	r3, #136	@ 0x88
 8006496:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 800649a:	2300      	movs	r3, #0
 800649c:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 80064a0:	2300      	movs	r3, #0
 80064a2:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 80064a6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80064aa:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d008      	beq.n	80064c6 <VL53L1_get_measurement_results+0x86>
 80064b4:	2b02      	cmp	r3, #2
 80064b6:	d10d      	bne.n	80064d4 <VL53L1_get_measurement_results+0x94>
	case VL53L1_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 80064b8:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80064bc:	f5c3 7387 	rsb	r3, r3, #270	@ 0x10e
 80064c0:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				(VL53L1_DEBUG_RESULTS_I2C_INDEX +
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 80064c4:	e00a      	b.n	80064dc <VL53L1_get_measurement_results+0x9c>
	case VL53L1_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 80064c6:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80064ca:	f1c3 03d5 	rsb	r3, r3, #213	@ 0xd5
 80064ce:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 80064d2:	e003      	b.n	80064dc <VL53L1_get_measurement_results+0x9c>
	default:
		i2c_buffer_size_bytes =
 80064d4:	232c      	movs	r3, #44	@ 0x2c
 80064d6:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 80064da:	bf00      	nop
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80064dc:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d10f      	bne.n	8006504 <VL53L1_get_measurement_results+0xc4>
		status =
			VL53L1_ReadMulti(
 80064e4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80064e8:	f107 0208 	add.w	r2, r7, #8
 80064ec:	f8b7 110a 	ldrh.w	r1, [r7, #266]	@ 0x10a
 80064f0:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80064f4:	f5a0 708e 	sub.w	r0, r0, #284	@ 0x11c
 80064f8:	6800      	ldr	r0, [r0, #0]
 80064fa:	f003 f985 	bl	8009808 <VL53L1_ReadMulti>
 80064fe:	4603      	mov	r3, r0
 8006500:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 8006504:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006508:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d917      	bls.n	8006542 <VL53L1_get_measurement_results+0x102>
 8006512:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8006516:	2b00      	cmp	r3, #0
 8006518:	d113      	bne.n	8006542 <VL53L1_get_measurement_results+0x102>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800651a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 800651e:	f1c3 03d6 	rsb	r3, r3, #214	@ 0xd6
 8006522:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_debug_results(
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 8006526:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53L1_i2c_decode_debug_results(
 800652a:	f107 0208 	add.w	r2, r7, #8
 800652e:	4413      	add	r3, r2
 8006530:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8006534:	4619      	mov	r1, r3
 8006536:	2038      	movs	r0, #56	@ 0x38
 8006538:	f002 fd62 	bl	8009000 <VL53L1_i2c_decode_debug_results>
 800653c:	4603      	mov	r3, r0
 800653e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 8006542:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006546:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 800654a:	781b      	ldrb	r3, [r3, #0]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d017      	beq.n	8006580 <VL53L1_get_measurement_results+0x140>
 8006550:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8006554:	2b00      	cmp	r3, #0
 8006556:	d113      	bne.n	8006580 <VL53L1_get_measurement_results+0x140>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8006558:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 800655c:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 8006560:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 8006564:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53L1_i2c_decode_core_results(
 8006568:	f107 0208 	add.w	r2, r7, #8
 800656c:	4413      	add	r3, r2
 800656e:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8006572:	4619      	mov	r1, r3
 8006574:	2021      	movs	r0, #33	@ 0x21
 8006576:	f002 fce2 	bl	8008f3e <VL53L1_i2c_decode_core_results>
 800657a:	4603      	mov	r3, r0
 800657c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 8006580:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8006584:	2b00      	cmp	r3, #0
 8006586:	d110      	bne.n	80065aa <VL53L1_get_measurement_results+0x16a>

		i2c_buffer_offset_bytes = 0;
 8006588:	2300      	movs	r3, #0
 800658a:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
		status =
			VL53L1_i2c_decode_system_results(
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800658e:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53L1_i2c_decode_system_results(
 8006592:	f107 0208 	add.w	r2, r7, #8
 8006596:	4413      	add	r3, r2
 8006598:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800659c:	4619      	mov	r1, r3
 800659e:	202c      	movs	r0, #44	@ 0x2c
 80065a0:	f002 fbd7 	bl	8008d52 <VL53L1_i2c_decode_system_results>
 80065a4:	4603      	mov	r3, r0
 80065a6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 80065aa:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <VL53L1_get_device_results>:

VL53L1_Error VL53L1_get_device_results(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceResultsLevel     device_results_level,
	VL53L1_range_results_t       *prange_results)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b088      	sub	sp, #32
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	460b      	mov	r3, r1
 80065c2:	607a      	str	r2, [r7, #4]
 80065c4:	72fb      	strb	r3, [r7, #11]
	 *  VL53L1_copy_sys_and_core_results_to_range_results()
	 *
	 *  The input measurement mode controls what happens next ...
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80065c6:	2300      	movs	r3, #0
 80065c8:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev =
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_LLDriverResults_t *pres =
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f503 733d 	add.w	r3, r3, #756	@ 0x2f4
 80065d4:	617b      	str	r3, [r7, #20]
			VL53L1DevStructGetLLResultsHandle(Dev);

	VL53L1_range_results_t   *presults = &(pres->range_results);
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	/* Get device results */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80065da:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d106      	bne.n	80065f0 <VL53L1_get_device_results+0x38>
		status = VL53L1_get_measurement_results(
 80065e2:	7afb      	ldrb	r3, [r7, #11]
 80065e4:	4619      	mov	r1, r3
 80065e6:	68f8      	ldr	r0, [r7, #12]
 80065e8:	f7ff ff2a 	bl	8006440 <VL53L1_get_measurement_results>
 80065ec:	4603      	mov	r3, r0
 80065ee:	77fb      	strb	r3, [r7, #31]
						Dev,
						device_results_level);

	if (status == VL53L1_ERROR_NONE)
 80065f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10c      	bne.n	8006612 <VL53L1_get_device_results+0x5a>
		VL53L1_copy_sys_and_core_results_to_range_results(
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
		VL53L1_copy_sys_and_core_results_to_range_results(
 80065fe:	4618      	mov	r0, r3
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	f503 71e7 	add.w	r1, r3, #462	@ 0x1ce
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	f503 7222 	add.w	r2, r3, #648	@ 0x288
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	f000 f85d 	bl	80066cc <VL53L1_copy_sys_and_core_results_to_range_results>
				&(pdev->core_results),
				presults);

	/* Start Patch_LowPowerAutoMode */
	/* process results from first range of low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	f893 32e5 	ldrb.w	r3, [r3, #741]	@ 0x2e5
 8006618:	2b01      	cmp	r3, #1
 800661a:	d11f      	bne.n	800665c <VL53L1_get_device_results+0xa4>
		/* change to manual calibrations. Only needed on the
		 * first range out  */
		if ((status == VL53L1_ERROR_NONE) &&
 800661c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d10e      	bne.n	8006642 <VL53L1_get_device_results+0x8a>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 800662a:	2b00      	cmp	r3, #0
 800662c:	d109      	bne.n	8006642 <VL53L1_get_device_results+0x8a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 800662e:	68f8      	ldr	r0, [r7, #12]
 8006630:	f001 fe31 	bl	8008296 <VL53L1_low_power_auto_setup_manual_calibration>
 8006634:	4603      	mov	r3, r0
 8006636:	77fb      	strb	r3, [r7, #31]
					Dev);
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
 8006640:	e00c      	b.n	800665c <VL53L1_get_device_results+0xa4>
		} else if ((status == VL53L1_ERROR_NONE) &&
 8006642:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d108      	bne.n	800665c <VL53L1_get_device_results+0xa4>
			(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
		} else if ((status == VL53L1_ERROR_NONE) &&
 8006650:	2b01      	cmp	r3, #1
 8006652:	d103      	bne.n	800665c <VL53L1_get_device_results+0xa4>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	2202      	movs	r2, #2
 8006658:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
	}
	/* End Patch_LowPowerAutoMode */

	/* copy current state into results */

	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	705a      	strb	r2, [r3, #1]

	/* copy internal structure to supplied output pointer */

	memcpy(
 8006670:	2284      	movs	r2, #132	@ 0x84
 8006672:	6939      	ldr	r1, [r7, #16]
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f004 f936 	bl	800a8e6 <memcpy>
	/*
	 * Check LL driver and Device are in Sync
	 * If not an error is raised
	 */

	if (status == VL53L1_ERROR_NONE)
 800667a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d104      	bne.n	800668c <VL53L1_get_device_results+0xd4>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f001 f8ec 	bl	8007860 <VL53L1_check_ll_driver_rd_state>
 8006688:	4603      	mov	r3, r0
 800668a:	77fb      	strb	r3, [r7, #31]
			VL53L1_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800668c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8006690:	4618      	mov	r0, r3
 8006692:	3720      	adds	r7, #32
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b084      	sub	sp, #16
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	460b      	mov	r3, r1
 80066a2:	70fb      	strb	r3, [r7, #3]
	/*
	 * Enable next range by sending handshake which
	 * clears the interrupt
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80066a4:	2300      	movs	r3, #0
 80066a6:	73fb      	strb	r3, [r7, #15]
	/* Dynamic GPH Management     */
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80066a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d107      	bne.n	80066c0 <VL53L1_clear_interrupt_and_enable_next_range+0x28>
		status = VL53L1_init_and_start_range(
 80066b0:	78fb      	ldrb	r3, [r7, #3]
 80066b2:	2203      	movs	r2, #3
 80066b4:	4619      	mov	r1, r3
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f7ff fc60 	bl	8005f7c <VL53L1_init_and_start_range>
 80066bc:	4603      	mov	r3, r0
 80066be:	73fb      	strb	r3, [r7, #15]
					measurement_mode,
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 80066c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3710      	adds	r7, #16
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b089      	sub	sp, #36	@ 0x24
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	607a      	str	r2, [r7, #4]
 80066d8:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 80066da:	2300      	movs	r3, #0
 80066dc:	77fb      	strb	r3, [r7, #31]

	VL53L1_range_data_t *pdata;
	int32_t range_mm = 0;
 80066de:	2300      	movs	r3, #0
 80066e0:	613b      	str	r3, [r7, #16]
	uint32_t tmpu32 = 0;
 80066e2:	2300      	movs	r3, #0
 80066e4:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	78da      	ldrb	r2, [r3, #3]
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	709a      	strb	r2, [r3, #2]

	pdata = &(presults->data[0]);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	3304      	adds	r3, #4
 80066f2:	61bb      	str	r3, [r7, #24]

	for (i = 0 ; i < 2 ; i++) {
 80066f4:	2300      	movs	r3, #0
 80066f6:	77fb      	strb	r3, [r7, #31]
 80066f8:	e0d0      	b.n	800689c <VL53L1_copy_sys_and_core_results_to_range_results+0x1d0>

		pdata->range_id     = i;
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	7ffa      	ldrb	r2, [r7, #31]
 80066fe:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	2200      	movs	r2, #0
 8006704:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	78db      	ldrb	r3, [r3, #3]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d10a      	bne.n	8006724 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	785b      	ldrb	r3, [r3, #1]
 8006712:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 8006716:	2b09      	cmp	r3, #9
 8006718:	d104      	bne.n	8006724 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 800671a:	69bb      	ldr	r3, [r7, #24]
 800671c:	2213      	movs	r2, #19
 800671e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006722:	e007      	b.n	8006734 <VL53L1_copy_sys_and_core_results_to_range_results+0x68>
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	785b      	ldrb	r3, [r3, #1]
 8006728:	f003 031f 	and.w	r3, r3, #31
 800672c:	b2da      	uxtb	r2, r3
			pdata->range_status =
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
		}

		switch (i) {
 8006734:	7ffb      	ldrb	r3, [r7, #31]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d002      	beq.n	8006740 <VL53L1_copy_sys_and_core_results_to_range_results+0x74>
 800673a:	2b01      	cmp	r3, #1
 800673c:	d05d      	beq.n	80067fa <VL53L1_copy_sys_and_core_results_to_range_results+0x12e>
 800673e:	e0a7      	b.n	8006890 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>

		case 0:

			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	789b      	ldrb	r3, [r3, #2]
 8006744:	2b07      	cmp	r3, #7
 8006746:	d104      	bne.n	8006752 <VL53L1_copy_sys_and_core_results_to_range_results+0x86>
				pdata->actual_effective_spads =
					psys->result__mm_inner_actual_effective_spads_sd0;
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	8a5a      	ldrh	r2, [r3, #18]
				pdata->actual_effective_spads =
 800674c:	69bb      	ldr	r3, [r7, #24]
 800674e:	821a      	strh	r2, [r3, #16]
 8006750:	e00c      	b.n	800676c <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	789b      	ldrb	r3, [r3, #2]
 8006756:	2b08      	cmp	r3, #8
 8006758:	d104      	bne.n	8006764 <VL53L1_copy_sys_and_core_results_to_range_results+0x98>
				pdata->actual_effective_spads =
						psys->result__mm_outer_actual_effective_spads_sd0;
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	8a9a      	ldrh	r2, [r3, #20]
				pdata->actual_effective_spads =
 800675e:	69bb      	ldr	r3, [r7, #24]
 8006760:	821a      	strh	r2, [r3, #16]
 8006762:	e003      	b.n	800676c <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else
				pdata->actual_effective_spads =
					psys->result__dss_actual_effective_spads_sd0;
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	889a      	ldrh	r2, [r3, #4]
				pdata->actual_effective_spads =
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	821a      	strh	r2, [r3, #16]

			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	8a1a      	ldrh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	859a      	strh	r2, [r3, #44]	@ 0x2c
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 8006778:	69bb      	ldr	r3, [r7, #24]
 800677a:	85da      	strh	r2, [r3, #46]	@ 0x2e
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	861a      	strh	r2, [r3, #48]	@ 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	895b      	ldrh	r3, [r3, #10]
 8006788:	015b      	lsls	r3, r3, #5
 800678a:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006792:	d302      	bcc.n	800679a <VL53L1_copy_sys_and_core_results_to_range_results+0xce>
				tmpu32 = 0xFFFF;
 8006794:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006798:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	b29a      	uxth	r2, r3
 800679e:	69bb      	ldr	r3, [r7, #24]
 80067a0:	871a      	strh	r2, [r3, #56]	@ 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd0;
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	899a      	ldrh	r2, [r3, #12]
			pdata->median_phase =
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	875a      	strh	r2, [r3, #58]	@ 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	89db      	ldrh	r3, [r3, #14]
			range_mm =
 80067ae:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	fb02 f303 	mul.w	r3, r2, r3
 80067b8:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067c0:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	da01      	bge.n	80067cc <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
 80067c8:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80067cc:	12db      	asrs	r3, r3, #11
 80067ce:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	b21a      	sxth	r2, r3
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	879a      	strh	r2, [r3, #60]	@ 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd0;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685a      	ldr	r2, [r3, #4]
			pdata->ranging_total_events =
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	625a      	str	r2, [r3, #36]	@ 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd0;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	689a      	ldr	r2, [r3, #8]
			pdata->signal_total_events =
 80067e4:	69bb      	ldr	r3, [r7, #24]
 80067e6:	629a      	str	r2, [r3, #40]	@ 0x28
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 80067ec:	69bb      	ldr	r3, [r7, #24]
 80067ee:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd0;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681a      	ldr	r2, [r3, #0]
			pdata->ambient_window_events =
 80067f4:	69bb      	ldr	r3, [r7, #24]
 80067f6:	621a      	str	r2, [r3, #32]

			break;
 80067f8:	e04a      	b.n	8006890 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>
		case 1:

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	8b1a      	ldrh	r2, [r3, #24]
			pdata->actual_effective_spads =
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	821a      	strh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	859a      	strh	r2, [r3, #44]	@ 0x2c
			pdata->avg_signal_count_rate_mcps =
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006810:	85da      	strh	r2, [r3, #46]	@ 0x2e
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	861a      	strh	r2, [r3, #48]	@ 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	8bdb      	ldrh	r3, [r3, #30]
 800681e:	015b      	lsls	r3, r3, #5
 8006820:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006828:	d302      	bcc.n	8006830 <VL53L1_copy_sys_and_core_results_to_range_results+0x164>
				tmpu32 = 0xFFFF;
 800682a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800682e:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	b29a      	uxth	r2, r3
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	871a      	strh	r2, [r3, #56]	@ 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd1;
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	8c1a      	ldrh	r2, [r3, #32]
			pdata->median_phase =
 800683c:	69bb      	ldr	r3, [r7, #24]
 800683e:	875a      	strh	r2, [r3, #58]	@ 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
			range_mm =
 8006844:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	68fa      	ldr	r2, [r7, #12]
 800684a:	fb02 f303 	mul.w	r3, r2, r3
 800684e:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006856:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	2b00      	cmp	r3, #0
 800685c:	da01      	bge.n	8006862 <VL53L1_copy_sys_and_core_results_to_range_results+0x196>
 800685e:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8006862:	12db      	asrs	r3, r3, #11
 8006864:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	b21a      	sxth	r2, r3
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	879a      	strh	r2, [r3, #60]	@ 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd1;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	695a      	ldr	r2, [r3, #20]
			pdata->ranging_total_events =
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	625a      	str	r2, [r3, #36]	@ 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	699a      	ldr	r2, [r3, #24]
			pdata->signal_total_events =
 800687a:	69bb      	ldr	r3, [r7, #24]
 800687c:	629a      	str	r2, [r3, #40]	@ 0x28
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd1;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	691a      	ldr	r2, [r3, #16]
			pdata->ambient_window_events =
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	621a      	str	r2, [r3, #32]

			break;
 800688e:	bf00      	nop
		}

		pdata++;
 8006890:	69bb      	ldr	r3, [r7, #24]
 8006892:	3340      	adds	r3, #64	@ 0x40
 8006894:	61bb      	str	r3, [r7, #24]
	for (i = 0 ; i < 2 ; i++) {
 8006896:	7ffb      	ldrb	r3, [r7, #31]
 8006898:	3301      	adds	r3, #1
 800689a:	77fb      	strb	r3, [r7, #31]
 800689c:	7ffb      	ldrb	r3, [r7, #31]
 800689e:	2b01      	cmp	r3, #1
 80068a0:	f67f af2b 	bls.w	80066fa <VL53L1_copy_sys_and_core_results_to_range_results+0x2e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	2200      	movs	r2, #0
 80068a8:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	785b      	ldrb	r3, [r3, #1]
 80068ae:	f003 031f 	and.w	r3, r3, #31
 80068b2:	2b11      	cmp	r3, #17
 80068b4:	bf8c      	ite	hi
 80068b6:	2201      	movhi	r2, #1
 80068b8:	2200      	movls	r2, #0
 80068ba:	b2d2      	uxtb	r2, r2
 80068bc:	2a00      	cmp	r2, #0
 80068be:	d117      	bne.n	80068f0 <VL53L1_copy_sys_and_core_results_to_range_results+0x224>
 80068c0:	4a0e      	ldr	r2, [pc, #56]	@ (80068fc <VL53L1_copy_sys_and_core_results_to_range_results+0x230>)
 80068c2:	fa22 f303 	lsr.w	r3, r2, r3
 80068c6:	f003 0301 	and.w	r3, r3, #1
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	bf14      	ite	ne
 80068ce:	2301      	movne	r3, #1
 80068d0:	2300      	moveq	r3, #0
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00b      	beq.n	80068f0 <VL53L1_copy_sys_and_core_results_to_range_results+0x224>
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	785b      	ldrb	r3, [r3, #1]
 80068dc:	f003 031f 	and.w	r3, r3, #31
 80068e0:	b2da      	uxtb	r2, r3
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	70da      	strb	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	break;
 80068ee:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 80068f0:	bf00      	nop
 80068f2:	3724      	adds	r7, #36	@ 0x24
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr
 80068fc:	0002200e 	.word	0x0002200e

08006900 <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 8006900:	b480      	push	{r7}
 8006902:	b087      	sub	sp, #28
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	460b      	mov	r3, r1
 800690a:	607a      	str	r2, [r7, #4]
 800690c:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800690e:	2300      	movs	r3, #0
 8006910:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 8006916:	897b      	ldrh	r3, [r7, #10]
 8006918:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800691c:	2b38      	cmp	r3, #56	@ 0x38
 800691e:	f200 8204 	bhi.w	8006d2a <VL53L1_get_tuning_parm+0x42a>
 8006922:	a201      	add	r2, pc, #4	@ (adr r2, 8006928 <VL53L1_get_tuning_parm+0x28>)
 8006924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006928:	08006a0d 	.word	0x08006a0d
 800692c:	08006a1b 	.word	0x08006a1b
 8006930:	08006a29 	.word	0x08006a29
 8006934:	08006a37 	.word	0x08006a37
 8006938:	08006a45 	.word	0x08006a45
 800693c:	08006a53 	.word	0x08006a53
 8006940:	08006a61 	.word	0x08006a61
 8006944:	08006a6f 	.word	0x08006a6f
 8006948:	08006a7d 	.word	0x08006a7d
 800694c:	08006a8b 	.word	0x08006a8b
 8006950:	08006a99 	.word	0x08006a99
 8006954:	08006aa7 	.word	0x08006aa7
 8006958:	08006ab5 	.word	0x08006ab5
 800695c:	08006ac3 	.word	0x08006ac3
 8006960:	08006ad1 	.word	0x08006ad1
 8006964:	08006adf 	.word	0x08006adf
 8006968:	08006aed 	.word	0x08006aed
 800696c:	08006afb 	.word	0x08006afb
 8006970:	08006b09 	.word	0x08006b09
 8006974:	08006b17 	.word	0x08006b17
 8006978:	08006b25 	.word	0x08006b25
 800697c:	08006b33 	.word	0x08006b33
 8006980:	08006b41 	.word	0x08006b41
 8006984:	08006b4f 	.word	0x08006b4f
 8006988:	08006b5d 	.word	0x08006b5d
 800698c:	08006b6b 	.word	0x08006b6b
 8006990:	08006b79 	.word	0x08006b79
 8006994:	08006b87 	.word	0x08006b87
 8006998:	08006b95 	.word	0x08006b95
 800699c:	08006ba3 	.word	0x08006ba3
 80069a0:	08006bb1 	.word	0x08006bb1
 80069a4:	08006bbf 	.word	0x08006bbf
 80069a8:	08006bcd 	.word	0x08006bcd
 80069ac:	08006bdb 	.word	0x08006bdb
 80069b0:	08006be9 	.word	0x08006be9
 80069b4:	08006bf7 	.word	0x08006bf7
 80069b8:	08006c05 	.word	0x08006c05
 80069bc:	08006c13 	.word	0x08006c13
 80069c0:	08006c21 	.word	0x08006c21
 80069c4:	08006c2f 	.word	0x08006c2f
 80069c8:	08006c3d 	.word	0x08006c3d
 80069cc:	08006c4b 	.word	0x08006c4b
 80069d0:	08006c59 	.word	0x08006c59
 80069d4:	08006c67 	.word	0x08006c67
 80069d8:	08006c75 	.word	0x08006c75
 80069dc:	08006c83 	.word	0x08006c83
 80069e0:	08006c91 	.word	0x08006c91
 80069e4:	08006c9f 	.word	0x08006c9f
 80069e8:	08006cad 	.word	0x08006cad
 80069ec:	08006cbb 	.word	0x08006cbb
 80069f0:	08006cc9 	.word	0x08006cc9
 80069f4:	08006cd7 	.word	0x08006cd7
 80069f8:	08006ce5 	.word	0x08006ce5
 80069fc:	08006cf3 	.word	0x08006cf3
 8006a00:	08006d01 	.word	0x08006d01
 8006a04:	08006d0f 	.word	0x08006d0f
 8006a08:	08006d1d 	.word	0x08006d1d

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 8006a12:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	601a      	str	r2, [r3, #0]
	break;
 8006a18:	e18e      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	@ 0xa6
 8006a20:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	601a      	str	r2, [r3, #0]
	break;
 8006a26:	e187      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8006a2e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	601a      	str	r2, [r3, #0]
	break;
 8006a34:	e180      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8006a3c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	601a      	str	r2, [r3, #0]
	break;
 8006a42:	e179      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 8006a4a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	601a      	str	r2, [r3, #0]
	break;
 8006a50:	e172      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	@ 0xb2
 8006a58:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	601a      	str	r2, [r3, #0]
	break;
 8006a5e:	e16b      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 8006a66:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	601a      	str	r2, [r3, #0]
	break;
 8006a6c:	e164      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 8006a74:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	601a      	str	r2, [r3, #0]
	break;
 8006a7a:	e15d      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	@ 0xb6
 8006a82:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	601a      	str	r2, [r3, #0]
	break;
 8006a88:	e156      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	@ 0xb8
 8006a90:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	601a      	str	r2, [r3, #0]
	break;
 8006a96:	e14f      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	@ 0xba
 8006a9e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	601a      	str	r2, [r3, #0]
	break;
 8006aa4:	e148      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8006aac:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	601a      	str	r2, [r3, #0]
	break;
 8006ab2:	e141      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8006aba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	601a      	str	r2, [r3, #0]
	break;
 8006ac0:	e13a      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	@ 0xc0
 8006ac8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	601a      	str	r2, [r3, #0]
	break;
 8006ace:	e133      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 8006ad6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	601a      	str	r2, [r3, #0]
	break;
 8006adc:	e12c      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8006ae4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	601a      	str	r2, [r3, #0]
	break;
 8006aea:	e125      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 8006af2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	601a      	str	r2, [r3, #0]
	break;
 8006af8:	e11e      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
 8006b00:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	601a      	str	r2, [r3, #0]
	break;
 8006b06:	e117      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8006b0e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	601a      	str	r2, [r3, #0]
	break;
 8006b14:	e110      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 8006b1c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	601a      	str	r2, [r3, #0]
	break;
 8006b22:	e109      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8006b2a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	601a      	str	r2, [r3, #0]
	break;
 8006b30:	e102      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	@ 0x13e
 8006b38:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	601a      	str	r2, [r3, #0]
	break;
 8006b3e:	e0fb      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
 8006b46:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	601a      	str	r2, [r3, #0]
	break;
 8006b4c:	e0f4      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	f893 30ab 	ldrb.w	r3, [r3, #171]	@ 0xab
 8006b54:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	601a      	str	r2, [r3, #0]
	break;
 8006b5a:	e0ed      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8006b62:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	601a      	str	r2, [r3, #0]
	break;
 8006b68:	e0e6      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 8006b70:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	601a      	str	r2, [r3, #0]
	break;
 8006b76:	e0df      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	f893 30ae 	ldrb.w	r3, [r3, #174]	@ 0xae
 8006b7e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	601a      	str	r2, [r3, #0]
	break;
 8006b84:	e0d8      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	f893 30af 	ldrb.w	r3, [r3, #175]	@ 0xaf
 8006b8c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	601a      	str	r2, [r3, #0]
	break;
 8006b92:	e0d1      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
 8006b9a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	601a      	str	r2, [r3, #0]
	break;
 8006ba0:	e0ca      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 8006ba8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	601a      	str	r2, [r3, #0]
	break;
 8006bae:	e0c3      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8006bb6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	601a      	str	r2, [r3, #0]
	break;
 8006bbc:	e0bc      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8006bc4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	601a      	str	r2, [r3, #0]
	break;
 8006bca:	e0b5      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006bd2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	601a      	str	r2, [r3, #0]
	break;
 8006bd8:	e0ae      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	f8b3 3118 	ldrh.w	r3, [r3, #280]	@ 0x118
 8006be0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	601a      	str	r2, [r3, #0]
	break;
 8006be6:	e0a7      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	f8b3 311a 	ldrh.w	r3, [r3, #282]	@ 0x11a
 8006bee:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	601a      	str	r2, [r3, #0]
	break;
 8006bf4:	e0a0      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	f8b3 311c 	ldrh.w	r3, [r3, #284]	@ 0x11c
 8006bfc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	601a      	str	r2, [r3, #0]
	break;
 8006c02:	e099      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8006c0a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	601a      	str	r2, [r3, #0]
	break;
 8006c10:	e092      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8006c18:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	601a      	str	r2, [r3, #0]
	break;
 8006c1e:	e08b      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8006c26:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	601a      	str	r2, [r3, #0]
	break;
 8006c2c:	e084      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8006c34:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	601a      	str	r2, [r3, #0]
	break;
 8006c3a:	e07d      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8006c42:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	601a      	str	r2, [r3, #0]
	break;
 8006c48:	e076      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	f893 3155 	ldrb.w	r3, [r3, #341]	@ 0x155
 8006c50:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	601a      	str	r2, [r3, #0]
	break;
 8006c56:	e06f      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	f893 3156 	ldrb.w	r3, [r3, #342]	@ 0x156
 8006c5e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	601a      	str	r2, [r3, #0]
	break;
 8006c64:	e068      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8006c6c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	601a      	str	r2, [r3, #0]
	break;
 8006c72:	e061      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8006c7a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	601a      	str	r2, [r3, #0]
	break;
 8006c80:	e05a      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	f8b3 3128 	ldrh.w	r3, [r3, #296]	@ 0x128
 8006c88:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	601a      	str	r2, [r3, #0]
	break;
 8006c8e:	e053      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	@ 0xca
 8006c96:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	601a      	str	r2, [r3, #0]
	break;
 8006c9c:	e04c      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 8006ca4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	601a      	str	r2, [r3, #0]
	break;
 8006caa:	e045      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006cb2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	601a      	str	r2, [r3, #0]
	break;
 8006cb8:	e03e      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006cc0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	601a      	str	r2, [r3, #0]
	break;
 8006cc6:	e037      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006cce:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	601a      	str	r2, [r3, #0]
	break;
 8006cd4:	e030      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006cdc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	601a      	str	r2, [r3, #0]
	break;
 8006ce2:	e029      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006cea:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	601a      	str	r2, [r3, #0]
	break;
 8006cf0:	e022      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006cf8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	601a      	str	r2, [r3, #0]
	break;
 8006cfe:	e01b      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	f893 32e4 	ldrb.w	r3, [r3, #740]	@ 0x2e4
 8006d06:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	601a      	str	r2, [r3, #0]
	break;
 8006d0c:	e014      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006d14:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	601a      	str	r2, [r3, #0]
	break;
 8006d1a:	e00d      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8006d22:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	601a      	str	r2, [r3, #0]
	break;
 8006d28:	e006      	b.n	8006d38 <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8006d30:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 8006d32:	23fc      	movs	r3, #252	@ 0xfc
 8006d34:	75fb      	strb	r3, [r7, #23]
	break;
 8006d36:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8006d38:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	371c      	adds	r7, #28
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b085      	sub	sp, #20
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006d50:	2300      	movs	r3, #0
 8006d52:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2208      	movs	r2, #8
 8006d58:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	220b      	movs	r2, #11
 8006d5e:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006d66:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8006d6e:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8006d76:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8006d7e:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8006d80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3714      	adds	r7, #20
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b085      	sub	sp, #20
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2212      	movs	r2, #18
 8006da6:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	220f      	movs	r2, #15
 8006dac:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2202      	movs	r2, #2
 8006db2:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f648 42a0 	movw	r2, #36000	@ 0x8ca0
 8006dba:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	220c      	movs	r2, #12
 8006dc0:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8006dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3714      	adds	r7, #20
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr

08006dd2 <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 8006dd2:	b580      	push	{r7, lr}
 8006dd4:	b084      	sub	sp, #16
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
 8006dda:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	895b      	ldrh	r3, [r3, #10]
 8006de4:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	895b      	ldrh	r3, [r3, #10]
 8006e02:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	2240      	movs	r2, #64	@ 0x40
 8006e26:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d10d      	bne.n	8006e4c <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d108      	bne.n	8006e4c <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d103      	bne.n	8006e4c <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	2200      	movs	r2, #0
 8006e48:	741a      	strb	r2, [r3, #16]
 8006e4a:	e002      	b.n	8006e52 <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 8006e52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d114      	bne.n	8006e84 <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d110      	bne.n	8006e84 <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	6818      	ldr	r0, [r3, #0]
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	7d1b      	ldrb	r3, [r3, #20]
 8006e76:	f000 ffc9 	bl	8007e0c <VL53L1_calc_range_ignore_threshold>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	82da      	strh	r2, [r3, #22]
 8006e82:	e002      	b.n	8006e8a <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	2200      	movs	r2, #0
 8006e88:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 8006e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3710      	adds	r7, #16
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}

08006e96 <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 8006e96:	b480      	push	{r7}
 8006e98:	b085      	sub	sp, #20
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8006ea8:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006eb0:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8006eb8:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8006ec0:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2208      	movs	r2, #8
 8006ec6:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2228      	movs	r2, #40	@ 0x28
 8006ecc:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2209      	movs	r2, #9
 8006ed2:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8006ed4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006eec:	2300      	movs	r3, #0
 8006eee:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f248 0203 	movw	r2, #32771	@ 0x8003
 8006ef6:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f248 0201 	movw	r2, #32769	@ 0x8001
 8006efe:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f248 0241 	movw	r2, #32833	@ 0x8041
 8006f06:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	220e      	movs	r2, #14
 8006f0c:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	220a      	movs	r2, #10
 8006f12:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2206      	movs	r2, #6
 8006f18:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	220e      	movs	r2, #14
 8006f1e:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	220a      	movs	r2, #10
 8006f24:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2206      	movs	r2, #6
 8006f2a:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2202      	movs	r2, #2
 8006f30:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2221      	movs	r2, #33	@ 0x21
 8006f36:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8006f4a:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8006f52:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8006f5a:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	22c0      	movs	r2, #192	@ 0xc0
 8006f60:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	22c0      	movs	r2, #192	@ 0xc0
 8006f66:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	22c0      	movs	r2, #192	@ 0xc0
 8006f6c:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2208      	movs	r2, #8
 8006f72:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2210      	movs	r2, #16
 8006f78:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2202      	movs	r2, #2
 8006f86:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2202      	movs	r2, #2
 8006f96:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8006fa8:	84da      	strh	r2, [r3, #38]	@ 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8006fb0:	851a      	strh	r2, [r3, #40]	@ 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f248 0230 	movw	r2, #32816	@ 0x8030
 8006fb8:	62da      	str	r2, [r3, #44]	@ 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006fc0:	631a      	str	r2, [r3, #48]	@ 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8006fc8:	635a      	str	r2, [r3, #52]	@ 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8006fd0:	639a      	str	r2, [r3, #56]	@ 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f24f 6218 	movw	r2, #63000	@ 0xf618
 8006fd8:	641a      	str	r2, [r3, #64]	@ 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8006fe0:	645a      	str	r2, [r3, #68]	@ 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8006fe8:	63da      	str	r2, [r3, #60]	@ 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8006ff0:	649a      	str	r2, [r3, #72]	@ 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 8006ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3714      	adds	r7, #20
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr

08007002 <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8007002:	b480      	push	{r7}
 8007004:	b087      	sub	sp, #28
 8007006:	af00      	add	r7, sp, #0
 8007008:	60f8      	str	r0, [r7, #12]
 800700a:	60b9      	str	r1, [r7, #8]
 800700c:	607a      	str	r2, [r7, #4]
 800700e:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007010:	2300      	movs	r3, #0
 8007012:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800701a:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2200      	movs	r2, #0
 8007020:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2200      	movs	r2, #0
 800702c:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2200      	movs	r2, #0
 8007032:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2200      	movs	r2, #0
 8007038:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2200      	movs	r2, #0
 800703e:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2200      	movs	r2, #0
 8007044:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2200      	movs	r2, #0
 800704a:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2200      	movs	r2, #0
 8007050:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2200      	movs	r2, #0
 8007056:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2211      	movs	r2, #17
 800705c:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2202      	movs	r2, #2
 8007062:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2200      	movs	r2, #0
 8007068:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2202      	movs	r2, #2
 800706e:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2208      	movs	r2, #8
 8007074:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2200      	movs	r2, #0
 800707a:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 800707c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707e:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 8007084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007086:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 800708c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708e:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2201      	movs	r2, #1
 800709a:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2200      	movs	r2, #0
 80070a0:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2200      	movs	r2, #0
 80070a6:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2200      	movs	r2, #0
 80070ac:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	22ff      	movs	r2, #255	@ 0xff
 80070b2:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 80070b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b6:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 80070bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070be:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2200      	movs	r2, #0
 80070c8:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2200      	movs	r2, #0
 80070d4:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	2200      	movs	r2, #0
 80070da:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	2200      	movs	r2, #0
 80070e0:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	2220      	movs	r2, #32
 80070e6:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	220b      	movs	r2, #11
 80070ec:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 80070ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f0:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	2202      	movs	r2, #2
 80070fa:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	220d      	movs	r2, #13
 8007100:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 8007102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007104:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	2200      	movs	r2, #0
 800710e:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	2201      	movs	r2, #1
 8007114:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	2200      	movs	r2, #0
 800711a:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	2200      	movs	r2, #0
 8007120:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	f44f 420c 	mov.w	r2, #35840	@ 0x8c00
 8007128:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	2200      	movs	r2, #0
 800712e:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	2238      	movs	r2, #56	@ 0x38
 8007134:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	22ff      	movs	r2, #255	@ 0xff
 800713a:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	2201      	movs	r2, #1
 8007140:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	221a      	movs	r2, #26
 800714c:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2200      	movs	r2, #0
 8007152:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2220      	movs	r2, #32
 8007158:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2201      	movs	r2, #1
 800715e:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	22cc      	movs	r2, #204	@ 0xcc
 8007164:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	220b      	movs	r2, #11
 800716a:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	22f5      	movs	r2, #245	@ 0xf5
 8007176:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2209      	movs	r2, #9
 800717c:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 800717e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007180:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 8007186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007188:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2208      	movs	r2, #8
 8007192:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2278      	movs	r2, #120	@ 0x78
 8007198:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	2201      	movs	r2, #1
 80071aa:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	2200      	movs	r2, #0
 80071b0:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2200      	movs	r2, #0
 80071b6:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	2200      	movs	r2, #0
 80071bc:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 80071be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c0:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
	pdynamic->system__seed_config =
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	220b      	movs	r2, #11
 80071cc:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	2209      	movs	r2, #9
 80071d2:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d6:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 80071dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071de:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	2201      	movs	r2, #1
 80071e8:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 80071ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ec:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
	pdynamic->sd_config__first_order_select =
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 80071f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f6:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
	pdynamic->sd_config__quantifier         =
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	22c7      	movs	r2, #199	@ 0xc7
 8007202:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	22ff      	movs	r2, #255	@ 0xff
 8007208:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	22db      	movs	r2, #219	@ 0xdb
 800720e:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	2202      	movs	r2, #2
 8007214:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 8007216:	6a3b      	ldr	r3, [r7, #32]
 8007218:	2200      	movs	r2, #0
 800721a:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 800721c:	6a3b      	ldr	r3, [r7, #32]
 800721e:	2201      	movs	r2, #1
 8007220:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 8007222:	6a3b      	ldr	r3, [r7, #32]
 8007224:	2201      	movs	r2, #1
 8007226:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 8007228:	6a3b      	ldr	r3, [r7, #32]
 800722a:	2221      	movs	r2, #33	@ 0x21
 800722c:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 800722e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007232:	4618      	mov	r0, r3
 8007234:	371c      	adds	r7, #28
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b088      	sub	sp, #32
 8007242:	af02      	add	r7, sp, #8
 8007244:	60f8      	str	r0, [r7, #12]
 8007246:	60b9      	str	r1, [r7, #8]
 8007248:	607a      	str	r2, [r7, #4]
 800724a:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800724c:	2300      	movs	r3, #0
 800724e:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8007250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007252:	9301      	str	r3, [sp, #4]
 8007254:	6a3b      	ldr	r3, [r7, #32]
 8007256:	9300      	str	r3, [sp, #0]
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	68b9      	ldr	r1, [r7, #8]
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f7ff fecf 	bl	8007002 <VL53L1_preset_mode_standard_ranging>
 8007264:	4603      	mov	r3, r0
 8007266:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8007268:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d121      	bne.n	80072b4 <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2207      	movs	r2, #7
 8007274:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2205      	movs	r2, #5
 800727a:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 800727c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727e:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 8007284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007286:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2208      	movs	r2, #8
 8007290:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2238      	movs	r2, #56	@ 0x38
 8007296:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	2207      	movs	r2, #7
 800729c:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	2205      	movs	r2, #5
 80072a2:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 80072a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a6:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 80072ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ae:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 80072b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3718      	adds	r7, #24
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b088      	sub	sp, #32
 80072c4:	af02      	add	r7, sp, #8
 80072c6:	60f8      	str	r0, [r7, #12]
 80072c8:	60b9      	str	r1, [r7, #8]
 80072ca:	607a      	str	r2, [r7, #4]
 80072cc:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80072ce:	2300      	movs	r3, #0
 80072d0:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d4:	9301      	str	r3, [sp, #4]
 80072d6:	6a3b      	ldr	r3, [r7, #32]
 80072d8:	9300      	str	r3, [sp, #0]
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	68b9      	ldr	r1, [r7, #8]
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f7ff fe8e 	bl	8007002 <VL53L1_preset_mode_standard_ranging>
 80072e6:	4603      	mov	r3, r0
 80072e8:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80072ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d121      	bne.n	8007336 <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	220f      	movs	r2, #15
 80072f6:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	220d      	movs	r2, #13
 80072fc:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 80072fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007300:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 8007306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007308:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2208      	movs	r2, #8
 8007312:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	22b8      	movs	r2, #184	@ 0xb8
 8007318:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	220f      	movs	r2, #15
 800731e:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	220d      	movs	r2, #13
 8007324:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 8007326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007328:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 800732e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007330:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 8007336:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800733a:	4618      	mov	r0, r3
 800733c:	3718      	adds	r7, #24
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}

08007342 <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8007342:	b580      	push	{r7, lr}
 8007344:	b088      	sub	sp, #32
 8007346:	af02      	add	r7, sp, #8
 8007348:	60f8      	str	r0, [r7, #12]
 800734a:	60b9      	str	r1, [r7, #8]
 800734c:	607a      	str	r2, [r7, #4]
 800734e:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007350:	2300      	movs	r3, #0
 8007352:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8007354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007356:	9301      	str	r3, [sp, #4]
 8007358:	6a3b      	ldr	r3, [r7, #32]
 800735a:	9300      	str	r3, [sp, #0]
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	68b9      	ldr	r1, [r7, #8]
 8007362:	68f8      	ldr	r0, [r7, #12]
 8007364:	f7ff fe4d 	bl	8007002 <VL53L1_preset_mode_standard_ranging>
 8007368:	4603      	mov	r3, r0
 800736a:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800736c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d105      	bne.n	8007380 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	2202      	movs	r2, #2
 8007378:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	223b      	movs	r2, #59	@ 0x3b
 800737e:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 8007380:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007384:	4618      	mov	r0, r3
 8007386:	3718      	adds	r7, #24
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b088      	sub	sp, #32
 8007390:	af02      	add	r7, sp, #8
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	607a      	str	r2, [r7, #4]
 8007398:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800739a:	2300      	movs	r3, #0
 800739c:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800739e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a0:	9301      	str	r3, [sp, #4]
 80073a2:	6a3b      	ldr	r3, [r7, #32]
 80073a4:	9300      	str	r3, [sp, #0]
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	68b9      	ldr	r1, [r7, #8]
 80073ac:	68f8      	ldr	r0, [r7, #12]
 80073ae:	f7ff fe28 	bl	8007002 <VL53L1_preset_mode_standard_ranging>
 80073b2:	4603      	mov	r3, r0
 80073b4:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80073b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d105      	bne.n	80073ca <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	2202      	movs	r2, #2
 80073c2:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	225b      	movs	r2, #91	@ 0x5b
 80073c8:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 80073ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3718      	adds	r7, #24
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}

080073d6 <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80073d6:	b580      	push	{r7, lr}
 80073d8:	b088      	sub	sp, #32
 80073da:	af02      	add	r7, sp, #8
 80073dc:	60f8      	str	r0, [r7, #12]
 80073de:	60b9      	str	r1, [r7, #8]
 80073e0:	607a      	str	r2, [r7, #4]
 80073e2:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80073e4:	2300      	movs	r3, #0
 80073e6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 80073e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ea:	9301      	str	r3, [sp, #4]
 80073ec:	6a3b      	ldr	r3, [r7, #32]
 80073ee:	9300      	str	r3, [sp, #0]
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	68b9      	ldr	r1, [r7, #8]
 80073f6:	68f8      	ldr	r0, [r7, #12]
 80073f8:	f7ff fe03 	bl	8007002 <VL53L1_preset_mode_standard_ranging>
 80073fc:	4603      	mov	r3, r0
 80073fe:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8007400:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d11a      	bne.n	800743e <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	2200      	movs	r2, #0
 800740c:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	22b1      	movs	r2, #177	@ 0xb1
 8007418:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	22d4      	movs	r2, #212	@ 0xd4
 8007424:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800742c:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800742e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007430:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
		pdynamic->system__seed_config =
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8007438:	6a3b      	ldr	r3, [r7, #32]
 800743a:	2240      	movs	r2, #64	@ 0x40
 800743c:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800743e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007442:	4618      	mov	r0, r3
 8007444:	3718      	adds	r7, #24
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}

0800744a <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800744a:	b580      	push	{r7, lr}
 800744c:	b088      	sub	sp, #32
 800744e:	af02      	add	r7, sp, #8
 8007450:	60f8      	str	r0, [r7, #12]
 8007452:	60b9      	str	r1, [r7, #8]
 8007454:	607a      	str	r2, [r7, #4]
 8007456:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007458:	2300      	movs	r3, #0
 800745a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 800745c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745e:	9301      	str	r3, [sp, #4]
 8007460:	6a3b      	ldr	r3, [r7, #32]
 8007462:	9300      	str	r3, [sp, #0]
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	68b9      	ldr	r1, [r7, #8]
 800746a:	68f8      	ldr	r0, [r7, #12]
 800746c:	f7ff fee7 	bl	800723e <VL53L1_preset_mode_standard_ranging_short_range>
 8007470:	4603      	mov	r3, r0
 8007472:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8007474:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d11a      	bne.n	80074b2 <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	2200      	movs	r2, #0
 8007480:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2201      	movs	r2, #1
 8007486:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2284      	movs	r2, #132	@ 0x84
 800748c:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2201      	movs	r2, #1
 8007492:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	22b1      	movs	r2, #177	@ 0xb1
 8007498:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80074a0:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 80074a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a4:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
		pdynamic->system__seed_config =
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 80074ac:	6a3b      	ldr	r3, [r7, #32]
 80074ae:	2240      	movs	r2, #64	@ 0x40
 80074b0:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 80074b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3718      	adds	r7, #24
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}

080074be <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80074be:	b580      	push	{r7, lr}
 80074c0:	b088      	sub	sp, #32
 80074c2:	af02      	add	r7, sp, #8
 80074c4:	60f8      	str	r0, [r7, #12]
 80074c6:	60b9      	str	r1, [r7, #8]
 80074c8:	607a      	str	r2, [r7, #4]
 80074ca:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80074cc:	2300      	movs	r3, #0
 80074ce:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 80074d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d2:	9301      	str	r3, [sp, #4]
 80074d4:	6a3b      	ldr	r3, [r7, #32]
 80074d6:	9300      	str	r3, [sp, #0]
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	68b9      	ldr	r1, [r7, #8]
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	f7ff feee 	bl	80072c0 <VL53L1_preset_mode_standard_ranging_long_range>
 80074e4:	4603      	mov	r3, r0
 80074e6:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80074e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d11a      	bne.n	8007526 <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	2200      	movs	r2, #0
 80074f4:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2297      	movs	r2, #151	@ 0x97
 8007500:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	22b1      	movs	r2, #177	@ 0xb1
 800750c:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8007514:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 8007516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007518:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
		pdynamic->system__seed_config =
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8007520:	6a3b      	ldr	r3, [r7, #32]
 8007522:	2240      	movs	r2, #64	@ 0x40
 8007524:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 8007526:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800752a:	4618      	mov	r0, r3
 800752c:	3718      	adds	r7, #24
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}

08007532 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8007532:	b580      	push	{r7, lr}
 8007534:	b088      	sub	sp, #32
 8007536:	af02      	add	r7, sp, #8
 8007538:	60f8      	str	r0, [r7, #12]
 800753a:	60b9      	str	r1, [r7, #8]
 800753c:	607a      	str	r2, [r7, #4]
 800753e:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007540:	2300      	movs	r3, #0
 8007542:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 8007544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007546:	9301      	str	r3, [sp, #4]
 8007548:	6a3b      	ldr	r3, [r7, #32]
 800754a:	9300      	str	r3, [sp, #0]
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	68b9      	ldr	r1, [r7, #8]
 8007552:	68f8      	ldr	r0, [r7, #12]
 8007554:	f7ff ff3f 	bl	80073d6 <VL53L1_preset_mode_timed_ranging>
 8007558:	4603      	mov	r3, r0
 800755a:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800755c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d106      	bne.n	8007572 <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 8007564:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007566:	6839      	ldr	r1, [r7, #0]
 8007568:	68b8      	ldr	r0, [r7, #8]
 800756a:	f000 fe7b 	bl	8008264 <VL53L1_config_low_power_auto_mode>
 800756e:	4603      	mov	r3, r0
 8007570:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 8007572:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007576:	4618      	mov	r0, r3
 8007578:	3718      	adds	r7, #24
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}

0800757e <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800757e:	b580      	push	{r7, lr}
 8007580:	b088      	sub	sp, #32
 8007582:	af02      	add	r7, sp, #8
 8007584:	60f8      	str	r0, [r7, #12]
 8007586:	60b9      	str	r1, [r7, #8]
 8007588:	607a      	str	r2, [r7, #4]
 800758a:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800758c:	2300      	movs	r3, #0
 800758e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 8007590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007592:	9301      	str	r3, [sp, #4]
 8007594:	6a3b      	ldr	r3, [r7, #32]
 8007596:	9300      	str	r3, [sp, #0]
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	68b9      	ldr	r1, [r7, #8]
 800759e:	68f8      	ldr	r0, [r7, #12]
 80075a0:	f7ff ff53 	bl	800744a <VL53L1_preset_mode_timed_ranging_short_range>
 80075a4:	4603      	mov	r3, r0
 80075a6:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 80075a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d106      	bne.n	80075be <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 80075b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80075b2:	6839      	ldr	r1, [r7, #0]
 80075b4:	68b8      	ldr	r0, [r7, #8]
 80075b6:	f000 fe55 	bl	8008264 <VL53L1_config_low_power_auto_mode>
 80075ba:	4603      	mov	r3, r0
 80075bc:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 80075be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3718      	adds	r7, #24
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}

080075ca <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 80075ca:	b580      	push	{r7, lr}
 80075cc:	b088      	sub	sp, #32
 80075ce:	af02      	add	r7, sp, #8
 80075d0:	60f8      	str	r0, [r7, #12]
 80075d2:	60b9      	str	r1, [r7, #8]
 80075d4:	607a      	str	r2, [r7, #4]
 80075d6:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80075d8:	2300      	movs	r3, #0
 80075da:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 80075dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075de:	9301      	str	r3, [sp, #4]
 80075e0:	6a3b      	ldr	r3, [r7, #32]
 80075e2:	9300      	str	r3, [sp, #0]
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	68b9      	ldr	r1, [r7, #8]
 80075ea:	68f8      	ldr	r0, [r7, #12]
 80075ec:	f7ff ff67 	bl	80074be <VL53L1_preset_mode_timed_ranging_long_range>
 80075f0:	4603      	mov	r3, r0
 80075f2:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 80075f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d106      	bne.n	800760a <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 80075fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80075fe:	6839      	ldr	r1, [r7, #0]
 8007600:	68b8      	ldr	r0, [r7, #8]
 8007602:	f000 fe2f 	bl	8008264 <VL53L1_config_low_power_auto_mode>
 8007606:	4603      	mov	r3, r0
 8007608:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800760a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800760e:	4618      	mov	r0, r3
 8007610:	3718      	adds	r7, #24
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}

08007616 <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8007616:	b580      	push	{r7, lr}
 8007618:	b088      	sub	sp, #32
 800761a:	af02      	add	r7, sp, #8
 800761c:	60f8      	str	r0, [r7, #12]
 800761e:	60b9      	str	r1, [r7, #8]
 8007620:	607a      	str	r2, [r7, #4]
 8007622:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007624:	2300      	movs	r3, #0
 8007626:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8007628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762a:	9301      	str	r3, [sp, #4]
 800762c:	6a3b      	ldr	r3, [r7, #32]
 800762e:	9300      	str	r3, [sp, #0]
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	68b9      	ldr	r1, [r7, #8]
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f7ff fce3 	bl	8007002 <VL53L1_preset_mode_standard_ranging>
 800763c:	4603      	mov	r3, r0
 800763e:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8007640:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d116      	bne.n	8007676 <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	2200      	movs	r2, #0
 800764c:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2200      	movs	r2, #0
 8007652:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	22b1      	movs	r2, #177	@ 0xb1
 8007658:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	22d4      	movs	r2, #212	@ 0xd4
 8007664:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 8007666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007668:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
		pdynamic->system__seed_config =
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 8007670:	6a3b      	ldr	r3, [r7, #32]
 8007672:	2210      	movs	r2, #16
 8007674:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 8007676:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800767a:	4618      	mov	r0, r3
 800767c:	3718      	adds	r7, #24
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b088      	sub	sp, #32
 8007686:	af02      	add	r7, sp, #8
 8007688:	60f8      	str	r0, [r7, #12]
 800768a:	60b9      	str	r1, [r7, #8]
 800768c:	607a      	str	r2, [r7, #4]
 800768e:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007690:	2300      	movs	r3, #0
 8007692:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8007694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007696:	9301      	str	r3, [sp, #4]
 8007698:	6a3b      	ldr	r3, [r7, #32]
 800769a:	9300      	str	r3, [sp, #0]
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	68b9      	ldr	r1, [r7, #8]
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f7ff fcad 	bl	8007002 <VL53L1_preset_mode_standard_ranging>
 80076a8:	4603      	mov	r3, r0
 80076aa:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80076ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d102      	bne.n	80076ba <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 80076b4:	6a3b      	ldr	r3, [r7, #32]
 80076b6:	2201      	movs	r2, #1
 80076b8:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 80076ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3718      	adds	r7, #24
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b085      	sub	sp, #20
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2201      	movs	r2, #1
 80076d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2202      	movs	r2, #2
 80076de:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	220d      	movs	r2, #13
 80076e6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	f640 028e 	movw	r2, #2190	@ 0x88e
 80076f0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80076f2:	bf00      	nop
 80076f4:	3714      	adds	r7, #20
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr

080076fe <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 80076fe:	b480      	push	{r7}
 8007700:	b085      	sub	sp, #20
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
 8007706:	460b      	mov	r3, r1
 8007708:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	332c      	adds	r3, #44	@ 0x2c
 8007712:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	78fa      	ldrb	r2, [r7, #3]
 8007718:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	2200      	movs	r2, #0
 800771e:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	2202      	movs	r2, #2
 8007724:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	2200      	movs	r2, #0
 800772a:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	78fa      	ldrb	r2, [r7, #3]
 8007730:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	2200      	movs	r2, #0
 8007736:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	2202      	movs	r2, #2
 800773c:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	2200      	movs	r2, #0
 8007742:	71da      	strb	r2, [r3, #7]

}
 8007744:	bf00      	nop
 8007746:	3714      	adds	r7, #20
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 8007750:	b480      	push	{r7}
 8007752:	b087      	sub	sp, #28
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 8007758:	2300      	movs	r3, #0
 800775a:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	332c      	adds	r3, #44	@ 0x2c
 8007764:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 800776c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007770:	2b00      	cmp	r3, #0
 8007772:	d10c      	bne.n	800778e <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2203      	movs	r2, #3
 8007778:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2200      	movs	r2, #0
 800777e:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2202      	movs	r2, #2
 8007784:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2200      	movs	r2, #0
 800778a:	71da      	strb	r2, [r3, #7]
 800778c:	e060      	b.n	8007850 <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	795b      	ldrb	r3, [r3, #5]
 8007792:	2bff      	cmp	r3, #255	@ 0xff
 8007794:	d103      	bne.n	800779e <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2280      	movs	r2, #128	@ 0x80
 800779a:	715a      	strb	r2, [r3, #5]
 800779c:	e005      	b.n	80077aa <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	795b      	ldrb	r3, [r3, #5]
 80077a2:	3301      	adds	r3, #1
 80077a4:	b2da      	uxtb	r2, r3
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	799b      	ldrb	r3, [r3, #6]
 80077ae:	f083 0302 	eor.w	r3, r3, #2
 80077b2:	b2da      	uxtb	r2, r3
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	791b      	ldrb	r3, [r3, #4]
 80077bc:	3b03      	subs	r3, #3
 80077be:	2b05      	cmp	r3, #5
 80077c0:	d839      	bhi.n	8007836 <VL53L1_update_ll_driver_rd_state+0xe6>
 80077c2:	a201      	add	r2, pc, #4	@ (adr r2, 80077c8 <VL53L1_update_ll_driver_rd_state+0x78>)
 80077c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077c8:	080077e1 	.word	0x080077e1
 80077cc:	08007837 	.word	0x08007837
 80077d0:	08007837 	.word	0x08007837
 80077d4:	0800780b 	.word	0x0800780b
 80077d8:	08007819 	.word	0x08007819
 80077dc:	08007821 	.word	0x08007821

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	f893 31c6 	ldrb.w	r3, [r3, #454]	@ 0x1c6
 80077e6:	f003 0302 	and.w	r3, r3, #2
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	dd03      	ble.n	80077f6 <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2206      	movs	r2, #6
 80077f2:	711a      	strb	r2, [r3, #4]
 80077f4:	e002      	b.n	80077fc <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2208      	movs	r2, #8
 80077fa:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2200      	movs	r2, #0
 8007800:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2200      	movs	r2, #0
 8007806:	71da      	strb	r2, [r3, #7]

		break;
 8007808:	e022      	b.n	8007850 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2200      	movs	r2, #0
 800780e:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2208      	movs	r2, #8
 8007814:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 8007816:	e01b      	b.n	8007850 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2208      	movs	r2, #8
 800781c:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800781e:	e017      	b.n	8007850 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	79db      	ldrb	r3, [r3, #7]
 8007824:	f083 0301 	eor.w	r3, r3, #1
 8007828:	b2da      	uxtb	r2, r3
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2208      	movs	r2, #8
 8007832:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 8007834:	e00c      	b.n	8007850 <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2203      	movs	r2, #3
 800783a:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2200      	movs	r2, #0
 8007840:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2202      	movs	r2, #2
 8007846:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	71da      	strb	r2, [r3, #7]

		break;
 800784e:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8007850:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007854:	4618      	mov	r0, r3
 8007856:	371c      	adds	r7, #28
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 8007860:	b480      	push	{r7}
 8007862:	b089      	sub	sp, #36	@ 0x24
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
	 * matches the state and stream count received from the device
	 *
	 * Check is only use in back to back mode
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 8007868:	2300      	movs	r3, #0
 800786a:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t  *pdev =
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 8007870:	69bb      	ldr	r3, [r7, #24]
 8007872:	332c      	adds	r3, #44	@ 0x2c
 8007874:	617b      	str	r3, [r7, #20]
	VL53L1_system_results_t   *psys_results = &(pdev->sys_results);
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	f503 73e7 	add.w	r3, r3, #462	@ 0x1ce
 800787c:	613b      	str	r3, [r7, #16]

	uint8_t   device_range_status   = 0;
 800787e:	2300      	movs	r3, #0
 8007880:	73fb      	strb	r3, [r7, #15]
	uint8_t   device_stream_count   = 0;
 8007882:	2300      	movs	r3, #0
 8007884:	73bb      	strb	r3, [r7, #14]
	uint8_t   device_gph_id         = 0;
 8007886:	2300      	movs	r3, #0
 8007888:	737b      	strb	r3, [r7, #13]
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 800788e:	f003 031f 	and.w	r3, r3, #31
 8007892:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	78db      	ldrb	r3, [r3, #3]
 8007898:	73bb      	strb	r3, [r7, #14]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	781b      	ldrb	r3, [r3, #0]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 800789e:	111b      	asrs	r3, r3, #4
 80078a0:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 80078a2:	f003 0302 	and.w	r3, r3, #2
 80078a6:	737b      	strb	r3, [r7, #13]

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 80078ae:	f003 0320 	and.w	r3, r3, #32
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d017      	beq.n	80078e6 <VL53L1_check_ll_driver_rd_state+0x86>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	791b      	ldrb	r3, [r3, #4]
 80078ba:	2b06      	cmp	r3, #6
 80078bc:	d105      	bne.n	80078ca <VL53L1_check_ll_driver_rd_state+0x6a>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 80078be:	7bfb      	ldrb	r3, [r7, #15]
 80078c0:	2b12      	cmp	r3, #18
 80078c2:	d010      	beq.n	80078e6 <VL53L1_check_ll_driver_rd_state+0x86>
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 80078c4:	23ef      	movs	r3, #239	@ 0xef
 80078c6:	77fb      	strb	r3, [r7, #31]
 80078c8:	e00d      	b.n	80078e6 <VL53L1_check_ll_driver_rd_state+0x86>
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	795b      	ldrb	r3, [r3, #5]
 80078ce:	7bba      	ldrb	r2, [r7, #14]
 80078d0:	429a      	cmp	r2, r3
 80078d2:	d001      	beq.n	80078d8 <VL53L1_check_ll_driver_rd_state+0x78>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 80078d4:	23ee      	movs	r3, #238	@ 0xee
 80078d6:	77fb      	strb	r3, [r7, #31]

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	799b      	ldrb	r3, [r3, #6]
 80078dc:	7b7a      	ldrb	r2, [r7, #13]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d001      	beq.n	80078e6 <VL53L1_check_ll_driver_rd_state+0x86>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 80078e2:	23ed      	movs	r3, #237	@ 0xed
 80078e4:	77fb      	strb	r3, [r7, #31]

	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
 80078e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3724      	adds	r7, #36	@ 0x24
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr

080078f6 <VL53L1_update_ll_driver_cfg_state>:


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 80078f6:	b480      	push	{r7}
 80078f8:	b087      	sub	sp, #28
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 80078fe:	2300      	movs	r3, #0
 8007900:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	332c      	adds	r3, #44	@ 0x2c
 800790a:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 8007912:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d10c      	bne.n	8007934 <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2203      	movs	r2, #3
 800791e:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2200      	movs	r2, #0
 8007924:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2202      	movs	r2, #2
 800792a:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2200      	movs	r2, #0
 8007930:	70da      	strb	r2, [r3, #3]
 8007932:	e03e      	b.n	80079b2 <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	785b      	ldrb	r3, [r3, #1]
 8007938:	2bff      	cmp	r3, #255	@ 0xff
 800793a:	d103      	bne.n	8007944 <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2280      	movs	r2, #128	@ 0x80
 8007940:	705a      	strb	r2, [r3, #1]
 8007942:	e005      	b.n	8007950 <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	785b      	ldrb	r3, [r3, #1]
 8007948:	3301      	adds	r3, #1
 800794a:	b2da      	uxtb	r2, r3
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	789b      	ldrb	r3, [r3, #2]
 8007954:	f083 0302 	eor.w	r3, r3, #2
 8007958:	b2da      	uxtb	r2, r3
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	2b03      	cmp	r3, #3
 8007964:	d002      	beq.n	800796c <VL53L1_update_ll_driver_cfg_state+0x76>
 8007966:	2b04      	cmp	r3, #4
 8007968:	d00e      	beq.n	8007988 <VL53L1_update_ll_driver_cfg_state+0x92>
 800796a:	e015      	b.n	8007998 <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	78db      	ldrb	r3, [r3, #3]
 8007970:	f083 0301 	eor.w	r3, r3, #1
 8007974:	b2da      	uxtb	r2, r3
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2201      	movs	r2, #1
 800797e:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2204      	movs	r2, #4
 8007984:	701a      	strb	r2, [r3, #0]
		break;
 8007986:	e014      	b.n	80079b2 <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	78db      	ldrb	r3, [r3, #3]
 800798c:	f083 0301 	eor.w	r3, r3, #1
 8007990:	b2da      	uxtb	r2, r3
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	70da      	strb	r2, [r3, #3]

		break;
 8007996:	e00c      	b.n	80079b2 <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2203      	movs	r2, #3
 800799c:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2202      	movs	r2, #2
 80079a8:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2200      	movs	r2, #0
 80079ae:	70da      	strb	r2, [r3, #3]

		break;
 80079b0:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 80079b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	371c      	adds	r7, #28
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 80079c2:	b480      	push	{r7}
 80079c4:	b083      	sub	sp, #12
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
 80079ca:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	7c1a      	ldrb	r2, [r3, #16]
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	3301      	adds	r3, #1
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	7c52      	ldrb	r2, [r2, #17]
 80079dc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	3302      	adds	r3, #2
 80079e2:	687a      	ldr	r2, [r7, #4]
 80079e4:	7c92      	ldrb	r2, [r2, #18]
 80079e6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	3303      	adds	r3, #3
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	7cd2      	ldrb	r2, [r2, #19]
 80079f0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	3304      	adds	r3, #4
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	7d12      	ldrb	r2, [r2, #20]
 80079fa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	3305      	adds	r3, #5
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	7d52      	ldrb	r2, [r2, #21]
 8007a04:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	3306      	adds	r3, #6
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	7d92      	ldrb	r2, [r2, #22]
 8007a0e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	3307      	adds	r3, #7
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	7dd2      	ldrb	r2, [r2, #23]
 8007a18:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	3308      	adds	r3, #8
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	7e12      	ldrb	r2, [r2, #24]
 8007a22:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	3309      	adds	r3, #9
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	7e52      	ldrb	r2, [r2, #25]
 8007a2c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	330a      	adds	r3, #10
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	7e92      	ldrb	r2, [r2, #26]
 8007a36:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	330b      	adds	r3, #11
 8007a3c:	687a      	ldr	r2, [r7, #4]
 8007a3e:	7ed2      	ldrb	r2, [r2, #27]
 8007a40:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	330c      	adds	r3, #12
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	7f12      	ldrb	r2, [r2, #28]
 8007a4a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	330d      	adds	r3, #13
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	7f52      	ldrb	r2, [r2, #29]
 8007a54:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	330e      	adds	r3, #14
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	7f92      	ldrb	r2, [r2, #30]
 8007a5e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	330f      	adds	r3, #15
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	7fd2      	ldrb	r2, [r2, #31]
 8007a68:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	3310      	adds	r3, #16
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	f892 2020 	ldrb.w	r2, [r2, #32]
 8007a74:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	3311      	adds	r3, #17
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	f892 2021 	ldrb.w	r2, [r2, #33]	@ 0x21
 8007a80:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	3312      	adds	r3, #18
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	f892 2022 	ldrb.w	r2, [r2, #34]	@ 0x22
 8007a8c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	3313      	adds	r3, #19
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8007a98:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	3314      	adds	r3, #20
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8007aa4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	3315      	adds	r3, #21
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	f892 2025 	ldrb.w	r2, [r2, #37]	@ 0x25
 8007ab0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	3316      	adds	r3, #22
 8007ab6:	687a      	ldr	r2, [r7, #4]
 8007ab8:	f892 2026 	ldrb.w	r2, [r2, #38]	@ 0x26
 8007abc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	3317      	adds	r3, #23
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	f892 2027 	ldrb.w	r2, [r2, #39]	@ 0x27
 8007ac8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	3318      	adds	r3, #24
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	f892 2028 	ldrb.w	r2, [r2, #40]	@ 0x28
 8007ad4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	3319      	adds	r3, #25
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 8007ae0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	331a      	adds	r3, #26
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
 8007aec:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	331b      	adds	r3, #27
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8007af8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	331c      	adds	r3, #28
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 8007b04:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	331d      	adds	r3, #29
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 8007b10:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	331e      	adds	r3, #30
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 8007b1c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	331f      	adds	r3, #31
 8007b22:	687a      	ldr	r2, [r7, #4]
 8007b24:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
 8007b28:	701a      	strb	r2, [r3, #0]
}
 8007b2a:	bf00      	nop
 8007b2c:	370c      	adds	r7, #12
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr

08007b36 <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007b36:	b480      	push	{r7}
 8007b38:	b085      	sub	sp, #20
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	603a      	str	r2, [r7, #0]
 8007b40:	80fb      	strh	r3, [r7, #6]
 8007b42:	460b      	mov	r3, r1
 8007b44:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8007b46:	2300      	movs	r3, #0
 8007b48:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 8007b4e:	88fb      	ldrh	r3, [r7, #6]
 8007b50:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 8007b52:	2300      	movs	r3, #0
 8007b54:	81fb      	strh	r3, [r7, #14]
 8007b56:	e00e      	b.n	8007b76 <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8007b58:	88ba      	ldrh	r2, [r7, #4]
 8007b5a:	89fb      	ldrh	r3, [r7, #14]
 8007b5c:	1ad3      	subs	r3, r2, r3
 8007b5e:	3b01      	subs	r3, #1
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	4413      	add	r3, r2
 8007b64:	89ba      	ldrh	r2, [r7, #12]
 8007b66:	b2d2      	uxtb	r2, r2
 8007b68:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8007b6a:	89bb      	ldrh	r3, [r7, #12]
 8007b6c:	0a1b      	lsrs	r3, r3, #8
 8007b6e:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 8007b70:	89fb      	ldrh	r3, [r7, #14]
 8007b72:	3301      	adds	r3, #1
 8007b74:	81fb      	strh	r3, [r7, #14]
 8007b76:	89fa      	ldrh	r2, [r7, #14]
 8007b78:	88bb      	ldrh	r3, [r7, #4]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d3ec      	bcc.n	8007b58 <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 8007b7e:	bf00      	nop
 8007b80:	bf00      	nop
 8007b82:	3714      	adds	r7, #20
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr

08007b8c <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b085      	sub	sp, #20
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	4603      	mov	r3, r0
 8007b94:	6039      	str	r1, [r7, #0]
 8007b96:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 8007b9c:	e00a      	b.n	8007bb4 <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 8007b9e:	89fb      	ldrh	r3, [r7, #14]
 8007ba0:	021b      	lsls	r3, r3, #8
 8007ba2:	b21a      	sxth	r2, r3
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	1c59      	adds	r1, r3, #1
 8007ba8:	6039      	str	r1, [r7, #0]
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	b21b      	sxth	r3, r3
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	b21b      	sxth	r3, r3
 8007bb2:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 8007bb4:	88fb      	ldrh	r3, [r7, #6]
 8007bb6:	1e5a      	subs	r2, r3, #1
 8007bb8:	80fa      	strh	r2, [r7, #6]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d1ef      	bne.n	8007b9e <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 8007bbe:	89fb      	ldrh	r3, [r7, #14]
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3714      	adds	r7, #20
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b085      	sub	sp, #20
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	603a      	str	r2, [r7, #0]
 8007bd6:	80fb      	strh	r3, [r7, #6]
 8007bd8:	460b      	mov	r3, r1
 8007bda:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 8007be0:	2300      	movs	r3, #0
 8007be2:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 8007be4:	88fb      	ldrh	r3, [r7, #6]
 8007be6:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 8007be8:	2300      	movs	r3, #0
 8007bea:	81fb      	strh	r3, [r7, #14]
 8007bec:	e00f      	b.n	8007c0e <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8007bee:	88ba      	ldrh	r2, [r7, #4]
 8007bf0:	89fb      	ldrh	r3, [r7, #14]
 8007bf2:	1ad3      	subs	r3, r2, r3
 8007bf4:	3b01      	subs	r3, #1
 8007bf6:	683a      	ldr	r2, [r7, #0]
 8007bf8:	4413      	add	r3, r2
 8007bfa:	89ba      	ldrh	r2, [r7, #12]
 8007bfc:	b2d2      	uxtb	r2, r2
 8007bfe:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8007c00:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007c04:	121b      	asrs	r3, r3, #8
 8007c06:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 8007c08:	89fb      	ldrh	r3, [r7, #14]
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	81fb      	strh	r3, [r7, #14]
 8007c0e:	89fa      	ldrh	r2, [r7, #14]
 8007c10:	88bb      	ldrh	r3, [r7, #4]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d3eb      	bcc.n	8007bee <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 8007c16:	bf00      	nop
 8007c18:	bf00      	nop
 8007c1a:	3714      	adds	r7, #20
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	6039      	str	r1, [r7, #0]
 8007c2e:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 8007c30:	2300      	movs	r3, #0
 8007c32:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	b25b      	sxtb	r3, r3
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	da0e      	bge.n	8007c5c <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 8007c3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007c42:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 8007c44:	e00a      	b.n	8007c5c <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 8007c46:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007c4a:	021b      	lsls	r3, r3, #8
 8007c4c:	b21a      	sxth	r2, r3
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	1c59      	adds	r1, r3, #1
 8007c52:	6039      	str	r1, [r7, #0]
 8007c54:	781b      	ldrb	r3, [r3, #0]
 8007c56:	b21b      	sxth	r3, r3
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 8007c5c:	88fb      	ldrh	r3, [r7, #6]
 8007c5e:	1e5a      	subs	r2, r3, #1
 8007c60:	80fa      	strh	r2, [r7, #6]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d1ef      	bne.n	8007c46 <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 8007c66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3714      	adds	r7, #20
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr

08007c76 <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007c76:	b480      	push	{r7}
 8007c78:	b087      	sub	sp, #28
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	60f8      	str	r0, [r7, #12]
 8007c7e:	460b      	mov	r3, r1
 8007c80:	607a      	str	r2, [r7, #4]
 8007c82:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8007c84:	2300      	movs	r3, #0
 8007c86:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 8007c90:	2300      	movs	r3, #0
 8007c92:	82fb      	strh	r3, [r7, #22]
 8007c94:	e00e      	b.n	8007cb4 <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8007c96:	897a      	ldrh	r2, [r7, #10]
 8007c98:	8afb      	ldrh	r3, [r7, #22]
 8007c9a:	1ad3      	subs	r3, r2, r3
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	4413      	add	r3, r2
 8007ca2:	693a      	ldr	r2, [r7, #16]
 8007ca4:	b2d2      	uxtb	r2, r2
 8007ca6:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	0a1b      	lsrs	r3, r3, #8
 8007cac:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 8007cae:	8afb      	ldrh	r3, [r7, #22]
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	82fb      	strh	r3, [r7, #22]
 8007cb4:	8afa      	ldrh	r2, [r7, #22]
 8007cb6:	897b      	ldrh	r3, [r7, #10]
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d3ec      	bcc.n	8007c96 <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 8007cbc:	bf00      	nop
 8007cbe:	bf00      	nop
 8007cc0:	371c      	adds	r7, #28
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr

08007cca <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007cca:	b480      	push	{r7}
 8007ccc:	b085      	sub	sp, #20
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	6039      	str	r1, [r7, #0]
 8007cd4:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	60fb      	str	r3, [r7, #12]

	while (count-- > 0) {
 8007cda:	e007      	b.n	8007cec <VL53L1_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	021a      	lsls	r2, r3, #8
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	1c59      	adds	r1, r3, #1
 8007ce4:	6039      	str	r1, [r7, #0]
 8007ce6:	781b      	ldrb	r3, [r3, #0]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 8007cec:	88fb      	ldrh	r3, [r7, #6]
 8007cee:	1e5a      	subs	r2, r3, #1
 8007cf0:	80fa      	strh	r2, [r7, #6]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d1f2      	bne.n	8007cdc <VL53L1_i2c_decode_uint32_t+0x12>
	}

	return value;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3714      	adds	r7, #20
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b085      	sub	sp, #20
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	6039      	str	r1, [r7, #0]
 8007d0e:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int32_t    value = 0x00;
 8007d10:	2300      	movs	r3, #0
 8007d12:	60fb      	str	r3, [r7, #12]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	b25b      	sxtb	r3, r3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	da0b      	bge.n	8007d36 <VL53L1_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 8007d1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007d22:	60fb      	str	r3, [r7, #12]
	}

	while (count-- > 0) {
 8007d24:	e007      	b.n	8007d36 <VL53L1_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	021a      	lsls	r2, r3, #8
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	1c59      	adds	r1, r3, #1
 8007d2e:	6039      	str	r1, [r7, #0]
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 8007d36:	88fb      	ldrh	r3, [r7, #6]
 8007d38:	1e5a      	subs	r2, r3, #1
 8007d3a:	80fa      	strh	r2, [r7, #6]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d1f2      	bne.n	8007d26 <VL53L1_i2c_decode_int32_t+0x22>
	}

	return value;
 8007d40:	68fb      	ldr	r3, [r7, #12]
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3714      	adds	r7, #20
 8007d46:	46bd      	mov	sp, r7
 8007d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4c:	4770      	bx	lr

08007d4e <VL53L1_set_powerforce_register>:


VL53L1_Error VL53L1_set_powerforce_register(
	VL53L1_DEV    Dev,
	uint8_t       value)
{
 8007d4e:	b580      	push	{r7, lr}
 8007d50:	b084      	sub	sp, #16
 8007d52:	af00      	add	r7, sp, #0
 8007d54:	6078      	str	r0, [r7, #4]
 8007d56:	460b      	mov	r3, r1
 8007d58:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set power force register
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.power_management__go1_power_force = value;
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	78fa      	ldrb	r2, [r7, #3]
 8007d66:	f883 21c8 	strb.w	r2, [r3, #456]	@ 0x1c8

	status = VL53L1_WrByte(
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	f893 31c8 	ldrb.w	r3, [r3, #456]	@ 0x1c8
 8007d70:	461a      	mov	r2, r3
 8007d72:	2183      	movs	r1, #131	@ 0x83
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f001 fd7d 	bl	8009874 <VL53L1_WrByte>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_POWER_MANAGEMENT__GO1_POWER_FORCE,
			pdev->sys_ctrl.power_management__go1_power_force);

	return status;
 8007d7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3710      	adds	r7, #16
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}

08007d8a <VL53L1_enable_powerforce>:


VL53L1_Error VL53L1_enable_powerforce(
	VL53L1_DEV    Dev)
{
 8007d8a:	b580      	push	{r7, lr}
 8007d8c:	b084      	sub	sp, #16
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
	/*
	 * Enable power force
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8007d92:	2300      	movs	r3, #0
 8007d94:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53L1_set_powerforce_register(Dev, 0x01);
 8007d96:	2101      	movs	r1, #1
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7ff ffd8 	bl	8007d4e <VL53L1_set_powerforce_register>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 8007da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b086      	sub	sp, #24
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	4603      	mov	r3, r0
 8007db6:	460a      	mov	r2, r1
 8007db8:	80fb      	strh	r3, [r7, #6]
 8007dba:	4613      	mov	r3, r2
 8007dbc:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 8007dca:	88fb      	ldrh	r3, [r7, #6]
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f000 faa7 	bl	8008320 <VL53L1_calc_pll_period_us>
 8007dd2:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 8007dd4:	797b      	ldrb	r3, [r7, #5]
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f000 fab6 	bl	8008348 <VL53L1_decode_vcsel_period>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	4613      	mov	r3, r2
 8007de4:	00db      	lsls	r3, r3, #3
 8007de6:	4413      	add	r3, r2
 8007de8:	021b      	lsls	r3, r3, #8
 8007dea:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	099b      	lsrs	r3, r3, #6
 8007df0:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 8007df2:	7cfa      	ldrb	r2, [r7, #19]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	fb02 f303 	mul.w	r3, r2, r3
 8007dfa:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	099b      	lsrs	r3, r3, #6
 8007e00:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 8007e02:	68fb      	ldr	r3, [r7, #12]
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3718      	adds	r7, #24
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b089      	sub	sp, #36	@ 0x24
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	4608      	mov	r0, r1
 8007e16:	4611      	mov	r1, r2
 8007e18:	461a      	mov	r2, r3
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	817b      	strh	r3, [r7, #10]
 8007e1e:	460b      	mov	r3, r1
 8007e20:	813b      	strh	r3, [r7, #8]
 8007e22:	4613      	mov	r3, r2
 8007e24:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 8007e26:	2300      	movs	r3, #0
 8007e28:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 8007e32:	2300      	movs	r3, #0
 8007e34:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 8007e36:	2300      	movs	r3, #0
 8007e38:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	011b      	lsls	r3, r3, #4
 8007e3e:	4a23      	ldr	r2, [pc, #140]	@ (8007ecc <VL53L1_calc_range_ignore_threshold+0xc0>)
 8007e40:	fb82 1203 	smull	r1, r2, r2, r3
 8007e44:	1192      	asrs	r2, r2, #6
 8007e46:	17db      	asrs	r3, r3, #31
 8007e48:	1ad3      	subs	r3, r2, r3
 8007e4a:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 8007e4c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	da03      	bge.n	8007e5c <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 8007e54:	897b      	ldrh	r3, [r7, #10]
 8007e56:	425b      	negs	r3, r3
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 8007e5c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	da03      	bge.n	8007e6c <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 8007e64:	893b      	ldrh	r3, [r7, #8]
 8007e66:	425b      	negs	r3, r3
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 8007e6c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8007e70:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8007e74:	4413      	add	r3, r2
 8007e76:	015b      	lsls	r3, r3, #5
 8007e78:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	4a13      	ldr	r2, [pc, #76]	@ (8007ecc <VL53L1_calc_range_ignore_threshold+0xc0>)
 8007e7e:	fb82 1203 	smull	r1, r2, r2, r3
 8007e82:	1192      	asrs	r2, r2, #6
 8007e84:	17db      	asrs	r3, r3, #31
 8007e86:	1ad3      	subs	r3, r2, r3
 8007e88:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 8007e8a:	697a      	ldr	r2, [r7, #20]
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	4413      	add	r3, r2
 8007e90:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 8007e92:	79fa      	ldrb	r2, [r7, #7]
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	fb02 f303 	mul.w	r3, r2, r3
 8007e9a:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	3310      	adds	r3, #16
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	da00      	bge.n	8007ea6 <VL53L1_calc_range_ignore_threshold+0x9a>
 8007ea4:	331f      	adds	r3, #31
 8007ea6:	115b      	asrs	r3, r3, #5
 8007ea8:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007eb0:	db03      	blt.n	8007eba <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 8007eb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007eb6:	83fb      	strh	r3, [r7, #30]
 8007eb8:	e001      	b.n	8007ebe <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 8007ebe:	8bfb      	ldrh	r3, [r7, #30]
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3724      	adds	r7, #36	@ 0x24
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr
 8007ecc:	10624dd3 	.word	0x10624dd3

08007ed0 <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b085      	sub	sp, #20
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 8007eda:	2300      	movs	r3, #0
 8007edc:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	031a      	lsls	r2, r3, #12
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	085b      	lsrs	r3, r3, #1
 8007ee6:	441a      	add	r2, r3
	timeout_mclks   =
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eee:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3714      	adds	r7, #20
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 8007efe:	b580      	push	{r7, lr}
 8007f00:	b084      	sub	sp, #16
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
 8007f06:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);
 8007f10:	6839      	ldr	r1, [r7, #0]
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f7ff ffdc 	bl	8007ed0 <VL53L1_calc_timeout_mclks>
 8007f18:	60f8      	str	r0, [r7, #12]

	timeout_encoded =
		VL53L1_encode_timeout(timeout_mclks);
 8007f1a:	68f8      	ldr	r0, [r7, #12]
 8007f1c:	f000 f860 	bl	8007fe0 <VL53L1_encode_timeout>
 8007f20:	4603      	mov	r3, r0
 8007f22:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 8007f24:	897b      	ldrh	r3, [r7, #10]
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3710      	adds	r7, #16
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}

08007f2e <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 8007f2e:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8007f32:	b087      	sub	sp, #28
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 8007f3a:	2100      	movs	r1, #0
 8007f3c:	6179      	str	r1, [r7, #20]
	uint64_t tmp            = 0;
 8007f3e:	f04f 0000 	mov.w	r0, #0
 8007f42:	f04f 0100 	mov.w	r1, #0
 8007f46:	e9c7 0102 	strd	r0, r1, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 8007f4a:	6879      	ldr	r1, [r7, #4]
 8007f4c:	2000      	movs	r0, #0
 8007f4e:	4688      	mov	r8, r1
 8007f50:	4681      	mov	r9, r0
 8007f52:	6839      	ldr	r1, [r7, #0]
 8007f54:	2000      	movs	r0, #0
 8007f56:	460c      	mov	r4, r1
 8007f58:	4605      	mov	r5, r0
 8007f5a:	fb04 f009 	mul.w	r0, r4, r9
 8007f5e:	fb08 f105 	mul.w	r1, r8, r5
 8007f62:	4401      	add	r1, r0
 8007f64:	fba8 2304 	umull	r2, r3, r8, r4
 8007f68:	4419      	add	r1, r3
 8007f6a:	460b      	mov	r3, r1
 8007f6c:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8007f70:	e9c7 2302 	strd	r2, r3, [r7, #8]
	tmp += 0x00800;
 8007f74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f78:	f512 6a00 	adds.w	sl, r2, #2048	@ 0x800
 8007f7c:	f143 0b00 	adc.w	fp, r3, #0
 8007f80:	e9c7 ab02 	strd	sl, fp, [r7, #8]
	tmp  = tmp >> 12;
 8007f84:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f88:	f04f 0200 	mov.w	r2, #0
 8007f8c:	f04f 0300 	mov.w	r3, #0
 8007f90:	0b02      	lsrs	r2, r0, #12
 8007f92:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8007f96:	0b0b      	lsrs	r3, r1, #12
 8007f98:	e9c7 2302 	strd	r2, r3, [r7, #8]

	timeout_us = (uint32_t)tmp;
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 8007fa0:	697b      	ldr	r3, [r7, #20]
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	371c      	adds	r7, #28
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8007fac:	4770      	bx	lr

08007fae <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 8007fae:	b580      	push	{r7, lr}
 8007fb0:	b084      	sub	sp, #16
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	6039      	str	r1, [r7, #0]
 8007fb8:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
		VL53L1_decode_timeout(timeout_encoded);
 8007fc2:	88fb      	ldrh	r3, [r7, #6]
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f000 f835 	bl	8008034 <VL53L1_decode_timeout>
 8007fca:	60f8      	str	r0, [r7, #12]

	timeout_us    =
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);
 8007fcc:	6839      	ldr	r1, [r7, #0]
 8007fce:	68f8      	ldr	r0, [r7, #12]
 8007fd0:	f7ff ffad 	bl	8007f2e <VL53L1_calc_timeout_us>
 8007fd4:	60b8      	str	r0, [r7, #8]

	LOG_FUNCTION_END(0);

	return timeout_us;
 8007fd6:	68bb      	ldr	r3, [r7, #8]
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3710      	adds	r7, #16
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b087      	sub	sp, #28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8007fec:	2300      	movs	r3, #0
 8007fee:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d015      	beq.n	8008026 <VL53L1_encode_timeout+0x46>
		ls_byte = timeout_mclks - 1;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	3b01      	subs	r3, #1
 8007ffe:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8008000:	e005      	b.n	800800e <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	085b      	lsrs	r3, r3, #1
 8008006:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8008008:	89fb      	ldrh	r3, [r7, #14]
 800800a:	3301      	adds	r3, #1
 800800c:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	2bff      	cmp	r3, #255	@ 0xff
 8008012:	d8f6      	bhi.n	8008002 <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8008014:	89fb      	ldrh	r3, [r7, #14]
 8008016:	021b      	lsls	r3, r3, #8
 8008018:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	b29b      	uxth	r3, r3
 800801e:	b2db      	uxtb	r3, r3
 8008020:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8008022:	4413      	add	r3, r2
 8008024:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8008026:	8afb      	ldrh	r3, [r7, #22]
}
 8008028:	4618      	mov	r0, r3
 800802a:	371c      	adds	r7, #28
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr

08008034 <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
 800803a:	4603      	mov	r3, r0
 800803c:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800803e:	2300      	movs	r3, #0
 8008040:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008042:	88fb      	ldrh	r3, [r7, #6]
 8008044:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8008046:	88fa      	ldrh	r2, [r7, #6]
 8008048:	0a12      	lsrs	r2, r2, #8
 800804a:	b292      	uxth	r2, r2
 800804c:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800804e:	3301      	adds	r3, #1
 8008050:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8008052:	68fb      	ldr	r3, [r7, #12]
}
 8008054:	4618      	mov	r0, r3
 8008056:	3714      	adds	r7, #20
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b088      	sub	sp, #32
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	607a      	str	r2, [r7, #4]
 800806c:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800806e:	2300      	movs	r3, #0
 8008070:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 8008072:	2300      	movs	r3, #0
 8008074:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 8008076:	2300      	movs	r3, #0
 8008078:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 800807a:	2300      	movs	r3, #0
 800807c:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 800807e:	887b      	ldrh	r3, [r7, #2]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d102      	bne.n	800808a <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8008084:	23f1      	movs	r3, #241	@ 0xf1
 8008086:	77fb      	strb	r3, [r7, #31]
 8008088:	e05d      	b.n	8008146 <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800808a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800808c:	799a      	ldrb	r2, [r3, #6]
 800808e:	887b      	ldrh	r3, [r7, #2]
 8008090:	4611      	mov	r1, r2
 8008092:	4618      	mov	r0, r3
 8008094:	f7ff fe8b 	bl	8007dae <VL53L1_calc_macro_period_us>
 8008098:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
			VL53L1_calc_timeout_mclks(
 800809a:	6979      	ldr	r1, [r7, #20]
 800809c:	68f8      	ldr	r0, [r7, #12]
 800809e:	f7ff ff17 	bl	8007ed0 <VL53L1_calc_timeout_mclks>
 80080a2:	61b8      	str	r0, [r7, #24]
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 80080a4:	69bb      	ldr	r3, [r7, #24]
 80080a6:	2bff      	cmp	r3, #255	@ 0xff
 80080a8:	d901      	bls.n	80080ae <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 80080aa:	23ff      	movs	r3, #255	@ 0xff
 80080ac:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 80080b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b4:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 80080b6:	6979      	ldr	r1, [r7, #20]
 80080b8:	68b8      	ldr	r0, [r7, #8]
 80080ba:	f7ff ff20 	bl	8007efe <VL53L1_calc_encoded_timeout>
 80080be:	4603      	mov	r3, r0
 80080c0:	827b      	strh	r3, [r7, #18]
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 80080c2:	8a7b      	ldrh	r3, [r7, #18]
 80080c4:	0a1b      	lsrs	r3, r3, #8
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 80080ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080cc:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 80080ce:	8a7b      	ldrh	r3, [r7, #18]
 80080d0:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 80080d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d4:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 80080d6:	6979      	ldr	r1, [r7, #20]
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f7ff ff10 	bl	8007efe <VL53L1_calc_encoded_timeout>
 80080de:	4603      	mov	r3, r0
 80080e0:	827b      	strh	r3, [r7, #18]
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 80080e2:	8a7b      	ldrh	r3, [r7, #18]
 80080e4:	0a1b      	lsrs	r3, r3, #8
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 80080ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ec:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 80080ee:	8a7b      	ldrh	r3, [r7, #18]
 80080f0:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 80080f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f4:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 80080f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f8:	7a5a      	ldrb	r2, [r3, #9]
 80080fa:	887b      	ldrh	r3, [r7, #2]
 80080fc:	4611      	mov	r1, r2
 80080fe:	4618      	mov	r0, r3
 8008100:	f7ff fe55 	bl	8007dae <VL53L1_calc_macro_period_us>
 8008104:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
				VL53L1_calc_encoded_timeout(
 8008106:	6979      	ldr	r1, [r7, #20]
 8008108:	68b8      	ldr	r0, [r7, #8]
 800810a:	f7ff fef8 	bl	8007efe <VL53L1_calc_encoded_timeout>
 800810e:	4603      	mov	r3, r0
 8008110:	827b      	strh	r3, [r7, #18]
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8008112:	8a7b      	ldrh	r3, [r7, #18]
 8008114:	0a1b      	lsrs	r3, r3, #8
 8008116:	b29b      	uxth	r3, r3
 8008118:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 800811a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800811c:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800811e:	8a7b      	ldrh	r3, [r7, #18]
 8008120:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 8008122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008124:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 8008126:	6979      	ldr	r1, [r7, #20]
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f7ff fee8 	bl	8007efe <VL53L1_calc_encoded_timeout>
 800812e:	4603      	mov	r3, r0
 8008130:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8008132:	8a7b      	ldrh	r3, [r7, #18]
 8008134:	0a1b      	lsrs	r3, r3, #8
 8008136:	b29b      	uxth	r3, r3
 8008138:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 800813a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800813c:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800813e:	8a7b      	ldrh	r3, [r7, #18]
 8008140:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 8008142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008144:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 8008146:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800814a:	4618      	mov	r0, r3
 800814c:	3720      	adds	r7, #32
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 8008152:	b480      	push	{r7}
 8008154:	b083      	sub	sp, #12
 8008156:	af00      	add	r7, sp, #0
 8008158:	4603      	mov	r3, r0
 800815a:	603a      	str	r2, [r7, #0]
 800815c:	71fb      	strb	r3, [r7, #7]
 800815e:	460b      	mov	r3, r1
 8008160:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 8008162:	79fb      	ldrb	r3, [r7, #7]
 8008164:	2b07      	cmp	r3, #7
 8008166:	d90a      	bls.n	800817e <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 8008168:	79bb      	ldrb	r3, [r7, #6]
 800816a:	00db      	lsls	r3, r3, #3
 800816c:	b2da      	uxtb	r2, r3
 800816e:	79fb      	ldrb	r3, [r7, #7]
 8008170:	1ad3      	subs	r3, r2, r3
 8008172:	b2db      	uxtb	r3, r3
 8008174:	3b71      	subs	r3, #113	@ 0x71
 8008176:	b2da      	uxtb	r2, r3
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 800817c:	e00a      	b.n	8008194 <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 800817e:	79bb      	ldrb	r3, [r7, #6]
 8008180:	f1c3 030f 	rsb	r3, r3, #15
 8008184:	b2db      	uxtb	r3, r3
 8008186:	00db      	lsls	r3, r3, #3
 8008188:	b2da      	uxtb	r2, r3
 800818a:	79fb      	ldrb	r3, [r7, #7]
 800818c:	4413      	add	r3, r2
 800818e:	b2da      	uxtb	r2, r3
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	701a      	strb	r2, [r3, #0]
}
 8008194:	bf00      	nop
 8008196:	370c      	adds	r7, #12
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr

080081a0 <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b085      	sub	sp, #20
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	4603      	mov	r3, r0
 80081a8:	60b9      	str	r1, [r7, #8]
 80081aa:	607a      	str	r2, [r7, #4]
 80081ac:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 80081ae:	7bfb      	ldrb	r3, [r7, #15]
 80081b0:	091b      	lsrs	r3, r3, #4
 80081b2:	b2da      	uxtb	r2, r3
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 80081b8:	7bfb      	ldrb	r3, [r7, #15]
 80081ba:	f003 030f 	and.w	r3, r3, #15
 80081be:	b2da      	uxtb	r2, r3
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	701a      	strb	r2, [r3, #0]

}
 80081c4:	bf00      	nop
 80081c6:	3714      	adds	r7, #20
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr

080081d0 <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b083      	sub	sp, #12
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	4603      	mov	r3, r0
 80081d8:	603a      	str	r2, [r7, #0]
 80081da:	71fb      	strb	r3, [r7, #7]
 80081dc:	460b      	mov	r3, r1
 80081de:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 80081e0:	79bb      	ldrb	r3, [r7, #6]
 80081e2:	011b      	lsls	r3, r3, #4
 80081e4:	b2da      	uxtb	r2, r3
 80081e6:	79fb      	ldrb	r3, [r7, #7]
 80081e8:	4413      	add	r3, r2
 80081ea:	b2da      	uxtb	r2, r3
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	701a      	strb	r2, [r3, #0]

}
 80081f0:	bf00      	nop
 80081f2:	370c      	adds	r7, #12
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8008204:	2300      	movs	r3, #0
 8008206:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	2203      	movs	r2, #3
 8008210:	f883 22e4 	strb.w	r2, [r3, #740]	@ 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	2200      	movs	r2, #0
 8008218:	f883 22e5 	strb.w	r2, [r3, #741]	@ 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	2200      	movs	r2, #0
 8008228:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	2200      	movs	r2, #0
 8008230:	f883 22e8 	strb.w	r2, [r3, #744]	@ 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	2200      	movs	r2, #0
 8008238:	f883 22e9 	strb.w	r2, [r3, #745]	@ 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	2200      	movs	r2, #0
 8008240:	f883 22ea 	strb.w	r2, [r3, #746]	@ 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	2200      	movs	r2, #0
 8008248:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	2200      	movs	r2, #0
 8008250:	f8a3 22f0 	strh.w	r2, [r3, #752]	@ 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 8008254:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008258:	4618      	mov	r0, r3
 800825a:	3714      	adds	r7, #20
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 8008264:	b480      	push	{r7}
 8008266:	b087      	sub	sp, #28
 8008268:	af00      	add	r7, sp, #0
 800826a:	60f8      	str	r0, [r7, #12]
 800826c:	60b9      	str	r1, [r7, #8]
 800826e:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8008270:	2300      	movs	r3, #0
 8008272:	75fb      	strb	r3, [r7, #23]
	SUPPRESS_UNUSED_WARNING(pgeneral);

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2200      	movs	r2, #0
 800827e:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	229b      	movs	r2, #155	@ 0x9b
 8008284:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	LOG_FUNCTION_END(status);

	return status;
 8008286:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800828a:	4618      	mov	r0, r3
 800828c:	371c      	adds	r7, #28
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 8008296:	b480      	push	{r7}
 8008298:	b085      	sub	sp, #20
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
	/*
	 * Setup ranges after the first one in low power auto mode by turning
	 * off FW calibration steps and programming static values
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80082a2:	2300      	movs	r3, #0
 80082a4:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	f893 2163 	ldrb.w	r2, [r3, #355]	@ 0x163
	pdev->low_power_auto_data.saved_vhv_init =
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f883 22e8 	strb.w	r2, [r3, #744]	@ 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f893 2160 	ldrb.w	r2, [r3, #352]	@ 0x160
	pdev->low_power_auto_data.saved_vhv_timeout =
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f883 22e9 	strb.w	r2, [r3, #745]	@ 0x2e9

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f893 3163 	ldrb.w	r3, [r3, #355]	@ 0x163
 80082c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082c8:	b2da      	uxtb	r2, r3
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 80082d6:	f003 0303 	and.w	r3, r3, #3
 80082da:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	f893 32e4 	ldrb.w	r3, [r3, #740]	@ 0x2e4
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 80082e6:	4413      	add	r3, r2
 80082e8:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 218d 	strb.w	r2, [r3, #397]	@ 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f893 22ae 	ldrb.w	r2, [r3, #686]	@ 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f883 22ea 	strb.w	r2, [r3, #746]	@ 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f893 22ea 	ldrb.w	r2, [r3, #746]	@ 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f883 2187 	strb.w	r2, [r3, #391]	@ 0x187

	LOG_FUNCTION_END(status);

	return status;
 8008310:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8008314:	4618      	mov	r0, r3
 8008316:	3714      	adds	r7, #20
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 8008320:	b480      	push	{r7}
 8008322:	b085      	sub	sp, #20
 8008324:	af00      	add	r7, sp, #0
 8008326:	4603      	mov	r3, r0
 8008328:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 800832a:	2300      	movs	r3, #0
 800832c:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 800832e:	88fb      	ldrh	r3, [r7, #6]
 8008330:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8008334:	fb92 f3f3 	sdiv	r3, r2, r3
 8008338:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 800833a:	68fb      	ldr	r3, [r7, #12]
}
 800833c:	4618      	mov	r0, r3
 800833e:	3714      	adds	r7, #20
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr

08008348 <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8008348:	b480      	push	{r7}
 800834a:	b085      	sub	sp, #20
 800834c:	af00      	add	r7, sp, #0
 800834e:	4603      	mov	r3, r0
 8008350:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8008352:	2300      	movs	r3, #0
 8008354:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8008356:	79fb      	ldrb	r3, [r7, #7]
 8008358:	3301      	adds	r3, #1
 800835a:	b2db      	uxtb	r3, r3
 800835c:	005b      	lsls	r3, r3, #1
 800835e:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8008360:	7bfb      	ldrb	r3, [r7, #15]
}
 8008362:	4618      	mov	r0, r3
 8008364:	3714      	adds	r7, #20
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr

0800836e <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 800836e:	b480      	push	{r7}
 8008370:	b085      	sub	sp, #20
 8008372:	af00      	add	r7, sp, #0
 8008374:	4603      	mov	r3, r0
 8008376:	60b9      	str	r1, [r7, #8]
 8008378:	607a      	str	r2, [r7, #4]
 800837a:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 800837c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008380:	2b00      	cmp	r3, #0
 8008382:	da10      	bge.n	80083a6 <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 8008384:	7bfb      	ldrb	r3, [r7, #15]
 8008386:	43db      	mvns	r3, r3
 8008388:	b2db      	uxtb	r3, r3
 800838a:	f003 0307 	and.w	r3, r3, #7
 800838e:	b2db      	uxtb	r3, r3
 8008390:	3308      	adds	r3, #8
 8008392:	b2da      	uxtb	r2, r3
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 8008398:	7bfb      	ldrb	r3, [r7, #15]
 800839a:	3b80      	subs	r3, #128	@ 0x80
 800839c:	10db      	asrs	r3, r3, #3
 800839e:	b2da      	uxtb	r2, r3
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 80083a4:	e00c      	b.n	80083c0 <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 80083a6:	7bfb      	ldrb	r3, [r7, #15]
 80083a8:	f003 0307 	and.w	r3, r3, #7
 80083ac:	b2da      	uxtb	r2, r3
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 80083b2:	7bfb      	ldrb	r3, [r7, #15]
 80083b4:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 80083b8:	10db      	asrs	r3, r3, #3
 80083ba:	b2da      	uxtb	r2, r3
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	701a      	strb	r2, [r3, #0]
}
 80083c0:	bf00      	nop
 80083c2:	3714      	adds	r7, #20
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr

080083cc <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b086      	sub	sp, #24
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	460b      	mov	r3, r1
 80083d6:	607a      	str	r2, [r7, #4]
 80083d8:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80083da:	2300      	movs	r3, #0
 80083dc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80083de:	897b      	ldrh	r3, [r7, #10]
 80083e0:	2b0a      	cmp	r3, #10
 80083e2:	d802      	bhi.n	80083ea <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80083e4:	f06f 0309 	mvn.w	r3, #9
 80083e8:	e047      	b.n	800847a <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083f2:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 8008400:	f002 020f 	and.w	r2, r2, #15
 8008404:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 8008406:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 8008410:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008414:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8008416:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 8008420:	f002 0203 	and.w	r2, r2, #3
 8008424:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8008426:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 8008430:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008434:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8008436:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	88d8      	ldrh	r0, [r3, #6]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	3305      	adds	r3, #5
 8008440:	461a      	mov	r2, r3
 8008442:	2102      	movs	r1, #2
 8008444:	f7ff fb77 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 800844c:	68fa      	ldr	r2, [r7, #12]
 800844e:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 8008450:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 8008456:	68fa      	ldr	r2, [r7, #12]
 8008458:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800845a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 8008464:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008468:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800846a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 8008474:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8008476:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800847a:	4618      	mov	r0, r3
 800847c:	3718      	adds	r7, #24
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}

08008482 <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 8008482:	b580      	push	{r7, lr}
 8008484:	b086      	sub	sp, #24
 8008486:	af00      	add	r7, sp, #0
 8008488:	4603      	mov	r3, r0
 800848a:	60b9      	str	r1, [r7, #8]
 800848c:	607a      	str	r2, [r7, #4]
 800848e:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008490:	2300      	movs	r3, #0
 8008492:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8008494:	89fb      	ldrh	r3, [r7, #14]
 8008496:	2b0a      	cmp	r3, #10
 8008498:	d802      	bhi.n	80084a0 <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800849a:	f06f 0309 	mvn.w	r3, #9
 800849e:	e046      	b.n	800852e <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084a8:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	3301      	adds	r3, #1
 80084b2:	781b      	ldrb	r3, [r3, #0]
 80084b4:	f003 030f 	and.w	r3, r3, #15
 80084b8:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	3302      	adds	r3, #2
 80084c2:	781b      	ldrb	r3, [r3, #0]
 80084c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084c8:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	3303      	adds	r3, #3
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	f003 0303 	and.w	r3, r3, #3
 80084d8:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	3304      	adds	r3, #4
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084e8:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	3305      	adds	r3, #5
 80084f2:	4619      	mov	r1, r3
 80084f4:	2002      	movs	r0, #2
 80084f6:	f7ff fb49 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 80084fa:	4603      	mov	r3, r0
 80084fc:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	79da      	ldrb	r2, [r3, #7]
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	7a1a      	ldrb	r2, [r3, #8]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	3309      	adds	r3, #9
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800851c:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	7a9a      	ldrb	r2, [r3, #10]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 800852a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800852e:	4618      	mov	r0, r3
 8008530:	3718      	adds	r7, #24
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}

08008536 <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 8008536:	b580      	push	{r7, lr}
 8008538:	b086      	sub	sp, #24
 800853a:	af00      	add	r7, sp, #0
 800853c:	6078      	str	r0, [r7, #4]
 800853e:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008540:	2300      	movs	r3, #0
 8008542:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8008544:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d108      	bne.n	800855e <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800854c:	f107 020c 	add.w	r2, r7, #12
 8008550:	230b      	movs	r3, #11
 8008552:	2101      	movs	r1, #1
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f001 f957 	bl	8009808 <VL53L1_ReadMulti>
 800855a:	4603      	mov	r3, r0
 800855c:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800855e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d108      	bne.n	8008578 <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 8008566:	f107 030c 	add.w	r3, r7, #12
 800856a:	683a      	ldr	r2, [r7, #0]
 800856c:	4619      	mov	r1, r3
 800856e:	200b      	movs	r0, #11
 8008570:	f7ff ff87 	bl	8008482 <VL53L1_i2c_decode_static_nvm_managed>
 8008574:	4603      	mov	r3, r0
 8008576:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 8008578:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800857c:	4618      	mov	r0, r3
 800857e:	3718      	adds	r7, #24
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b086      	sub	sp, #24
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	460b      	mov	r3, r1
 800858e:	607a      	str	r2, [r7, #4]
 8008590:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008592:	2300      	movs	r3, #0
 8008594:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8008596:	897b      	ldrh	r3, [r7, #10]
 8008598:	2b16      	cmp	r3, #22
 800859a:	d802      	bhi.n	80085a2 <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800859c:	f06f 0309 	mvn.w	r3, #9
 80085a0:	e076      	b.n	8008690 <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 80085b2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 80085bc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 80085c2:	68fa      	ldr	r2, [r7, #12]
 80085c4:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 80085c6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 80085cc:	68fa      	ldr	r2, [r7, #12]
 80085ce:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 80085d0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 80085da:	f002 020f 	and.w	r2, r2, #15
 80085de:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 80085e0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 80085e6:	68fa      	ldr	r2, [r7, #12]
 80085e8:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 80085ea:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 80085f4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80085f8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 80085fa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 8008604:	f002 0203 	and.w	r2, r2, #3
 8008608:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800860a:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	8958      	ldrh	r0, [r3, #10]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	3309      	adds	r3, #9
 8008614:	461a      	mov	r2, r3
 8008616:	2102      	movs	r1, #2
 8008618:	f7ff fa8d 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	330b      	adds	r3, #11
 8008626:	461a      	mov	r2, r3
 8008628:	2102      	movs	r1, #2
 800862a:	f7ff facf 	bl	8007bcc <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	330d      	adds	r3, #13
 8008638:	461a      	mov	r2, r3
 800863a:	2102      	movs	r1, #2
 800863c:	f7ff fac6 	bl	8007bcc <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	8a18      	ldrh	r0, [r3, #16]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	330f      	adds	r3, #15
 8008648:	461a      	mov	r2, r3
 800864a:	2102      	movs	r1, #2
 800864c:	f7ff fa73 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 8008656:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800865a:	b218      	sxth	r0, r3
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	3311      	adds	r3, #17
 8008660:	461a      	mov	r2, r3
 8008662:	2102      	movs	r1, #2
 8008664:	f7ff fab2 	bl	8007bcc <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	3313      	adds	r3, #19
 8008672:	461a      	mov	r2, r3
 8008674:	2102      	movs	r1, #2
 8008676:	f7ff faa9 	bl	8007bcc <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	3315      	adds	r3, #21
 8008684:	461a      	mov	r2, r3
 8008686:	2102      	movs	r1, #2
 8008688:	f7ff faa0 	bl	8007bcc <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 800868c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008690:	4618      	mov	r0, r3
 8008692:	3718      	adds	r7, #24
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b086      	sub	sp, #24
 800869c:	af00      	add	r7, sp, #0
 800869e:	4603      	mov	r3, r0
 80086a0:	60b9      	str	r1, [r7, #8]
 80086a2:	607a      	str	r2, [r7, #4]
 80086a4:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80086a6:	2300      	movs	r3, #0
 80086a8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80086aa:	89fb      	ldrh	r3, [r7, #14]
 80086ac:	2b16      	cmp	r3, #22
 80086ae:	d802      	bhi.n	80086b6 <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80086b0:	f06f 0309 	mvn.w	r3, #9
 80086b4:	e079      	b.n	80087aa <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	785a      	ldrb	r2, [r3, #1]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	789a      	ldrb	r2, [r3, #2]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	78da      	ldrb	r2, [r3, #3]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	791a      	ldrb	r2, [r3, #4]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	3305      	adds	r3, #5
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	f003 030f 	and.w	r3, r3, #15
 80086e8:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	799a      	ldrb	r2, [r3, #6]
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	3307      	adds	r3, #7
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008700:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	3308      	adds	r3, #8
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	f003 0303 	and.w	r3, r3, #3
 8008710:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	3309      	adds	r3, #9
 800871a:	4619      	mov	r1, r3
 800871c:	2002      	movs	r0, #2
 800871e:	f7ff fa35 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008722:	4603      	mov	r3, r0
 8008724:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	330b      	adds	r3, #11
 800872e:	4619      	mov	r1, r3
 8008730:	2002      	movs	r0, #2
 8008732:	f7ff fa77 	bl	8007c24 <VL53L1_i2c_decode_int16_t>
 8008736:	4603      	mov	r3, r0
 8008738:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	330d      	adds	r3, #13
 8008742:	4619      	mov	r1, r3
 8008744:	2002      	movs	r0, #2
 8008746:	f7ff fa6d 	bl	8007c24 <VL53L1_i2c_decode_int16_t>
 800874a:	4603      	mov	r3, r0
 800874c:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	330f      	adds	r3, #15
 8008756:	4619      	mov	r1, r3
 8008758:	2002      	movs	r0, #2
 800875a:	f7ff fa17 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 800875e:	4603      	mov	r3, r0
 8008760:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	3311      	adds	r3, #17
 800876a:	4619      	mov	r1, r3
 800876c:	2002      	movs	r0, #2
 800876e:	f7ff fa59 	bl	8007c24 <VL53L1_i2c_decode_int16_t>
 8008772:	4603      	mov	r3, r0
 8008774:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008778:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	3313      	adds	r3, #19
 8008782:	4619      	mov	r1, r3
 8008784:	2002      	movs	r0, #2
 8008786:	f7ff fa4d 	bl	8007c24 <VL53L1_i2c_decode_int16_t>
 800878a:	4603      	mov	r3, r0
 800878c:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	3315      	adds	r3, #21
 8008796:	4619      	mov	r1, r3
 8008798:	2002      	movs	r0, #2
 800879a:	f7ff fa43 	bl	8007c24 <VL53L1_i2c_decode_int16_t>
 800879e:	4603      	mov	r3, r0
 80087a0:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 80087a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3718      	adds	r7, #24
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b088      	sub	sp, #32
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
 80087ba:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80087bc:	2300      	movs	r3, #0
 80087be:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80087c0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d108      	bne.n	80087da <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 80087c8:	f107 0208 	add.w	r2, r7, #8
 80087cc:	2317      	movs	r3, #23
 80087ce:	210d      	movs	r1, #13
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f001 f819 	bl	8009808 <VL53L1_ReadMulti>
 80087d6:	4603      	mov	r3, r0
 80087d8:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 80087da:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d108      	bne.n	80087f4 <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 80087e2:	f107 0308 	add.w	r3, r7, #8
 80087e6:	683a      	ldr	r2, [r7, #0]
 80087e8:	4619      	mov	r1, r3
 80087ea:	2017      	movs	r0, #23
 80087ec:	f7ff ff54 	bl	8008698 <VL53L1_i2c_decode_customer_nvm_managed>
 80087f0:	4603      	mov	r3, r0
 80087f2:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 80087f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3720      	adds	r7, #32
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b086      	sub	sp, #24
 8008804:	af00      	add	r7, sp, #0
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	460b      	mov	r3, r1
 800880a:	607a      	str	r2, [r7, #4]
 800880c:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800880e:	2300      	movs	r3, #0
 8008810:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8008812:	897b      	ldrh	r3, [r7, #10]
 8008814:	2b1f      	cmp	r3, #31
 8008816:	d802      	bhi.n	800881e <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008818:	f06f 0309 	mvn.w	r3, #9
 800881c:	e0cf      	b.n	80089be <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	881b      	ldrh	r3, [r3, #0]
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	2102      	movs	r1, #2
 8008826:	4618      	mov	r0, r3
 8008828:	f7ff f985 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 8008834:	f002 0201 	and.w	r2, r2, #1
 8008838:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800883a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 8008844:	f002 020f 	and.w	r2, r2, #15
 8008848:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800884a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 8008854:	f002 020f 	and.w	r2, r2, #15
 8008858:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800885a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 8008864:	f002 021f 	and.w	r2, r2, #31
 8008868:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800886a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 8008874:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008878:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800887a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 8008884:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008888:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800888a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 8008894:	f002 0201 	and.w	r2, r2, #1
 8008898:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800889a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 80088a0:	68fa      	ldr	r2, [r7, #12]
 80088a2:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 80088a4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  10) =
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 80088ae:	f002 0201 	and.w	r2, r2, #1
 80088b2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 80088b4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  11) =
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 80088be:	f002 0203 	and.w	r2, r2, #3
 80088c2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 80088c4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  12) =
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 80088ce:	f002 021f 	and.w	r2, r2, #31
 80088d2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 80088d4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  13) =
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 80088de:	f002 0203 	and.w	r2, r2, #3
 80088e2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 80088e4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  14) =
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 80088ee:	f002 0203 	and.w	r2, r2, #3
 80088f2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 80088f4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	7bda      	ldrb	r2, [r3, #15]
	*(pbuffer +  15) =
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 80088fe:	f002 0207 	and.w	r2, r2, #7
 8008902:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 8008904:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	7c1a      	ldrb	r2, [r3, #16]
	*(pbuffer +  16) =
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800890e:	f002 021f 	and.w	r2, r2, #31
 8008912:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 8008914:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	7c5a      	ldrb	r2, [r3, #17]
	*(pbuffer +  17) =
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800891e:	f002 0201 	and.w	r2, r2, #1
 8008922:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 8008924:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800892e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 8008934:	68fa      	ldr	r2, [r7, #12]
 8008936:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 8008938:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8008942:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 8008948:	68fa      	ldr	r2, [r7, #12]
 800894a:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800894c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 8008952:	68fa      	ldr	r2, [r7, #12]
 8008954:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 8008956:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 800895c:	68fa      	ldr	r2, [r7, #12]
 800895e:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 8008960:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	8b18      	ldrh	r0, [r3, #24]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	3318      	adds	r3, #24
 800896a:	461a      	mov	r2, r3
 800896c:	2102      	movs	r1, #2
 800896e:	f7ff f8e2 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 800897a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 8008980:	68fa      	ldr	r2, [r7, #12]
 8008982:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 8008984:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	7f1a      	ldrb	r2, [r3, #28]
	*(pbuffer +  28) =
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 800898e:	f002 020f 	and.w	r2, r2, #15
 8008992:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 8008994:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 800899a:	68fa      	ldr	r2, [r7, #12]
 800899c:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 800899e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	7f9a      	ldrb	r2, [r3, #30]
	*(pbuffer +  30) =
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 80089a8:	f002 020f 	and.w	r2, r2, #15
 80089ac:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 80089ae:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 80089b8:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 80089ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3718      	adds	r7, #24
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}

080089c6 <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 80089c6:	b580      	push	{r7, lr}
 80089c8:	b086      	sub	sp, #24
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	60f8      	str	r0, [r7, #12]
 80089ce:	460b      	mov	r3, r1
 80089d0:	607a      	str	r2, [r7, #4]
 80089d2:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80089d4:	2300      	movs	r3, #0
 80089d6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 80089d8:	897b      	ldrh	r3, [r7, #10]
 80089da:	2b15      	cmp	r3, #21
 80089dc:	d802      	bhi.n	80089e4 <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80089de:	f06f 0309 	mvn.w	r3, #9
 80089e2:	e070      	b.n	8008ac6 <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 80089f0:	68fa      	ldr	r2, [r7, #12]
 80089f2:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 80089f4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 80089fa:	68fa      	ldr	r2, [r7, #12]
 80089fc:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 80089fe:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 8008a08:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008a0c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8008a0e:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 8008a14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a18:	b298      	uxth	r0, r3
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	3304      	adds	r3, #4
 8008a1e:	461a      	mov	r2, r3
 8008a20:	2102      	movs	r1, #2
 8008a22:	f7ff f888 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 8008a2e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008a32:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8008a34:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 8008a3a:	68fa      	ldr	r2, [r7, #12]
 8008a3c:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 8008a3e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 8008a44:	68fa      	ldr	r2, [r7, #12]
 8008a46:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 8008a48:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 8008a52:	f002 0201 	and.w	r2, r2, #1
 8008a56:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8008a58:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  11) =
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 8008a62:	f002 0207 	and.w	r2, r2, #7
 8008a66:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8008a68:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	8998      	ldrh	r0, [r3, #12]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	330c      	adds	r3, #12
 8008a72:	461a      	mov	r2, r3
 8008a74:	2102      	movs	r1, #2
 8008a76:	f7ff f85e 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	89d8      	ldrh	r0, [r3, #14]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	330e      	adds	r3, #14
 8008a82:	461a      	mov	r2, r3
 8008a84:	2102      	movs	r1, #2
 8008a86:	f7ff f856 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	8a18      	ldrh	r0, [r3, #16]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	3310      	adds	r3, #16
 8008a92:	461a      	mov	r2, r3
 8008a94:	2102      	movs	r1, #2
 8008a96:	f7ff f84e 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 8008a9e:	68fa      	ldr	r2, [r7, #12]
 8008aa0:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 8008aa2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 8008aa8:	68fa      	ldr	r2, [r7, #12]
 8008aaa:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 8008aac:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 8008ab2:	68fa      	ldr	r2, [r7, #12]
 8008ab4:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8008ab6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 8008ac0:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8008ac2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3718      	adds	r7, #24
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}

08008ace <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008ace:	b580      	push	{r7, lr}
 8008ad0:	b086      	sub	sp, #24
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	60f8      	str	r0, [r7, #12]
 8008ad6:	460b      	mov	r3, r1
 8008ad8:	607a      	str	r2, [r7, #4]
 8008ada:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008adc:	2300      	movs	r3, #0
 8008ade:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 8008ae0:	897b      	ldrh	r3, [r7, #10]
 8008ae2:	2b16      	cmp	r3, #22
 8008ae4:	d802      	bhi.n	8008aec <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008ae6:	f06f 0309 	mvn.w	r3, #9
 8008aea:	e06e      	b.n	8008bca <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	f003 030f 	and.w	r3, r3, #15
 8008af4:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 8008afe:	68fa      	ldr	r2, [r7, #12]
 8008b00:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8008b02:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8008b0c:	f002 020f 	and.w	r2, r2, #15
 8008b10:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8008b12:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 8008b18:	68fa      	ldr	r2, [r7, #12]
 8008b1a:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 8008b1c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8008b26:	f002 020f 	and.w	r2, r2, #15
 8008b2a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8008b2c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 8008b32:	68fa      	ldr	r2, [r7, #12]
 8008b34:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 8008b36:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 8008b40:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008b44:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8008b46:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8008b50:	f002 020f 	and.w	r2, r2, #15
 8008b54:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8008b56:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 8008b5c:	68fa      	ldr	r2, [r7, #12]
 8008b5e:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 8008b60:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 8008b6a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008b6e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8008b70:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	8958      	ldrh	r0, [r3, #10]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	330a      	adds	r3, #10
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	2102      	movs	r1, #2
 8008b7e:	f7fe ffda 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	8998      	ldrh	r0, [r3, #12]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	330c      	adds	r3, #12
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	2102      	movs	r1, #2
 8008b8e:	f7fe ffd2 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 8008b96:	68fa      	ldr	r2, [r7, #12]
 8008b98:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 8008b9a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 8008ba0:	68fa      	ldr	r2, [r7, #12]
 8008ba2:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 8008ba4:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	6918      	ldr	r0, [r3, #16]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	3312      	adds	r3, #18
 8008bae:	461a      	mov	r2, r3
 8008bb0:	2104      	movs	r1, #4
 8008bb2:	f7ff f860 	bl	8007c76 <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	7d1a      	ldrb	r2, [r3, #20]
	*(pbuffer +  22) =
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 8008bbe:	f002 0201 	and.w	r2, r2, #1
 8008bc2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 8008bc4:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8008bc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3718      	adds	r7, #24
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}

08008bd2 <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b086      	sub	sp, #24
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	60f8      	str	r0, [r7, #12]
 8008bda:	460b      	mov	r3, r1
 8008bdc:	607a      	str	r2, [r7, #4]
 8008bde:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008be0:	2300      	movs	r3, #0
 8008be2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8008be4:	897b      	ldrh	r3, [r7, #10]
 8008be6:	2b11      	cmp	r3, #17
 8008be8:	d802      	bhi.n	8008bf0 <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008bea:	f06f 0309 	mvn.w	r3, #9
 8008bee:	e071      	b.n	8008cd4 <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	f003 0303 	and.w	r3, r3, #3
 8008bf8:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	8858      	ldrh	r0, [r3, #2]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	3301      	adds	r3, #1
 8008c06:	461a      	mov	r2, r3
 8008c08:	2102      	movs	r1, #2
 8008c0a:	f7fe ff94 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	8898      	ldrh	r0, [r3, #4]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	3303      	adds	r3, #3
 8008c16:	461a      	mov	r2, r3
 8008c18:	2102      	movs	r1, #2
 8008c1a:	f7fe ff8c 	bl	8007b36 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   5) =
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8008c26:	f002 0201 	and.w	r2, r2, #1
 8008c2a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8008c2c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   6) =
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 8008c36:	f002 0207 	and.w	r2, r2, #7
 8008c3a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8008c3c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 8008c42:	68fa      	ldr	r2, [r7, #12]
 8008c44:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 8008c46:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 8008c4c:	68fa      	ldr	r2, [r7, #12]
 8008c4e:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 8008c50:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8008c5a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008c5e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8008c60:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  10) =
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 8008c6a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008c6e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 8008c70:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  11) =
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 8008c7a:	f002 0203 	and.w	r2, r2, #3
 8008c7e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8008c80:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  12) =
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 8008c8a:	f002 0203 	and.w	r2, r2, #3
 8008c8e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 8008c90:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  13) =
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 8008c9a:	f002 020f 	and.w	r2, r2, #15
 8008c9e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 8008ca0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 8008ca6:	68fa      	ldr	r2, [r7, #12]
 8008ca8:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 8008caa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 8008cb0:	68fa      	ldr	r2, [r7, #12]
 8008cb2:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 8008cb4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 8008cba:	68fa      	ldr	r2, [r7, #12]
 8008cbc:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 8008cbe:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	7c9a      	ldrb	r2, [r3, #18]
	*(pbuffer +  17) =
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 8008cc8:	f002 0203 	and.w	r2, r2, #3
 8008ccc:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 8008cce:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8008cd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3718      	adds	r7, #24
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b087      	sub	sp, #28
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	607a      	str	r2, [r7, #4]
 8008ce8:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008cea:	2300      	movs	r3, #0
 8008cec:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 8008cee:	897b      	ldrh	r3, [r7, #10]
 8008cf0:	2b04      	cmp	r3, #4
 8008cf2:	d802      	bhi.n	8008cfa <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008cf4:	f06f 0309 	mvn.w	r3, #9
 8008cf8:	e025      	b.n	8008d46 <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	781b      	ldrb	r3, [r3, #0]
 8008cfe:	f003 0301 	and.w	r3, r3, #1
 8008d02:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 8008d10:	f002 0201 	and.w	r2, r2, #1
 8008d14:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 8008d16:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 8008d20:	f002 0201 	and.w	r2, r2, #1
 8008d24:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8008d26:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 8008d30:	f002 0203 	and.w	r2, r2, #3
 8008d34:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8008d36:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	3304      	adds	r3, #4
		pdata->system__mode_start;
 8008d3c:	68fa      	ldr	r2, [r7, #12]
 8008d3e:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 8008d40:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8008d42:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008d46:	4618      	mov	r0, r3
 8008d48:	371c      	adds	r7, #28
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr

08008d52 <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 8008d52:	b580      	push	{r7, lr}
 8008d54:	b086      	sub	sp, #24
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	4603      	mov	r3, r0
 8008d5a:	60b9      	str	r1, [r7, #8]
 8008d5c:	607a      	str	r2, [r7, #4]
 8008d5e:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_system_results_t from the input I2C read buffer
	 * Buffer must be at least 44 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008d60:	2300      	movs	r3, #0
 8008d62:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 8008d64:	89fb      	ldrh	r3, [r7, #14]
 8008d66:	2b2b      	cmp	r3, #43	@ 0x2b
 8008d68:	d802      	bhi.n	8008d70 <VL53L1_i2c_decode_system_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008d6a:	f06f 0309 	mvn.w	r3, #9
 8008d6e:	e0e2      	b.n	8008f36 <VL53L1_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	781b      	ldrb	r3, [r3, #0]
 8008d74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008d78:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	785a      	ldrb	r2, [r3, #1]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	3302      	adds	r3, #2
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	f003 030f 	and.w	r3, r3, #15
 8008d90:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	78da      	ldrb	r2, [r3, #3]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	3304      	adds	r3, #4
 8008da2:	4619      	mov	r1, r3
 8008da4:	2002      	movs	r0, #2
 8008da6:	f7fe fef1 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008daa:	4603      	mov	r3, r0
 8008dac:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	3306      	adds	r3, #6
 8008db6:	4619      	mov	r1, r3
 8008db8:	2002      	movs	r0, #2
 8008dba:	f7fe fee7 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	3308      	adds	r3, #8
 8008dca:	4619      	mov	r1, r3
 8008dcc:	2002      	movs	r0, #2
 8008dce:	f7fe fedd 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	330a      	adds	r3, #10
 8008dde:	4619      	mov	r1, r3
 8008de0:	2002      	movs	r0, #2
 8008de2:	f7fe fed3 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008de6:	4603      	mov	r3, r0
 8008de8:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	330c      	adds	r3, #12
 8008df2:	4619      	mov	r1, r3
 8008df4:	2002      	movs	r0, #2
 8008df6:	f7fe fec9 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	330e      	adds	r3, #14
 8008e06:	4619      	mov	r1, r3
 8008e08:	2002      	movs	r0, #2
 8008e0a:	f7fe febf 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	3310      	adds	r3, #16
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	2002      	movs	r0, #2
 8008e1e:	f7fe feb5 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008e22:	4603      	mov	r3, r0
 8008e24:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	3312      	adds	r3, #18
 8008e2e:	4619      	mov	r1, r3
 8008e30:	2002      	movs	r0, #2
 8008e32:	f7fe feab 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008e36:	4603      	mov	r3, r0
 8008e38:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	3314      	adds	r3, #20
 8008e42:	4619      	mov	r1, r3
 8008e44:	2002      	movs	r0, #2
 8008e46:	f7fe fea1 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	3316      	adds	r3, #22
 8008e56:	4619      	mov	r1, r3
 8008e58:	2002      	movs	r0, #2
 8008e5a:	f7fe fe97 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	3318      	adds	r3, #24
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	2002      	movs	r0, #2
 8008e6e:	f7fe fe8d 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008e72:	4603      	mov	r3, r0
 8008e74:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	331a      	adds	r3, #26
 8008e7e:	4619      	mov	r1, r3
 8008e80:	2002      	movs	r0, #2
 8008e82:	f7fe fe83 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008e86:	4603      	mov	r3, r0
 8008e88:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	331c      	adds	r3, #28
 8008e92:	4619      	mov	r1, r3
 8008e94:	2002      	movs	r0, #2
 8008e96:	f7fe fe79 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	331e      	adds	r3, #30
 8008ea6:	4619      	mov	r1, r3
 8008ea8:	2002      	movs	r0, #2
 8008eaa:	f7fe fe6f 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	3320      	adds	r3, #32
 8008eba:	4619      	mov	r1, r3
 8008ebc:	2002      	movs	r0, #2
 8008ebe:	f7fe fe65 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	3322      	adds	r3, #34	@ 0x22
 8008ece:	4619      	mov	r1, r3
 8008ed0:	2002      	movs	r0, #2
 8008ed2:	f7fe fe5b 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	845a      	strh	r2, [r3, #34]	@ 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	3324      	adds	r3, #36	@ 0x24
 8008ee2:	4619      	mov	r1, r3
 8008ee4:	2002      	movs	r0, #2
 8008ee6:	f7fe fe51 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008eea:	4603      	mov	r3, r0
 8008eec:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	849a      	strh	r2, [r3, #36]	@ 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	3326      	adds	r3, #38	@ 0x26
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	2002      	movs	r0, #2
 8008efa:	f7fe fe47 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008efe:	4603      	mov	r3, r0
 8008f00:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	84da      	strh	r2, [r3, #38]	@ 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	3328      	adds	r3, #40	@ 0x28
 8008f0a:	4619      	mov	r1, r3
 8008f0c:	2002      	movs	r0, #2
 8008f0e:	f7fe fe3d 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8008f12:	4603      	mov	r3, r0
 8008f14:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	851a      	strh	r2, [r3, #40]	@ 0x28
	pdata->result__spare_3_sd1 =
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 8008f32:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3718      	adds	r7, #24
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}

08008f3e <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 8008f3e:	b580      	push	{r7, lr}
 8008f40:	b086      	sub	sp, #24
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	4603      	mov	r3, r0
 8008f46:	60b9      	str	r1, [r7, #8]
 8008f48:	607a      	str	r2, [r7, #4]
 8008f4a:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_core_results_t from the input I2C read buffer
	 * Buffer must be at least 33 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 8008f50:	89fb      	ldrh	r3, [r7, #14]
 8008f52:	2b20      	cmp	r3, #32
 8008f54:	d802      	bhi.n	8008f5c <VL53L1_i2c_decode_core_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008f56:	f06f 0309 	mvn.w	r3, #9
 8008f5a:	e04d      	b.n	8008ff8 <VL53L1_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 8008f5c:	68b9      	ldr	r1, [r7, #8]
 8008f5e:	2004      	movs	r0, #4
 8008f60:	f7fe feb3 	bl	8007cca <VL53L1_i2c_decode_uint32_t>
 8008f64:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	3304      	adds	r3, #4
 8008f6e:	4619      	mov	r1, r3
 8008f70:	2004      	movs	r0, #4
 8008f72:	f7fe feaa 	bl	8007cca <VL53L1_i2c_decode_uint32_t>
 8008f76:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	3308      	adds	r3, #8
 8008f80:	4619      	mov	r1, r3
 8008f82:	2004      	movs	r0, #4
 8008f84:	f7fe febe 	bl	8007d04 <VL53L1_i2c_decode_int32_t>
 8008f88:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	330c      	adds	r3, #12
 8008f92:	4619      	mov	r1, r3
 8008f94:	2004      	movs	r0, #4
 8008f96:	f7fe fe98 	bl	8007cca <VL53L1_i2c_decode_uint32_t>
 8008f9a:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	3310      	adds	r3, #16
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	2004      	movs	r0, #4
 8008fa8:	f7fe fe8f 	bl	8007cca <VL53L1_i2c_decode_uint32_t>
 8008fac:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	3314      	adds	r3, #20
 8008fb6:	4619      	mov	r1, r3
 8008fb8:	2004      	movs	r0, #4
 8008fba:	f7fe fe86 	bl	8007cca <VL53L1_i2c_decode_uint32_t>
 8008fbe:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	3318      	adds	r3, #24
 8008fc8:	4619      	mov	r1, r3
 8008fca:	2004      	movs	r0, #4
 8008fcc:	f7fe fe9a 	bl	8007d04 <VL53L1_i2c_decode_int32_t>
 8008fd0:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	331c      	adds	r3, #28
 8008fda:	4619      	mov	r1, r3
 8008fdc:	2004      	movs	r0, #4
 8008fde:	f7fe fe74 	bl	8007cca <VL53L1_i2c_decode_uint32_t>
 8008fe2:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	f893 2020 	ldrb.w	r2, [r3, #32]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 8008ff4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3718      	adds	r7, #24
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b086      	sub	sp, #24
 8009004:	af00      	add	r7, sp, #0
 8009006:	4603      	mov	r3, r0
 8009008:	60b9      	str	r1, [r7, #8]
 800900a:	607a      	str	r2, [r7, #4]
 800900c:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_debug_results_t from the input I2C read buffer
	 * Buffer must be at least 56 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800900e:	2300      	movs	r3, #0
 8009010:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 8009012:	89fb      	ldrh	r3, [r7, #14]
 8009014:	2b37      	cmp	r3, #55	@ 0x37
 8009016:	d802      	bhi.n	800901e <VL53L1_i2c_decode_debug_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8009018:	f06f 0309 	mvn.w	r3, #9
 800901c:	e15e      	b.n	80092dc <VL53L1_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 800901e:	68b9      	ldr	r1, [r7, #8]
 8009020:	2002      	movs	r0, #2
 8009022:	f7fe fdb3 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8009026:	4603      	mov	r3, r0
 8009028:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	3302      	adds	r3, #2
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009038:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	3303      	adds	r3, #3
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009048:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	3304      	adds	r3, #4
 8009052:	781b      	ldrb	r3, [r3, #0]
 8009054:	f003 0303 	and.w	r3, r3, #3
 8009058:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	3305      	adds	r3, #5
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	f003 0301 	and.w	r3, r3, #1
 8009068:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	3306      	adds	r3, #6
 8009072:	781b      	ldrb	r3, [r3, #0]
 8009074:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009078:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	3307      	adds	r3, #7
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009088:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	3308      	adds	r3, #8
 8009092:	4619      	mov	r1, r3
 8009094:	2002      	movs	r0, #2
 8009096:	f7fe fd79 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 800909a:	4603      	mov	r3, r0
 800909c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090a0:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	330a      	adds	r3, #10
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	f003 0303 	and.w	r3, r3, #3
 80090b0:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	330b      	adds	r3, #11
 80090ba:	781b      	ldrb	r3, [r3, #0]
 80090bc:	f003 0303 	and.w	r3, r3, #3
 80090c0:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	330c      	adds	r3, #12
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	f003 030f 	and.w	r3, r3, #15
 80090d0:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	330d      	adds	r3, #13
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	f003 0307 	and.w	r3, r3, #7
 80090e0:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	330e      	adds	r3, #14
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	f003 0301 	and.w	r3, r3, #1
 80090f0:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	330f      	adds	r3, #15
 80090fa:	781b      	ldrb	r3, [r3, #0]
 80090fc:	f003 0303 	and.w	r3, r3, #3
 8009100:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	7c1a      	ldrb	r2, [r3, #16]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	7c5a      	ldrb	r2, [r3, #17]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	3312      	adds	r3, #18
 800911a:	4619      	mov	r1, r3
 800911c:	2002      	movs	r0, #2
 800911e:	f7fe fd35 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8009122:	4603      	mov	r3, r0
 8009124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009128:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	3316      	adds	r3, #22
 8009132:	4619      	mov	r1, r3
 8009134:	2002      	movs	r0, #2
 8009136:	f7fe fd29 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 800913a:	4603      	mov	r3, r0
 800913c:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	3318      	adds	r3, #24
 8009146:	4619      	mov	r1, r3
 8009148:	2002      	movs	r0, #2
 800914a:	f7fe fd1f 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 800914e:	4603      	mov	r3, r0
 8009150:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	331a      	adds	r3, #26
 800915a:	781b      	ldrb	r3, [r3, #0]
 800915c:	f003 0301 	and.w	r3, r3, #1
 8009160:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	331b      	adds	r3, #27
 800916a:	781b      	ldrb	r3, [r3, #0]
 800916c:	f003 0307 	and.w	r3, r3, #7
 8009170:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	7f1a      	ldrb	r2, [r3, #28]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	7f5a      	ldrb	r2, [r3, #29]
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	331e      	adds	r3, #30
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009190:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	331f      	adds	r3, #31
 800919a:	781b      	ldrb	r3, [r3, #0]
 800919c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091a0:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	3320      	adds	r3, #32
 80091aa:	781b      	ldrb	r3, [r3, #0]
 80091ac:	f003 0303 	and.w	r3, r3, #3
 80091b0:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	3321      	adds	r3, #33	@ 0x21
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	f003 030f 	and.w	r3, r3, #15
 80091c0:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	3325      	adds	r3, #37	@ 0x25
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	f003 0301 	and.w	r3, r3, #1
 80091f4:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	3326      	adds	r3, #38	@ 0x26
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	f003 0303 	and.w	r3, r3, #3
 8009206:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	3327      	adds	r3, #39	@ 0x27
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	f003 031f 	and.w	r3, r3, #31
 8009218:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	3328      	adds	r3, #40	@ 0x28
 8009224:	781b      	ldrb	r3, [r3, #0]
 8009226:	f003 031f 	and.w	r3, r3, #31
 800922a:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	3329      	adds	r3, #41	@ 0x29
 8009236:	781b      	ldrb	r3, [r3, #0]
 8009238:	f003 031f 	and.w	r3, r3, #31
 800923c:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	332a      	adds	r3, #42	@ 0x2a
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	f003 0301 	and.w	r3, r3, #1
 800924e:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	332b      	adds	r3, #43	@ 0x2b
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	f003 0301 	and.w	r3, r3, #1
 8009260:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	332c      	adds	r3, #44	@ 0x2c
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	f003 0303 	and.w	r3, r3, #3
 8009272:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	332d      	adds	r3, #45	@ 0x2d
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009284:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	332e      	adds	r3, #46	@ 0x2e
 8009290:	4619      	mov	r1, r3
 8009292:	2004      	movs	r0, #4
 8009294:	f7fe fd19 	bl	8007cca <VL53L1_i2c_decode_uint32_t>
 8009298:	4603      	mov	r3, r0
 800929a:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	62da      	str	r2, [r3, #44]	@ 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	3332      	adds	r3, #50	@ 0x32
 80092a6:	4619      	mov	r1, r3
 80092a8:	2004      	movs	r0, #4
 80092aa:	f7fe fd0e 	bl	8007cca <VL53L1_i2c_decode_uint32_t>
 80092ae:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	631a      	str	r2, [r3, #48]	@ 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	3336      	adds	r3, #54	@ 0x36
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	3337      	adds	r3, #55	@ 0x37
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	f003 0301 	and.w	r3, r3, #1
 80092d0:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

	LOG_FUNCTION_END(status);

	return status;
 80092d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3718      	adds	r7, #24
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b086      	sub	sp, #24
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	4603      	mov	r3, r0
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
 80092f0:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80092f2:	2300      	movs	r3, #0
 80092f4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 80092f6:	89fb      	ldrh	r3, [r7, #14]
 80092f8:	2b30      	cmp	r3, #48	@ 0x30
 80092fa:	d802      	bhi.n	8009302 <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80092fc:	f06f 0309 	mvn.w	r3, #9
 8009300:	e112      	b.n	8009528 <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	785a      	ldrb	r2, [r3, #1]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	789a      	ldrb	r2, [r3, #2]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	3303      	adds	r3, #3
 800931e:	4619      	mov	r1, r3
 8009320:	2002      	movs	r0, #2
 8009322:	f7fe fc33 	bl	8007b8c <VL53L1_i2c_decode_uint16_t>
 8009326:	4603      	mov	r3, r0
 8009328:	461a      	mov	r2, r3
	pdata->identification__module_id =
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	3305      	adds	r3, #5
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009338:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	3306      	adds	r3, #6
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	f003 0307 	and.w	r3, r3, #7
 8009348:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	3307      	adds	r3, #7
 8009352:	781b      	ldrb	r3, [r3, #0]
 8009354:	f003 0307 	and.w	r3, r3, #7
 8009358:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	3308      	adds	r3, #8
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009368:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	3309      	adds	r3, #9
 8009372:	781b      	ldrb	r3, [r3, #0]
 8009374:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009378:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	330a      	adds	r3, #10
 8009382:	781b      	ldrb	r3, [r3, #0]
 8009384:	f003 0301 	and.w	r3, r3, #1
 8009388:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	330b      	adds	r3, #11
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009398:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	330c      	adds	r3, #12
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	f003 0301 	and.w	r3, r3, #1
 80093a8:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	330d      	adds	r3, #13
 80093b2:	781b      	ldrb	r3, [r3, #0]
 80093b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80093b8:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	330e      	adds	r3, #14
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80093c8:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	7bda      	ldrb	r2, [r3, #15]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	7c1a      	ldrb	r2, [r3, #16]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	7c5a      	ldrb	r2, [r3, #17]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	7c9a      	ldrb	r2, [r3, #18]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	7cda      	ldrb	r2, [r3, #19]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	7d1a      	ldrb	r2, [r3, #20]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	7d5a      	ldrb	r2, [r3, #21]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	7d9a      	ldrb	r2, [r3, #22]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	7dda      	ldrb	r2, [r3, #23]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	7e1a      	ldrb	r2, [r3, #24]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	7e5a      	ldrb	r2, [r3, #25]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	7e9a      	ldrb	r2, [r3, #26]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	7eda      	ldrb	r2, [r3, #27]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	7f1a      	ldrb	r2, [r3, #28]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	7f5a      	ldrb	r2, [r3, #29]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	7f9a      	ldrb	r2, [r3, #30]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	7fda      	ldrb	r2, [r3, #31]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	f893 2020 	ldrb.w	r2, [r3, #32]
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 8009524:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009528:	4618      	mov	r0, r3
 800952a:	3718      	adds	r7, #24
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}

08009530 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b090      	sub	sp, #64	@ 0x40
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800953a:	2300      	movs	r3, #0
 800953c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8009540:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009544:	2b00      	cmp	r3, #0
 8009546:	d10a      	bne.n	800955e <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 8009548:	f107 020c 	add.w	r2, r7, #12
 800954c:	2331      	movs	r3, #49	@ 0x31
 800954e:	f240 110f 	movw	r1, #271	@ 0x10f
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f000 f958 	bl	8009808 <VL53L1_ReadMulti>
 8009558:	4603      	mov	r3, r0
 800955a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800955e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009562:	2b00      	cmp	r3, #0
 8009564:	d109      	bne.n	800957a <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 8009566:	f107 030c 	add.w	r3, r7, #12
 800956a:	683a      	ldr	r2, [r7, #0]
 800956c:	4619      	mov	r1, r3
 800956e:	2031      	movs	r0, #49	@ 0x31
 8009570:	f7ff feb8 	bl	80092e4 <VL53L1_i2c_decode_nvm_copy_data>
 8009574:	4603      	mov	r3, r0
 8009576:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800957a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800957e:	4618      	mov	r0, r3
 8009580:	3740      	adds	r7, #64	@ 0x40
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}

08009586 <VL53L1_wait_for_boot_completion>:
		fmt, ##__VA_ARGS__)


VL53L1_Error VL53L1_wait_for_boot_completion(
	VL53L1_DEV     Dev)
{
 8009586:	b580      	push	{r7, lr}
 8009588:	b086      	sub	sp, #24
 800958a:	af00      	add	r7, sp, #0
 800958c:	6078      	str	r0, [r7, #4]

	/* Waits for firmware boot to finish
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800958e:	2300      	movs	r3, #0
 8009590:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	613b      	str	r3, [r7, #16]

	uint8_t      fw_ready  = 0;
 8009596:	2300      	movs	r3, #0
 8009598:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	if (pdev->wait_method == VL53L1_WAIT_METHOD_BLOCKING) {
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	781b      	ldrb	r3, [r3, #0]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d107      	bne.n	80095b2 <VL53L1_wait_for_boot_completion+0x2c>

		/* blocking version */

		status =
			VL53L1_poll_for_boot_completion(
 80095a2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 f88a 	bl	80096c0 <VL53L1_poll_for_boot_completion>
 80095ac:	4603      	mov	r3, r0
 80095ae:	75fb      	strb	r3, [r7, #23]
 80095b0:	e01b      	b.n	80095ea <VL53L1_wait_for_boot_completion+0x64>

	} else {

		/* implement non blocking version below */

		fw_ready = 0;
 80095b2:	2300      	movs	r3, #0
 80095b4:	73fb      	strb	r3, [r7, #15]
		while (fw_ready == 0x00 && status == VL53L1_ERROR_NONE) {
 80095b6:	e011      	b.n	80095dc <VL53L1_wait_for_boot_completion+0x56>
			status = VL53L1_is_boot_complete(
 80095b8:	f107 030f 	add.w	r3, r7, #15
 80095bc:	4619      	mov	r1, r3
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f000 f819 	bl	80095f6 <VL53L1_is_boot_complete>
 80095c4:	4603      	mov	r3, r0
 80095c6:	75fb      	strb	r3, [r7, #23]
				Dev,
				&fw_ready);

			if (status == VL53L1_ERROR_NONE) {
 80095c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d105      	bne.n	80095dc <VL53L1_wait_for_boot_completion+0x56>
				status = VL53L1_WaitMs(
 80095d0:	2101      	movs	r1, #1
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 f9fb 	bl	80099ce <VL53L1_WaitMs>
 80095d8:	4603      	mov	r3, r0
 80095da:	75fb      	strb	r3, [r7, #23]
		while (fw_ready == 0x00 && status == VL53L1_ERROR_NONE) {
 80095dc:	7bfb      	ldrb	r3, [r7, #15]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d103      	bne.n	80095ea <VL53L1_wait_for_boot_completion+0x64>
 80095e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d0e6      	beq.n	80095b8 <VL53L1_wait_for_boot_completion+0x32>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 80095ea:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3718      	adds	r7, #24
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}

080095f6 <VL53L1_is_boot_complete>:


VL53L1_Error VL53L1_is_boot_complete(
	VL53L1_DEV     Dev,
	uint8_t       *pready)
{
 80095f6:	b580      	push	{r7, lr}
 80095f8:	b084      	sub	sp, #16
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
 80095fe:	6039      	str	r1, [r7, #0]
	/**
	 * Determines if the firmware finished booting by reading
	 * bit 0 of firmware__system_status register
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8009600:	2300      	movs	r3, #0
 8009602:	73fb      	strb	r3, [r7, #15]
	uint8_t  firmware__system_status = 0;
 8009604:	2300      	movs	r3, #0
 8009606:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	/* read current range interrupt state */

	status =
		VL53L1_RdByte(
 8009608:	f107 030e 	add.w	r3, r7, #14
 800960c:	461a      	mov	r2, r3
 800960e:	21e5      	movs	r1, #229	@ 0xe5
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 f959 	bl	80098c8 <VL53L1_RdByte>
 8009616:	4603      	mov	r3, r0
 8009618:	73fb      	strb	r3, [r7, #15]

	/* set *pready = 1 if new range data ready complete
	 * zero otherwise
	 */

	if ((firmware__system_status & 0x01) == 0x01) {
 800961a:	7bbb      	ldrb	r3, [r7, #14]
 800961c:	f003 0301 	and.w	r3, r3, #1
 8009620:	2b00      	cmp	r3, #0
 8009622:	d007      	beq.n	8009634 <VL53L1_is_boot_complete+0x3e>
		*pready = 0x01;
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	2201      	movs	r2, #1
 8009628:	701a      	strb	r2, [r3, #0]
		VL53L1_init_ll_driver_state(
 800962a:	2103      	movs	r1, #3
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f7fe f866 	bl	80076fe <VL53L1_init_ll_driver_state>
 8009632:	e006      	b.n	8009642 <VL53L1_is_boot_complete+0x4c>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);
	} else {
		*pready = 0x00;
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	2200      	movs	r2, #0
 8009638:	701a      	strb	r2, [r3, #0]
		VL53L1_init_ll_driver_state(
 800963a:	2102      	movs	r1, #2
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f7fe f85e 	bl	80076fe <VL53L1_init_ll_driver_state>
			VL53L1_DEVICESTATE_FW_COLDBOOT);
	}

	LOG_FUNCTION_END(status);

	return status;
 8009642:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009646:	4618      	mov	r0, r3
 8009648:	3710      	adds	r7, #16
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}

0800964e <VL53L1_is_new_data_ready>:


VL53L1_Error VL53L1_is_new_data_ready(
	VL53L1_DEV     Dev,
	uint8_t       *pready)
{
 800964e:	b580      	push	{r7, lr}
 8009650:	b086      	sub	sp, #24
 8009652:	af00      	add	r7, sp, #0
 8009654:	6078      	str	r0, [r7, #4]
 8009656:	6039      	str	r1, [r7, #0]
	 * Determines if new range data is ready by reading bit 0 of
	 * VL53L1_GPIO__TIO_HV_STATUS to determine the current state
	 * of output interrupt pin
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8009658:	2300      	movs	r3, #0
 800965a:	75bb      	strb	r3, [r7, #22]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 8009660:	2300      	movs	r3, #0
 8009662:	73fb      	strb	r3, [r7, #15]
	uint8_t  gpio__tio_hv_status      = 0;
 8009664:	2300      	movs	r3, #0
 8009666:	73bb      	strb	r3, [r7, #14]
	uint8_t  interrupt_ready          = 0;
 8009668:	2300      	movs	r3, #0
 800966a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	f893 3170 	ldrb.w	r3, [r3, #368]	@ 0x170
	gpio__mux_active_high_hv =
 8009672:	f003 0310 	and.w	r3, r3, #16
 8009676:	73fb      	strb	r3, [r7, #15]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 8009678:	7bfb      	ldrb	r3, [r7, #15]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d102      	bne.n	8009684 <VL53L1_is_new_data_ready+0x36>
		interrupt_ready = 0x01;
 800967e:	2301      	movs	r3, #1
 8009680:	75fb      	strb	r3, [r7, #23]
 8009682:	e001      	b.n	8009688 <VL53L1_is_new_data_ready+0x3a>
	else
		interrupt_ready = 0x00;
 8009684:	2300      	movs	r3, #0
 8009686:	75fb      	strb	r3, [r7, #23]

	/* read current range interrupt state */

	status = VL53L1_RdByte(
 8009688:	f107 030e 	add.w	r3, r7, #14
 800968c:	461a      	mov	r2, r3
 800968e:	2131      	movs	r1, #49	@ 0x31
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 f919 	bl	80098c8 <VL53L1_RdByte>
 8009696:	4603      	mov	r3, r0
 8009698:	75bb      	strb	r3, [r7, #22]
					VL53L1_GPIO__TIO_HV_STATUS,
					&gpio__tio_hv_status);

	/* set *pready = 1 if new range data ready complete zero otherwise */

	if ((gpio__tio_hv_status & 0x01) == interrupt_ready)
 800969a:	7bbb      	ldrb	r3, [r7, #14]
 800969c:	f003 0201 	and.w	r2, r3, #1
 80096a0:	7dfb      	ldrb	r3, [r7, #23]
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d103      	bne.n	80096ae <VL53L1_is_new_data_ready+0x60>
		*pready = 0x01;
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	2201      	movs	r2, #1
 80096aa:	701a      	strb	r2, [r3, #0]
 80096ac:	e002      	b.n	80096b4 <VL53L1_is_new_data_ready+0x66>
	else
		*pready = 0x00;
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	2200      	movs	r2, #0
 80096b2:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 80096b4:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3718      	adds	r7, #24
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b086      	sub	sp, #24
 80096c4:	af02      	add	r7, sp, #8
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 80096ca:	2300      	movs	r3, #0
 80096cc:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 80096ce:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f000 f98a 	bl	80099ec <VL53L1_WaitUs>
 80096d8:	4603      	mov	r3, r0
 80096da:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 80096dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d10b      	bne.n	80096fc <VL53L1_poll_for_boot_completion+0x3c>
		status =
			VL53L1_WaitValueMaskEx(
 80096e4:	2301      	movs	r3, #1
 80096e6:	9301      	str	r3, [sp, #4]
 80096e8:	2301      	movs	r3, #1
 80096ea:	9300      	str	r3, [sp, #0]
 80096ec:	2301      	movs	r3, #1
 80096ee:	22e5      	movs	r2, #229	@ 0xe5
 80096f0:	6839      	ldr	r1, [r7, #0]
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f000 f990 	bl	8009a18 <VL53L1_WaitValueMaskEx>
 80096f8:	4603      	mov	r3, r0
 80096fa:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 80096fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d103      	bne.n	800970c <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 8009704:	2103      	movs	r1, #3
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f7fd fff9 	bl	80076fe <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 800970c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009710:	4618      	mov	r0, r3
 8009712:	3710      	adds	r7, #16
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 8009718:	b580      	push	{r7, lr}
 800971a:	b088      	sub	sp, #32
 800971c:	af02      	add	r7, sp, #8
 800971e:	60f8      	str	r0, [r7, #12]
 8009720:	60b9      	str	r1, [r7, #8]
 8009722:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	330a      	adds	r3, #10
 8009728:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	f8d3 03a0 	ldr.w	r0, [r3, #928]	@ 0x3a0
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	f893 3398 	ldrb.w	r3, [r3, #920]	@ 0x398
 8009736:	4619      	mov	r1, r3
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	b29a      	uxth	r2, r3
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	9300      	str	r3, [sp, #0]
 8009740:	4613      	mov	r3, r2
 8009742:	68ba      	ldr	r2, [r7, #8]
 8009744:	f7f8 f93c 	bl	80019c0 <HAL_I2C_Master_Transmit>
 8009748:	4603      	mov	r3, r0
 800974a:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800974c:	693b      	ldr	r3, [r7, #16]
}
 800974e:	4618      	mov	r0, r3
 8009750:	3718      	adds	r7, #24
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}

08009756 <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 8009756:	b580      	push	{r7, lr}
 8009758:	b088      	sub	sp, #32
 800975a:	af02      	add	r7, sp, #8
 800975c:	60f8      	str	r0, [r7, #12]
 800975e:	60b9      	str	r1, [r7, #8]
 8009760:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	330a      	adds	r3, #10
 8009766:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f8d3 03a0 	ldr.w	r0, [r3, #928]	@ 0x3a0
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	f893 3398 	ldrb.w	r3, [r3, #920]	@ 0x398
 8009774:	f043 0301 	orr.w	r3, r3, #1
 8009778:	b2db      	uxtb	r3, r3
 800977a:	4619      	mov	r1, r3
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	b29a      	uxth	r2, r3
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	9300      	str	r3, [sp, #0]
 8009784:	4613      	mov	r3, r2
 8009786:	68ba      	ldr	r2, [r7, #8]
 8009788:	f7f8 fa0e 	bl	8001ba8 <HAL_I2C_Master_Receive>
 800978c:	4603      	mov	r3, r0
 800978e:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8009790:	693b      	ldr	r3, [r7, #16]
}
 8009792:	4618      	mov	r0, r3
 8009794:	3718      	adds	r7, #24
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}
	...

0800979c <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	607a      	str	r2, [r7, #4]
 80097a6:	603b      	str	r3, [r7, #0]
 80097a8:	460b      	mov	r3, r1
 80097aa:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 80097ac:	2300      	movs	r3, #0
 80097ae:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	2bff      	cmp	r3, #255	@ 0xff
 80097b4:	d902      	bls.n	80097bc <VL53L1_WriteMulti+0x20>
        return VL53L1_ERROR_INVALID_PARAMS;
 80097b6:	f06f 0303 	mvn.w	r3, #3
 80097ba:	e01d      	b.n	80097f8 <VL53L1_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 80097bc:	897b      	ldrh	r3, [r7, #10]
 80097be:	0a1b      	lsrs	r3, r3, #8
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	b2da      	uxtb	r2, r3
 80097c4:	4b0e      	ldr	r3, [pc, #56]	@ (8009800 <VL53L1_WriteMulti+0x64>)
 80097c6:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80097c8:	897b      	ldrh	r3, [r7, #10]
 80097ca:	b2da      	uxtb	r2, r3
 80097cc:	4b0c      	ldr	r3, [pc, #48]	@ (8009800 <VL53L1_WriteMulti+0x64>)
 80097ce:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 80097d0:	683a      	ldr	r2, [r7, #0]
 80097d2:	6879      	ldr	r1, [r7, #4]
 80097d4:	480b      	ldr	r0, [pc, #44]	@ (8009804 <VL53L1_WriteMulti+0x68>)
 80097d6:	f001 f886 	bl	800a8e6 <memcpy>
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	3302      	adds	r3, #2
 80097de:	461a      	mov	r2, r3
 80097e0:	4907      	ldr	r1, [pc, #28]	@ (8009800 <VL53L1_WriteMulti+0x64>)
 80097e2:	68f8      	ldr	r0, [r7, #12]
 80097e4:	f7ff ff98 	bl	8009718 <_I2CWrite>
 80097e8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d001      	beq.n	80097f4 <VL53L1_WriteMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80097f0:	23f3      	movs	r3, #243	@ 0xf3
 80097f2:	75fb      	strb	r3, [r7, #23]
    }
    VL53L1_PutI2cBus();
    return Status;
 80097f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3718      	adds	r7, #24
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}
 8009800:	20000304 	.word	0x20000304
 8009804:	20000306 	.word	0x20000306

08009808 <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8009808:	b580      	push	{r7, lr}
 800980a:	b086      	sub	sp, #24
 800980c:	af00      	add	r7, sp, #0
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	607a      	str	r2, [r7, #4]
 8009812:	603b      	str	r3, [r7, #0]
 8009814:	460b      	mov	r3, r1
 8009816:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009818:	2300      	movs	r3, #0
 800981a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800981c:	897b      	ldrh	r3, [r7, #10]
 800981e:	0a1b      	lsrs	r3, r3, #8
 8009820:	b29b      	uxth	r3, r3
 8009822:	b2da      	uxtb	r2, r3
 8009824:	4b12      	ldr	r3, [pc, #72]	@ (8009870 <VL53L1_ReadMulti+0x68>)
 8009826:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8009828:	897b      	ldrh	r3, [r7, #10]
 800982a:	b2da      	uxtb	r2, r3
 800982c:	4b10      	ldr	r3, [pc, #64]	@ (8009870 <VL53L1_ReadMulti+0x68>)
 800982e:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8009830:	2202      	movs	r2, #2
 8009832:	490f      	ldr	r1, [pc, #60]	@ (8009870 <VL53L1_ReadMulti+0x68>)
 8009834:	68f8      	ldr	r0, [r7, #12]
 8009836:	f7ff ff6f 	bl	8009718 <_I2CWrite>
 800983a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d002      	beq.n	8009848 <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009842:	23f3      	movs	r3, #243	@ 0xf3
 8009844:	75fb      	strb	r3, [r7, #23]
        goto done;
 8009846:	e00c      	b.n	8009862 <VL53L1_ReadMulti+0x5a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8009848:	683a      	ldr	r2, [r7, #0]
 800984a:	6879      	ldr	r1, [r7, #4]
 800984c:	68f8      	ldr	r0, [r7, #12]
 800984e:	f7ff ff82 	bl	8009756 <_I2CRead>
 8009852:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8009854:	693b      	ldr	r3, [r7, #16]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d002      	beq.n	8009860 <VL53L1_ReadMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800985a:	23f3      	movs	r3, #243	@ 0xf3
 800985c:	75fb      	strb	r3, [r7, #23]
 800985e:	e000      	b.n	8009862 <VL53L1_ReadMulti+0x5a>
    }
done:
 8009860:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 8009862:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009866:	4618      	mov	r0, r3
 8009868:	3718      	adds	r7, #24
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}
 800986e:	bf00      	nop
 8009870:	20000304 	.word	0x20000304

08009874 <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 8009874:	b580      	push	{r7, lr}
 8009876:	b084      	sub	sp, #16
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	460b      	mov	r3, r1
 800987e:	807b      	strh	r3, [r7, #2]
 8009880:	4613      	mov	r3, r2
 8009882:	707b      	strb	r3, [r7, #1]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009884:	2300      	movs	r3, #0
 8009886:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8009888:	887b      	ldrh	r3, [r7, #2]
 800988a:	0a1b      	lsrs	r3, r3, #8
 800988c:	b29b      	uxth	r3, r3
 800988e:	b2da      	uxtb	r2, r3
 8009890:	4b0c      	ldr	r3, [pc, #48]	@ (80098c4 <VL53L1_WrByte+0x50>)
 8009892:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8009894:	887b      	ldrh	r3, [r7, #2]
 8009896:	b2da      	uxtb	r2, r3
 8009898:	4b0a      	ldr	r3, [pc, #40]	@ (80098c4 <VL53L1_WrByte+0x50>)
 800989a:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 800989c:	4a09      	ldr	r2, [pc, #36]	@ (80098c4 <VL53L1_WrByte+0x50>)
 800989e:	787b      	ldrb	r3, [r7, #1]
 80098a0:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80098a2:	2203      	movs	r2, #3
 80098a4:	4907      	ldr	r1, [pc, #28]	@ (80098c4 <VL53L1_WrByte+0x50>)
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f7ff ff36 	bl	8009718 <_I2CWrite>
 80098ac:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d001      	beq.n	80098b8 <VL53L1_WrByte+0x44>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80098b4:	23f3      	movs	r3, #243	@ 0xf3
 80098b6:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 80098b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3710      	adds	r7, #16
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	20000304 	.word	0x20000304

080098c8 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b086      	sub	sp, #24
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	60f8      	str	r0, [r7, #12]
 80098d0:	460b      	mov	r3, r1
 80098d2:	607a      	str	r2, [r7, #4]
 80098d4:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 80098d6:	2300      	movs	r3, #0
 80098d8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 80098da:	897b      	ldrh	r3, [r7, #10]
 80098dc:	0a1b      	lsrs	r3, r3, #8
 80098de:	b29b      	uxth	r3, r3
 80098e0:	b2da      	uxtb	r2, r3
 80098e2:	4b12      	ldr	r3, [pc, #72]	@ (800992c <VL53L1_RdByte+0x64>)
 80098e4:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 80098e6:	897b      	ldrh	r3, [r7, #10]
 80098e8:	b2da      	uxtb	r2, r3
 80098ea:	4b10      	ldr	r3, [pc, #64]	@ (800992c <VL53L1_RdByte+0x64>)
 80098ec:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80098ee:	2202      	movs	r2, #2
 80098f0:	490e      	ldr	r1, [pc, #56]	@ (800992c <VL53L1_RdByte+0x64>)
 80098f2:	68f8      	ldr	r0, [r7, #12]
 80098f4:	f7ff ff10 	bl	8009718 <_I2CWrite>
 80098f8:	6138      	str	r0, [r7, #16]
    if( status_int ){
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d002      	beq.n	8009906 <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009900:	23f3      	movs	r3, #243	@ 0xf3
 8009902:	75fb      	strb	r3, [r7, #23]
        goto done;
 8009904:	e00c      	b.n	8009920 <VL53L1_RdByte+0x58>
    }
    status_int = _I2CRead(Dev, data, 1);
 8009906:	2201      	movs	r2, #1
 8009908:	6879      	ldr	r1, [r7, #4]
 800990a:	68f8      	ldr	r0, [r7, #12]
 800990c:	f7ff ff23 	bl	8009756 <_I2CRead>
 8009910:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d002      	beq.n	800991e <VL53L1_RdByte+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009918:	23f3      	movs	r3, #243	@ 0xf3
 800991a:	75fb      	strb	r3, [r7, #23]
 800991c:	e000      	b.n	8009920 <VL53L1_RdByte+0x58>
    }
done:
 800991e:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 8009920:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009924:	4618      	mov	r0, r3
 8009926:	3718      	adds	r7, #24
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}
 800992c:	20000304 	.word	0x20000304

08009930 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 8009930:	b580      	push	{r7, lr}
 8009932:	b086      	sub	sp, #24
 8009934:	af00      	add	r7, sp, #0
 8009936:	60f8      	str	r0, [r7, #12]
 8009938:	460b      	mov	r3, r1
 800993a:	607a      	str	r2, [r7, #4]
 800993c:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800993e:	2300      	movs	r3, #0
 8009940:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8009942:	897b      	ldrh	r3, [r7, #10]
 8009944:	0a1b      	lsrs	r3, r3, #8
 8009946:	b29b      	uxth	r3, r3
 8009948:	b2da      	uxtb	r2, r3
 800994a:	4b17      	ldr	r3, [pc, #92]	@ (80099a8 <VL53L1_RdWord+0x78>)
 800994c:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800994e:	897b      	ldrh	r3, [r7, #10]
 8009950:	b2da      	uxtb	r2, r3
 8009952:	4b15      	ldr	r3, [pc, #84]	@ (80099a8 <VL53L1_RdWord+0x78>)
 8009954:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8009956:	2202      	movs	r2, #2
 8009958:	4913      	ldr	r1, [pc, #76]	@ (80099a8 <VL53L1_RdWord+0x78>)
 800995a:	68f8      	ldr	r0, [r7, #12]
 800995c:	f7ff fedc 	bl	8009718 <_I2CWrite>
 8009960:	6138      	str	r0, [r7, #16]

    if( status_int ){
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d002      	beq.n	800996e <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009968:	23f3      	movs	r3, #243	@ 0xf3
 800996a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800996c:	e015      	b.n	800999a <VL53L1_RdWord+0x6a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800996e:	2202      	movs	r2, #2
 8009970:	490d      	ldr	r1, [pc, #52]	@ (80099a8 <VL53L1_RdWord+0x78>)
 8009972:	68f8      	ldr	r0, [r7, #12]
 8009974:	f7ff feef 	bl	8009756 <_I2CRead>
 8009978:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d002      	beq.n	8009986 <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009980:	23f3      	movs	r3, #243	@ 0xf3
 8009982:	75fb      	strb	r3, [r7, #23]
        goto done;
 8009984:	e009      	b.n	800999a <VL53L1_RdWord+0x6a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8009986:	4b08      	ldr	r3, [pc, #32]	@ (80099a8 <VL53L1_RdWord+0x78>)
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	021b      	lsls	r3, r3, #8
 800998c:	b29b      	uxth	r3, r3
 800998e:	4a06      	ldr	r2, [pc, #24]	@ (80099a8 <VL53L1_RdWord+0x78>)
 8009990:	7852      	ldrb	r2, [r2, #1]
 8009992:	4413      	add	r3, r2
 8009994:	b29a      	uxth	r2, r3
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 800999a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3718      	adds	r7, #24
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}
 80099a6:	bf00      	nop
 80099a8:	20000304 	.word	0x20000304

080099ac <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 80099ac:	b480      	push	{r7}
 80099ae:	b085      	sub	sp, #20
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 80099b4:	2300      	movs	r3, #0
 80099b6:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 80099be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	3714      	adds	r7, #20
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr

080099ce <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 80099ce:	b580      	push	{r7, lr}
 80099d0:	b082      	sub	sp, #8
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	6078      	str	r0, [r7, #4]
 80099d6:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	4618      	mov	r0, r3
 80099dc:	f7f7 fce4 	bl	80013a8 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 80099e0:	2300      	movs	r3, #0
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3708      	adds	r7, #8
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
	...

080099ec <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	4a06      	ldr	r2, [pc, #24]	@ (8009a14 <VL53L1_WaitUs+0x28>)
 80099fa:	fb82 1203 	smull	r1, r2, r2, r3
 80099fe:	1192      	asrs	r2, r2, #6
 8009a00:	17db      	asrs	r3, r3, #31
 8009a02:	1ad3      	subs	r3, r2, r3
 8009a04:	4618      	mov	r0, r3
 8009a06:	f7f7 fccf 	bl	80013a8 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 8009a0a:	2300      	movs	r3, #0
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3708      	adds	r7, #8
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	10624dd3 	.word	0x10624dd3

08009a18 <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 8009a18:	b590      	push	{r4, r7, lr}
 8009a1a:	f5ad 7d0b 	sub.w	sp, sp, #556	@ 0x22c
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	f507 740a 	add.w	r4, r7, #552	@ 0x228
 8009a24:	f5a4 7407 	sub.w	r4, r4, #540	@ 0x21c
 8009a28:	6020      	str	r0, [r4, #0]
 8009a2a:	f507 700a 	add.w	r0, r7, #552	@ 0x228
 8009a2e:	f5a0 7008 	sub.w	r0, r0, #544	@ 0x220
 8009a32:	6001      	str	r1, [r0, #0]
 8009a34:	4619      	mov	r1, r3
 8009a36:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009a3a:	f2a3 2322 	subw	r3, r3, #546	@ 0x222
 8009a3e:	801a      	strh	r2, [r3, #0]
 8009a40:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009a44:	f2a3 2323 	subw	r3, r3, #547	@ 0x223
 8009a48:	460a      	mov	r2, r1
 8009a4a:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
	uint32_t     start_time_ms = 0;
 8009a52:	2300      	movs	r3, #0
 8009a54:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
	uint32_t     current_time_ms = 0;
 8009a58:	2300      	movs	r3, #0
 8009a5a:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
	uint32_t     polling_time_ms = 0;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
	uint8_t      byte_value      = 0;
 8009a64:	2300      	movs	r3, #0
 8009a66:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213
	uint8_t      found           = 0;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 8009a70:	f107 0310 	add.w	r3, r7, #16
 8009a74:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009a78:	493b      	ldr	r1, [pc, #236]	@ (8009b68 <VL53L1_WaitValueMaskEx+0x150>)
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f000 fea9 	bl	800a7d2 <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 8009a80:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009a84:	4618      	mov	r0, r3
 8009a86:	f7ff ff91 	bl	80099ac <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 8009a8a:	e049      	b.n	8009b20 <VL53L1_WaitValueMaskEx+0x108>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 8009a8c:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d110      	bne.n	8009ab6 <VL53L1_WaitValueMaskEx+0x9e>
			status = VL53L1_RdByte(
 8009a94:	f207 2213 	addw	r2, r7, #531	@ 0x213
 8009a98:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009a9c:	f2a3 2322 	subw	r3, r3, #546	@ 0x222
 8009aa0:	8819      	ldrh	r1, [r3, #0]
 8009aa2:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009aa6:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8009aaa:	6818      	ldr	r0, [r3, #0]
 8009aac:	f7ff ff0c 	bl	80098c8 <VL53L1_RdByte>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 8009ab6:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 8009aba:	f897 3238 	ldrb.w	r3, [r7, #568]	@ 0x238
 8009abe:	4013      	ands	r3, r2
 8009ac0:	b2db      	uxtb	r3, r3
 8009ac2:	f507 720a 	add.w	r2, r7, #552	@ 0x228
 8009ac6:	f2a2 2223 	subw	r2, r2, #547	@ 0x223
 8009aca:	7812      	ldrb	r2, [r2, #0]
 8009acc:	429a      	cmp	r2, r3
 8009ace:	d102      	bne.n	8009ad6 <VL53L1_WaitValueMaskEx+0xbe>
			found = 1;
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 8009ad6:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d114      	bne.n	8009b08 <VL53L1_WaitValueMaskEx+0xf0>
 8009ade:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d110      	bne.n	8009b08 <VL53L1_WaitValueMaskEx+0xf0>
			found == 0 &&
 8009ae6:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d00c      	beq.n	8009b08 <VL53L1_WaitValueMaskEx+0xf0>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 8009aee:	f8d7 223c 	ldr.w	r2, [r7, #572]	@ 0x23c
 8009af2:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009af6:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8009afa:	4611      	mov	r1, r2
 8009afc:	6818      	ldr	r0, [r3, #0]
 8009afe:	f7ff ff66 	bl	80099ce <VL53L1_WaitMs>
 8009b02:	4603      	mov	r3, r0
 8009b04:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 8009b08:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f7ff ff4d 	bl	80099ac <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 8009b12:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8009b16:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8009b1a:	1ad3      	subs	r3, r2, r3
 8009b1c:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
		   (polling_time_ms < timeout_ms) &&
 8009b20:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d10c      	bne.n	8009b42 <VL53L1_WaitValueMaskEx+0x12a>
	while ((status == VL53L1_ERROR_NONE) &&
 8009b28:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009b2c:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 8009b30:	f8d7 2220 	ldr.w	r2, [r7, #544]	@ 0x220
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d203      	bcs.n	8009b42 <VL53L1_WaitValueMaskEx+0x12a>
		   (polling_time_ms < timeout_ms) &&
 8009b3a:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d0a4      	beq.n	8009a8c <VL53L1_WaitValueMaskEx+0x74>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 8009b42:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d106      	bne.n	8009b58 <VL53L1_WaitValueMaskEx+0x140>
 8009b4a:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d102      	bne.n	8009b58 <VL53L1_WaitValueMaskEx+0x140>
		status = VL53L1_ERROR_TIME_OUT;
 8009b52:	23f9      	movs	r3, #249	@ 0xf9
 8009b54:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227

	return status;
 8009b58:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	f507 770b 	add.w	r7, r7, #556	@ 0x22c
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd90      	pop	{r4, r7, pc}
 8009b66:	bf00      	nop
 8009b68:	0800c734 	.word	0x0800c734

08009b6c <__cvt>:
 8009b6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b70:	ec57 6b10 	vmov	r6, r7, d0
 8009b74:	2f00      	cmp	r7, #0
 8009b76:	460c      	mov	r4, r1
 8009b78:	4619      	mov	r1, r3
 8009b7a:	463b      	mov	r3, r7
 8009b7c:	bfbb      	ittet	lt
 8009b7e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009b82:	461f      	movlt	r7, r3
 8009b84:	2300      	movge	r3, #0
 8009b86:	232d      	movlt	r3, #45	@ 0x2d
 8009b88:	700b      	strb	r3, [r1, #0]
 8009b8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b8c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009b90:	4691      	mov	r9, r2
 8009b92:	f023 0820 	bic.w	r8, r3, #32
 8009b96:	bfbc      	itt	lt
 8009b98:	4632      	movlt	r2, r6
 8009b9a:	4616      	movlt	r6, r2
 8009b9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ba0:	d005      	beq.n	8009bae <__cvt+0x42>
 8009ba2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009ba6:	d100      	bne.n	8009baa <__cvt+0x3e>
 8009ba8:	3401      	adds	r4, #1
 8009baa:	2102      	movs	r1, #2
 8009bac:	e000      	b.n	8009bb0 <__cvt+0x44>
 8009bae:	2103      	movs	r1, #3
 8009bb0:	ab03      	add	r3, sp, #12
 8009bb2:	9301      	str	r3, [sp, #4]
 8009bb4:	ab02      	add	r3, sp, #8
 8009bb6:	9300      	str	r3, [sp, #0]
 8009bb8:	ec47 6b10 	vmov	d0, r6, r7
 8009bbc:	4653      	mov	r3, sl
 8009bbe:	4622      	mov	r2, r4
 8009bc0:	f000 ff2a 	bl	800aa18 <_dtoa_r>
 8009bc4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009bc8:	4605      	mov	r5, r0
 8009bca:	d119      	bne.n	8009c00 <__cvt+0x94>
 8009bcc:	f019 0f01 	tst.w	r9, #1
 8009bd0:	d00e      	beq.n	8009bf0 <__cvt+0x84>
 8009bd2:	eb00 0904 	add.w	r9, r0, r4
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	2300      	movs	r3, #0
 8009bda:	4630      	mov	r0, r6
 8009bdc:	4639      	mov	r1, r7
 8009bde:	f7f6 ff73 	bl	8000ac8 <__aeabi_dcmpeq>
 8009be2:	b108      	cbz	r0, 8009be8 <__cvt+0x7c>
 8009be4:	f8cd 900c 	str.w	r9, [sp, #12]
 8009be8:	2230      	movs	r2, #48	@ 0x30
 8009bea:	9b03      	ldr	r3, [sp, #12]
 8009bec:	454b      	cmp	r3, r9
 8009bee:	d31e      	bcc.n	8009c2e <__cvt+0xc2>
 8009bf0:	9b03      	ldr	r3, [sp, #12]
 8009bf2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bf4:	1b5b      	subs	r3, r3, r5
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	6013      	str	r3, [r2, #0]
 8009bfa:	b004      	add	sp, #16
 8009bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c04:	eb00 0904 	add.w	r9, r0, r4
 8009c08:	d1e5      	bne.n	8009bd6 <__cvt+0x6a>
 8009c0a:	7803      	ldrb	r3, [r0, #0]
 8009c0c:	2b30      	cmp	r3, #48	@ 0x30
 8009c0e:	d10a      	bne.n	8009c26 <__cvt+0xba>
 8009c10:	2200      	movs	r2, #0
 8009c12:	2300      	movs	r3, #0
 8009c14:	4630      	mov	r0, r6
 8009c16:	4639      	mov	r1, r7
 8009c18:	f7f6 ff56 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c1c:	b918      	cbnz	r0, 8009c26 <__cvt+0xba>
 8009c1e:	f1c4 0401 	rsb	r4, r4, #1
 8009c22:	f8ca 4000 	str.w	r4, [sl]
 8009c26:	f8da 3000 	ldr.w	r3, [sl]
 8009c2a:	4499      	add	r9, r3
 8009c2c:	e7d3      	b.n	8009bd6 <__cvt+0x6a>
 8009c2e:	1c59      	adds	r1, r3, #1
 8009c30:	9103      	str	r1, [sp, #12]
 8009c32:	701a      	strb	r2, [r3, #0]
 8009c34:	e7d9      	b.n	8009bea <__cvt+0x7e>

08009c36 <__exponent>:
 8009c36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c38:	2900      	cmp	r1, #0
 8009c3a:	bfba      	itte	lt
 8009c3c:	4249      	neglt	r1, r1
 8009c3e:	232d      	movlt	r3, #45	@ 0x2d
 8009c40:	232b      	movge	r3, #43	@ 0x2b
 8009c42:	2909      	cmp	r1, #9
 8009c44:	7002      	strb	r2, [r0, #0]
 8009c46:	7043      	strb	r3, [r0, #1]
 8009c48:	dd29      	ble.n	8009c9e <__exponent+0x68>
 8009c4a:	f10d 0307 	add.w	r3, sp, #7
 8009c4e:	461d      	mov	r5, r3
 8009c50:	270a      	movs	r7, #10
 8009c52:	461a      	mov	r2, r3
 8009c54:	fbb1 f6f7 	udiv	r6, r1, r7
 8009c58:	fb07 1416 	mls	r4, r7, r6, r1
 8009c5c:	3430      	adds	r4, #48	@ 0x30
 8009c5e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009c62:	460c      	mov	r4, r1
 8009c64:	2c63      	cmp	r4, #99	@ 0x63
 8009c66:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009c6a:	4631      	mov	r1, r6
 8009c6c:	dcf1      	bgt.n	8009c52 <__exponent+0x1c>
 8009c6e:	3130      	adds	r1, #48	@ 0x30
 8009c70:	1e94      	subs	r4, r2, #2
 8009c72:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009c76:	1c41      	adds	r1, r0, #1
 8009c78:	4623      	mov	r3, r4
 8009c7a:	42ab      	cmp	r3, r5
 8009c7c:	d30a      	bcc.n	8009c94 <__exponent+0x5e>
 8009c7e:	f10d 0309 	add.w	r3, sp, #9
 8009c82:	1a9b      	subs	r3, r3, r2
 8009c84:	42ac      	cmp	r4, r5
 8009c86:	bf88      	it	hi
 8009c88:	2300      	movhi	r3, #0
 8009c8a:	3302      	adds	r3, #2
 8009c8c:	4403      	add	r3, r0
 8009c8e:	1a18      	subs	r0, r3, r0
 8009c90:	b003      	add	sp, #12
 8009c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c94:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009c98:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009c9c:	e7ed      	b.n	8009c7a <__exponent+0x44>
 8009c9e:	2330      	movs	r3, #48	@ 0x30
 8009ca0:	3130      	adds	r1, #48	@ 0x30
 8009ca2:	7083      	strb	r3, [r0, #2]
 8009ca4:	70c1      	strb	r1, [r0, #3]
 8009ca6:	1d03      	adds	r3, r0, #4
 8009ca8:	e7f1      	b.n	8009c8e <__exponent+0x58>
	...

08009cac <_printf_float>:
 8009cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cb0:	b08d      	sub	sp, #52	@ 0x34
 8009cb2:	460c      	mov	r4, r1
 8009cb4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009cb8:	4616      	mov	r6, r2
 8009cba:	461f      	mov	r7, r3
 8009cbc:	4605      	mov	r5, r0
 8009cbe:	f000 fd9b 	bl	800a7f8 <_localeconv_r>
 8009cc2:	6803      	ldr	r3, [r0, #0]
 8009cc4:	9304      	str	r3, [sp, #16]
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f7f6 fad2 	bl	8000270 <strlen>
 8009ccc:	2300      	movs	r3, #0
 8009cce:	930a      	str	r3, [sp, #40]	@ 0x28
 8009cd0:	f8d8 3000 	ldr.w	r3, [r8]
 8009cd4:	9005      	str	r0, [sp, #20]
 8009cd6:	3307      	adds	r3, #7
 8009cd8:	f023 0307 	bic.w	r3, r3, #7
 8009cdc:	f103 0208 	add.w	r2, r3, #8
 8009ce0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009ce4:	f8d4 b000 	ldr.w	fp, [r4]
 8009ce8:	f8c8 2000 	str.w	r2, [r8]
 8009cec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009cf0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009cf4:	9307      	str	r3, [sp, #28]
 8009cf6:	f8cd 8018 	str.w	r8, [sp, #24]
 8009cfa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009cfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d02:	4b9c      	ldr	r3, [pc, #624]	@ (8009f74 <_printf_float+0x2c8>)
 8009d04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009d08:	f7f6 ff10 	bl	8000b2c <__aeabi_dcmpun>
 8009d0c:	bb70      	cbnz	r0, 8009d6c <_printf_float+0xc0>
 8009d0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d12:	4b98      	ldr	r3, [pc, #608]	@ (8009f74 <_printf_float+0x2c8>)
 8009d14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009d18:	f7f6 feea 	bl	8000af0 <__aeabi_dcmple>
 8009d1c:	bb30      	cbnz	r0, 8009d6c <_printf_float+0xc0>
 8009d1e:	2200      	movs	r2, #0
 8009d20:	2300      	movs	r3, #0
 8009d22:	4640      	mov	r0, r8
 8009d24:	4649      	mov	r1, r9
 8009d26:	f7f6 fed9 	bl	8000adc <__aeabi_dcmplt>
 8009d2a:	b110      	cbz	r0, 8009d32 <_printf_float+0x86>
 8009d2c:	232d      	movs	r3, #45	@ 0x2d
 8009d2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d32:	4a91      	ldr	r2, [pc, #580]	@ (8009f78 <_printf_float+0x2cc>)
 8009d34:	4b91      	ldr	r3, [pc, #580]	@ (8009f7c <_printf_float+0x2d0>)
 8009d36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009d3a:	bf94      	ite	ls
 8009d3c:	4690      	movls	r8, r2
 8009d3e:	4698      	movhi	r8, r3
 8009d40:	2303      	movs	r3, #3
 8009d42:	6123      	str	r3, [r4, #16]
 8009d44:	f02b 0304 	bic.w	r3, fp, #4
 8009d48:	6023      	str	r3, [r4, #0]
 8009d4a:	f04f 0900 	mov.w	r9, #0
 8009d4e:	9700      	str	r7, [sp, #0]
 8009d50:	4633      	mov	r3, r6
 8009d52:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009d54:	4621      	mov	r1, r4
 8009d56:	4628      	mov	r0, r5
 8009d58:	f000 f9d2 	bl	800a100 <_printf_common>
 8009d5c:	3001      	adds	r0, #1
 8009d5e:	f040 808d 	bne.w	8009e7c <_printf_float+0x1d0>
 8009d62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d66:	b00d      	add	sp, #52	@ 0x34
 8009d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6c:	4642      	mov	r2, r8
 8009d6e:	464b      	mov	r3, r9
 8009d70:	4640      	mov	r0, r8
 8009d72:	4649      	mov	r1, r9
 8009d74:	f7f6 feda 	bl	8000b2c <__aeabi_dcmpun>
 8009d78:	b140      	cbz	r0, 8009d8c <_printf_float+0xe0>
 8009d7a:	464b      	mov	r3, r9
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	bfbc      	itt	lt
 8009d80:	232d      	movlt	r3, #45	@ 0x2d
 8009d82:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009d86:	4a7e      	ldr	r2, [pc, #504]	@ (8009f80 <_printf_float+0x2d4>)
 8009d88:	4b7e      	ldr	r3, [pc, #504]	@ (8009f84 <_printf_float+0x2d8>)
 8009d8a:	e7d4      	b.n	8009d36 <_printf_float+0x8a>
 8009d8c:	6863      	ldr	r3, [r4, #4]
 8009d8e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009d92:	9206      	str	r2, [sp, #24]
 8009d94:	1c5a      	adds	r2, r3, #1
 8009d96:	d13b      	bne.n	8009e10 <_printf_float+0x164>
 8009d98:	2306      	movs	r3, #6
 8009d9a:	6063      	str	r3, [r4, #4]
 8009d9c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009da0:	2300      	movs	r3, #0
 8009da2:	6022      	str	r2, [r4, #0]
 8009da4:	9303      	str	r3, [sp, #12]
 8009da6:	ab0a      	add	r3, sp, #40	@ 0x28
 8009da8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009dac:	ab09      	add	r3, sp, #36	@ 0x24
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	6861      	ldr	r1, [r4, #4]
 8009db2:	ec49 8b10 	vmov	d0, r8, r9
 8009db6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009dba:	4628      	mov	r0, r5
 8009dbc:	f7ff fed6 	bl	8009b6c <__cvt>
 8009dc0:	9b06      	ldr	r3, [sp, #24]
 8009dc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009dc4:	2b47      	cmp	r3, #71	@ 0x47
 8009dc6:	4680      	mov	r8, r0
 8009dc8:	d129      	bne.n	8009e1e <_printf_float+0x172>
 8009dca:	1cc8      	adds	r0, r1, #3
 8009dcc:	db02      	blt.n	8009dd4 <_printf_float+0x128>
 8009dce:	6863      	ldr	r3, [r4, #4]
 8009dd0:	4299      	cmp	r1, r3
 8009dd2:	dd41      	ble.n	8009e58 <_printf_float+0x1ac>
 8009dd4:	f1aa 0a02 	sub.w	sl, sl, #2
 8009dd8:	fa5f fa8a 	uxtb.w	sl, sl
 8009ddc:	3901      	subs	r1, #1
 8009dde:	4652      	mov	r2, sl
 8009de0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009de4:	9109      	str	r1, [sp, #36]	@ 0x24
 8009de6:	f7ff ff26 	bl	8009c36 <__exponent>
 8009dea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009dec:	1813      	adds	r3, r2, r0
 8009dee:	2a01      	cmp	r2, #1
 8009df0:	4681      	mov	r9, r0
 8009df2:	6123      	str	r3, [r4, #16]
 8009df4:	dc02      	bgt.n	8009dfc <_printf_float+0x150>
 8009df6:	6822      	ldr	r2, [r4, #0]
 8009df8:	07d2      	lsls	r2, r2, #31
 8009dfa:	d501      	bpl.n	8009e00 <_printf_float+0x154>
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	6123      	str	r3, [r4, #16]
 8009e00:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d0a2      	beq.n	8009d4e <_printf_float+0xa2>
 8009e08:	232d      	movs	r3, #45	@ 0x2d
 8009e0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e0e:	e79e      	b.n	8009d4e <_printf_float+0xa2>
 8009e10:	9a06      	ldr	r2, [sp, #24]
 8009e12:	2a47      	cmp	r2, #71	@ 0x47
 8009e14:	d1c2      	bne.n	8009d9c <_printf_float+0xf0>
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d1c0      	bne.n	8009d9c <_printf_float+0xf0>
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e7bd      	b.n	8009d9a <_printf_float+0xee>
 8009e1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009e22:	d9db      	bls.n	8009ddc <_printf_float+0x130>
 8009e24:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009e28:	d118      	bne.n	8009e5c <_printf_float+0x1b0>
 8009e2a:	2900      	cmp	r1, #0
 8009e2c:	6863      	ldr	r3, [r4, #4]
 8009e2e:	dd0b      	ble.n	8009e48 <_printf_float+0x19c>
 8009e30:	6121      	str	r1, [r4, #16]
 8009e32:	b913      	cbnz	r3, 8009e3a <_printf_float+0x18e>
 8009e34:	6822      	ldr	r2, [r4, #0]
 8009e36:	07d0      	lsls	r0, r2, #31
 8009e38:	d502      	bpl.n	8009e40 <_printf_float+0x194>
 8009e3a:	3301      	adds	r3, #1
 8009e3c:	440b      	add	r3, r1
 8009e3e:	6123      	str	r3, [r4, #16]
 8009e40:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009e42:	f04f 0900 	mov.w	r9, #0
 8009e46:	e7db      	b.n	8009e00 <_printf_float+0x154>
 8009e48:	b913      	cbnz	r3, 8009e50 <_printf_float+0x1a4>
 8009e4a:	6822      	ldr	r2, [r4, #0]
 8009e4c:	07d2      	lsls	r2, r2, #31
 8009e4e:	d501      	bpl.n	8009e54 <_printf_float+0x1a8>
 8009e50:	3302      	adds	r3, #2
 8009e52:	e7f4      	b.n	8009e3e <_printf_float+0x192>
 8009e54:	2301      	movs	r3, #1
 8009e56:	e7f2      	b.n	8009e3e <_printf_float+0x192>
 8009e58:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009e5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e5e:	4299      	cmp	r1, r3
 8009e60:	db05      	blt.n	8009e6e <_printf_float+0x1c2>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	6121      	str	r1, [r4, #16]
 8009e66:	07d8      	lsls	r0, r3, #31
 8009e68:	d5ea      	bpl.n	8009e40 <_printf_float+0x194>
 8009e6a:	1c4b      	adds	r3, r1, #1
 8009e6c:	e7e7      	b.n	8009e3e <_printf_float+0x192>
 8009e6e:	2900      	cmp	r1, #0
 8009e70:	bfd4      	ite	le
 8009e72:	f1c1 0202 	rsble	r2, r1, #2
 8009e76:	2201      	movgt	r2, #1
 8009e78:	4413      	add	r3, r2
 8009e7a:	e7e0      	b.n	8009e3e <_printf_float+0x192>
 8009e7c:	6823      	ldr	r3, [r4, #0]
 8009e7e:	055a      	lsls	r2, r3, #21
 8009e80:	d407      	bmi.n	8009e92 <_printf_float+0x1e6>
 8009e82:	6923      	ldr	r3, [r4, #16]
 8009e84:	4642      	mov	r2, r8
 8009e86:	4631      	mov	r1, r6
 8009e88:	4628      	mov	r0, r5
 8009e8a:	47b8      	blx	r7
 8009e8c:	3001      	adds	r0, #1
 8009e8e:	d12b      	bne.n	8009ee8 <_printf_float+0x23c>
 8009e90:	e767      	b.n	8009d62 <_printf_float+0xb6>
 8009e92:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009e96:	f240 80dd 	bls.w	800a054 <_printf_float+0x3a8>
 8009e9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	f7f6 fe11 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	d033      	beq.n	8009f12 <_printf_float+0x266>
 8009eaa:	4a37      	ldr	r2, [pc, #220]	@ (8009f88 <_printf_float+0x2dc>)
 8009eac:	2301      	movs	r3, #1
 8009eae:	4631      	mov	r1, r6
 8009eb0:	4628      	mov	r0, r5
 8009eb2:	47b8      	blx	r7
 8009eb4:	3001      	adds	r0, #1
 8009eb6:	f43f af54 	beq.w	8009d62 <_printf_float+0xb6>
 8009eba:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009ebe:	4543      	cmp	r3, r8
 8009ec0:	db02      	blt.n	8009ec8 <_printf_float+0x21c>
 8009ec2:	6823      	ldr	r3, [r4, #0]
 8009ec4:	07d8      	lsls	r0, r3, #31
 8009ec6:	d50f      	bpl.n	8009ee8 <_printf_float+0x23c>
 8009ec8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ecc:	4631      	mov	r1, r6
 8009ece:	4628      	mov	r0, r5
 8009ed0:	47b8      	blx	r7
 8009ed2:	3001      	adds	r0, #1
 8009ed4:	f43f af45 	beq.w	8009d62 <_printf_float+0xb6>
 8009ed8:	f04f 0900 	mov.w	r9, #0
 8009edc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8009ee0:	f104 0a1a 	add.w	sl, r4, #26
 8009ee4:	45c8      	cmp	r8, r9
 8009ee6:	dc09      	bgt.n	8009efc <_printf_float+0x250>
 8009ee8:	6823      	ldr	r3, [r4, #0]
 8009eea:	079b      	lsls	r3, r3, #30
 8009eec:	f100 8103 	bmi.w	800a0f6 <_printf_float+0x44a>
 8009ef0:	68e0      	ldr	r0, [r4, #12]
 8009ef2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ef4:	4298      	cmp	r0, r3
 8009ef6:	bfb8      	it	lt
 8009ef8:	4618      	movlt	r0, r3
 8009efa:	e734      	b.n	8009d66 <_printf_float+0xba>
 8009efc:	2301      	movs	r3, #1
 8009efe:	4652      	mov	r2, sl
 8009f00:	4631      	mov	r1, r6
 8009f02:	4628      	mov	r0, r5
 8009f04:	47b8      	blx	r7
 8009f06:	3001      	adds	r0, #1
 8009f08:	f43f af2b 	beq.w	8009d62 <_printf_float+0xb6>
 8009f0c:	f109 0901 	add.w	r9, r9, #1
 8009f10:	e7e8      	b.n	8009ee4 <_printf_float+0x238>
 8009f12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	dc39      	bgt.n	8009f8c <_printf_float+0x2e0>
 8009f18:	4a1b      	ldr	r2, [pc, #108]	@ (8009f88 <_printf_float+0x2dc>)
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	4631      	mov	r1, r6
 8009f1e:	4628      	mov	r0, r5
 8009f20:	47b8      	blx	r7
 8009f22:	3001      	adds	r0, #1
 8009f24:	f43f af1d 	beq.w	8009d62 <_printf_float+0xb6>
 8009f28:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009f2c:	ea59 0303 	orrs.w	r3, r9, r3
 8009f30:	d102      	bne.n	8009f38 <_printf_float+0x28c>
 8009f32:	6823      	ldr	r3, [r4, #0]
 8009f34:	07d9      	lsls	r1, r3, #31
 8009f36:	d5d7      	bpl.n	8009ee8 <_printf_float+0x23c>
 8009f38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f3c:	4631      	mov	r1, r6
 8009f3e:	4628      	mov	r0, r5
 8009f40:	47b8      	blx	r7
 8009f42:	3001      	adds	r0, #1
 8009f44:	f43f af0d 	beq.w	8009d62 <_printf_float+0xb6>
 8009f48:	f04f 0a00 	mov.w	sl, #0
 8009f4c:	f104 0b1a 	add.w	fp, r4, #26
 8009f50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f52:	425b      	negs	r3, r3
 8009f54:	4553      	cmp	r3, sl
 8009f56:	dc01      	bgt.n	8009f5c <_printf_float+0x2b0>
 8009f58:	464b      	mov	r3, r9
 8009f5a:	e793      	b.n	8009e84 <_printf_float+0x1d8>
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	465a      	mov	r2, fp
 8009f60:	4631      	mov	r1, r6
 8009f62:	4628      	mov	r0, r5
 8009f64:	47b8      	blx	r7
 8009f66:	3001      	adds	r0, #1
 8009f68:	f43f aefb 	beq.w	8009d62 <_printf_float+0xb6>
 8009f6c:	f10a 0a01 	add.w	sl, sl, #1
 8009f70:	e7ee      	b.n	8009f50 <_printf_float+0x2a4>
 8009f72:	bf00      	nop
 8009f74:	7fefffff 	.word	0x7fefffff
 8009f78:	0800c770 	.word	0x0800c770
 8009f7c:	0800c774 	.word	0x0800c774
 8009f80:	0800c778 	.word	0x0800c778
 8009f84:	0800c77c 	.word	0x0800c77c
 8009f88:	0800c780 	.word	0x0800c780
 8009f8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f8e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009f92:	4553      	cmp	r3, sl
 8009f94:	bfa8      	it	ge
 8009f96:	4653      	movge	r3, sl
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	4699      	mov	r9, r3
 8009f9c:	dc36      	bgt.n	800a00c <_printf_float+0x360>
 8009f9e:	f04f 0b00 	mov.w	fp, #0
 8009fa2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fa6:	f104 021a 	add.w	r2, r4, #26
 8009faa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009fac:	9306      	str	r3, [sp, #24]
 8009fae:	eba3 0309 	sub.w	r3, r3, r9
 8009fb2:	455b      	cmp	r3, fp
 8009fb4:	dc31      	bgt.n	800a01a <_printf_float+0x36e>
 8009fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fb8:	459a      	cmp	sl, r3
 8009fba:	dc3a      	bgt.n	800a032 <_printf_float+0x386>
 8009fbc:	6823      	ldr	r3, [r4, #0]
 8009fbe:	07da      	lsls	r2, r3, #31
 8009fc0:	d437      	bmi.n	800a032 <_printf_float+0x386>
 8009fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fc4:	ebaa 0903 	sub.w	r9, sl, r3
 8009fc8:	9b06      	ldr	r3, [sp, #24]
 8009fca:	ebaa 0303 	sub.w	r3, sl, r3
 8009fce:	4599      	cmp	r9, r3
 8009fd0:	bfa8      	it	ge
 8009fd2:	4699      	movge	r9, r3
 8009fd4:	f1b9 0f00 	cmp.w	r9, #0
 8009fd8:	dc33      	bgt.n	800a042 <_printf_float+0x396>
 8009fda:	f04f 0800 	mov.w	r8, #0
 8009fde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fe2:	f104 0b1a 	add.w	fp, r4, #26
 8009fe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fe8:	ebaa 0303 	sub.w	r3, sl, r3
 8009fec:	eba3 0309 	sub.w	r3, r3, r9
 8009ff0:	4543      	cmp	r3, r8
 8009ff2:	f77f af79 	ble.w	8009ee8 <_printf_float+0x23c>
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	465a      	mov	r2, fp
 8009ffa:	4631      	mov	r1, r6
 8009ffc:	4628      	mov	r0, r5
 8009ffe:	47b8      	blx	r7
 800a000:	3001      	adds	r0, #1
 800a002:	f43f aeae 	beq.w	8009d62 <_printf_float+0xb6>
 800a006:	f108 0801 	add.w	r8, r8, #1
 800a00a:	e7ec      	b.n	8009fe6 <_printf_float+0x33a>
 800a00c:	4642      	mov	r2, r8
 800a00e:	4631      	mov	r1, r6
 800a010:	4628      	mov	r0, r5
 800a012:	47b8      	blx	r7
 800a014:	3001      	adds	r0, #1
 800a016:	d1c2      	bne.n	8009f9e <_printf_float+0x2f2>
 800a018:	e6a3      	b.n	8009d62 <_printf_float+0xb6>
 800a01a:	2301      	movs	r3, #1
 800a01c:	4631      	mov	r1, r6
 800a01e:	4628      	mov	r0, r5
 800a020:	9206      	str	r2, [sp, #24]
 800a022:	47b8      	blx	r7
 800a024:	3001      	adds	r0, #1
 800a026:	f43f ae9c 	beq.w	8009d62 <_printf_float+0xb6>
 800a02a:	9a06      	ldr	r2, [sp, #24]
 800a02c:	f10b 0b01 	add.w	fp, fp, #1
 800a030:	e7bb      	b.n	8009faa <_printf_float+0x2fe>
 800a032:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a036:	4631      	mov	r1, r6
 800a038:	4628      	mov	r0, r5
 800a03a:	47b8      	blx	r7
 800a03c:	3001      	adds	r0, #1
 800a03e:	d1c0      	bne.n	8009fc2 <_printf_float+0x316>
 800a040:	e68f      	b.n	8009d62 <_printf_float+0xb6>
 800a042:	9a06      	ldr	r2, [sp, #24]
 800a044:	464b      	mov	r3, r9
 800a046:	4442      	add	r2, r8
 800a048:	4631      	mov	r1, r6
 800a04a:	4628      	mov	r0, r5
 800a04c:	47b8      	blx	r7
 800a04e:	3001      	adds	r0, #1
 800a050:	d1c3      	bne.n	8009fda <_printf_float+0x32e>
 800a052:	e686      	b.n	8009d62 <_printf_float+0xb6>
 800a054:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a058:	f1ba 0f01 	cmp.w	sl, #1
 800a05c:	dc01      	bgt.n	800a062 <_printf_float+0x3b6>
 800a05e:	07db      	lsls	r3, r3, #31
 800a060:	d536      	bpl.n	800a0d0 <_printf_float+0x424>
 800a062:	2301      	movs	r3, #1
 800a064:	4642      	mov	r2, r8
 800a066:	4631      	mov	r1, r6
 800a068:	4628      	mov	r0, r5
 800a06a:	47b8      	blx	r7
 800a06c:	3001      	adds	r0, #1
 800a06e:	f43f ae78 	beq.w	8009d62 <_printf_float+0xb6>
 800a072:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a076:	4631      	mov	r1, r6
 800a078:	4628      	mov	r0, r5
 800a07a:	47b8      	blx	r7
 800a07c:	3001      	adds	r0, #1
 800a07e:	f43f ae70 	beq.w	8009d62 <_printf_float+0xb6>
 800a082:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a086:	2200      	movs	r2, #0
 800a088:	2300      	movs	r3, #0
 800a08a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a08e:	f7f6 fd1b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a092:	b9c0      	cbnz	r0, 800a0c6 <_printf_float+0x41a>
 800a094:	4653      	mov	r3, sl
 800a096:	f108 0201 	add.w	r2, r8, #1
 800a09a:	4631      	mov	r1, r6
 800a09c:	4628      	mov	r0, r5
 800a09e:	47b8      	blx	r7
 800a0a0:	3001      	adds	r0, #1
 800a0a2:	d10c      	bne.n	800a0be <_printf_float+0x412>
 800a0a4:	e65d      	b.n	8009d62 <_printf_float+0xb6>
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	465a      	mov	r2, fp
 800a0aa:	4631      	mov	r1, r6
 800a0ac:	4628      	mov	r0, r5
 800a0ae:	47b8      	blx	r7
 800a0b0:	3001      	adds	r0, #1
 800a0b2:	f43f ae56 	beq.w	8009d62 <_printf_float+0xb6>
 800a0b6:	f108 0801 	add.w	r8, r8, #1
 800a0ba:	45d0      	cmp	r8, sl
 800a0bc:	dbf3      	blt.n	800a0a6 <_printf_float+0x3fa>
 800a0be:	464b      	mov	r3, r9
 800a0c0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a0c4:	e6df      	b.n	8009e86 <_printf_float+0x1da>
 800a0c6:	f04f 0800 	mov.w	r8, #0
 800a0ca:	f104 0b1a 	add.w	fp, r4, #26
 800a0ce:	e7f4      	b.n	800a0ba <_printf_float+0x40e>
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	4642      	mov	r2, r8
 800a0d4:	e7e1      	b.n	800a09a <_printf_float+0x3ee>
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	464a      	mov	r2, r9
 800a0da:	4631      	mov	r1, r6
 800a0dc:	4628      	mov	r0, r5
 800a0de:	47b8      	blx	r7
 800a0e0:	3001      	adds	r0, #1
 800a0e2:	f43f ae3e 	beq.w	8009d62 <_printf_float+0xb6>
 800a0e6:	f108 0801 	add.w	r8, r8, #1
 800a0ea:	68e3      	ldr	r3, [r4, #12]
 800a0ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a0ee:	1a5b      	subs	r3, r3, r1
 800a0f0:	4543      	cmp	r3, r8
 800a0f2:	dcf0      	bgt.n	800a0d6 <_printf_float+0x42a>
 800a0f4:	e6fc      	b.n	8009ef0 <_printf_float+0x244>
 800a0f6:	f04f 0800 	mov.w	r8, #0
 800a0fa:	f104 0919 	add.w	r9, r4, #25
 800a0fe:	e7f4      	b.n	800a0ea <_printf_float+0x43e>

0800a100 <_printf_common>:
 800a100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a104:	4616      	mov	r6, r2
 800a106:	4698      	mov	r8, r3
 800a108:	688a      	ldr	r2, [r1, #8]
 800a10a:	690b      	ldr	r3, [r1, #16]
 800a10c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a110:	4293      	cmp	r3, r2
 800a112:	bfb8      	it	lt
 800a114:	4613      	movlt	r3, r2
 800a116:	6033      	str	r3, [r6, #0]
 800a118:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a11c:	4607      	mov	r7, r0
 800a11e:	460c      	mov	r4, r1
 800a120:	b10a      	cbz	r2, 800a126 <_printf_common+0x26>
 800a122:	3301      	adds	r3, #1
 800a124:	6033      	str	r3, [r6, #0]
 800a126:	6823      	ldr	r3, [r4, #0]
 800a128:	0699      	lsls	r1, r3, #26
 800a12a:	bf42      	ittt	mi
 800a12c:	6833      	ldrmi	r3, [r6, #0]
 800a12e:	3302      	addmi	r3, #2
 800a130:	6033      	strmi	r3, [r6, #0]
 800a132:	6825      	ldr	r5, [r4, #0]
 800a134:	f015 0506 	ands.w	r5, r5, #6
 800a138:	d106      	bne.n	800a148 <_printf_common+0x48>
 800a13a:	f104 0a19 	add.w	sl, r4, #25
 800a13e:	68e3      	ldr	r3, [r4, #12]
 800a140:	6832      	ldr	r2, [r6, #0]
 800a142:	1a9b      	subs	r3, r3, r2
 800a144:	42ab      	cmp	r3, r5
 800a146:	dc26      	bgt.n	800a196 <_printf_common+0x96>
 800a148:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a14c:	6822      	ldr	r2, [r4, #0]
 800a14e:	3b00      	subs	r3, #0
 800a150:	bf18      	it	ne
 800a152:	2301      	movne	r3, #1
 800a154:	0692      	lsls	r2, r2, #26
 800a156:	d42b      	bmi.n	800a1b0 <_printf_common+0xb0>
 800a158:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a15c:	4641      	mov	r1, r8
 800a15e:	4638      	mov	r0, r7
 800a160:	47c8      	blx	r9
 800a162:	3001      	adds	r0, #1
 800a164:	d01e      	beq.n	800a1a4 <_printf_common+0xa4>
 800a166:	6823      	ldr	r3, [r4, #0]
 800a168:	6922      	ldr	r2, [r4, #16]
 800a16a:	f003 0306 	and.w	r3, r3, #6
 800a16e:	2b04      	cmp	r3, #4
 800a170:	bf02      	ittt	eq
 800a172:	68e5      	ldreq	r5, [r4, #12]
 800a174:	6833      	ldreq	r3, [r6, #0]
 800a176:	1aed      	subeq	r5, r5, r3
 800a178:	68a3      	ldr	r3, [r4, #8]
 800a17a:	bf0c      	ite	eq
 800a17c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a180:	2500      	movne	r5, #0
 800a182:	4293      	cmp	r3, r2
 800a184:	bfc4      	itt	gt
 800a186:	1a9b      	subgt	r3, r3, r2
 800a188:	18ed      	addgt	r5, r5, r3
 800a18a:	2600      	movs	r6, #0
 800a18c:	341a      	adds	r4, #26
 800a18e:	42b5      	cmp	r5, r6
 800a190:	d11a      	bne.n	800a1c8 <_printf_common+0xc8>
 800a192:	2000      	movs	r0, #0
 800a194:	e008      	b.n	800a1a8 <_printf_common+0xa8>
 800a196:	2301      	movs	r3, #1
 800a198:	4652      	mov	r2, sl
 800a19a:	4641      	mov	r1, r8
 800a19c:	4638      	mov	r0, r7
 800a19e:	47c8      	blx	r9
 800a1a0:	3001      	adds	r0, #1
 800a1a2:	d103      	bne.n	800a1ac <_printf_common+0xac>
 800a1a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1ac:	3501      	adds	r5, #1
 800a1ae:	e7c6      	b.n	800a13e <_printf_common+0x3e>
 800a1b0:	18e1      	adds	r1, r4, r3
 800a1b2:	1c5a      	adds	r2, r3, #1
 800a1b4:	2030      	movs	r0, #48	@ 0x30
 800a1b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a1ba:	4422      	add	r2, r4
 800a1bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a1c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1c4:	3302      	adds	r3, #2
 800a1c6:	e7c7      	b.n	800a158 <_printf_common+0x58>
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	4622      	mov	r2, r4
 800a1cc:	4641      	mov	r1, r8
 800a1ce:	4638      	mov	r0, r7
 800a1d0:	47c8      	blx	r9
 800a1d2:	3001      	adds	r0, #1
 800a1d4:	d0e6      	beq.n	800a1a4 <_printf_common+0xa4>
 800a1d6:	3601      	adds	r6, #1
 800a1d8:	e7d9      	b.n	800a18e <_printf_common+0x8e>
	...

0800a1dc <_printf_i>:
 800a1dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e0:	7e0f      	ldrb	r7, [r1, #24]
 800a1e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1e4:	2f78      	cmp	r7, #120	@ 0x78
 800a1e6:	4691      	mov	r9, r2
 800a1e8:	4680      	mov	r8, r0
 800a1ea:	460c      	mov	r4, r1
 800a1ec:	469a      	mov	sl, r3
 800a1ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1f2:	d807      	bhi.n	800a204 <_printf_i+0x28>
 800a1f4:	2f62      	cmp	r7, #98	@ 0x62
 800a1f6:	d80a      	bhi.n	800a20e <_printf_i+0x32>
 800a1f8:	2f00      	cmp	r7, #0
 800a1fa:	f000 80d2 	beq.w	800a3a2 <_printf_i+0x1c6>
 800a1fe:	2f58      	cmp	r7, #88	@ 0x58
 800a200:	f000 80b9 	beq.w	800a376 <_printf_i+0x19a>
 800a204:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a208:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a20c:	e03a      	b.n	800a284 <_printf_i+0xa8>
 800a20e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a212:	2b15      	cmp	r3, #21
 800a214:	d8f6      	bhi.n	800a204 <_printf_i+0x28>
 800a216:	a101      	add	r1, pc, #4	@ (adr r1, 800a21c <_printf_i+0x40>)
 800a218:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a21c:	0800a275 	.word	0x0800a275
 800a220:	0800a289 	.word	0x0800a289
 800a224:	0800a205 	.word	0x0800a205
 800a228:	0800a205 	.word	0x0800a205
 800a22c:	0800a205 	.word	0x0800a205
 800a230:	0800a205 	.word	0x0800a205
 800a234:	0800a289 	.word	0x0800a289
 800a238:	0800a205 	.word	0x0800a205
 800a23c:	0800a205 	.word	0x0800a205
 800a240:	0800a205 	.word	0x0800a205
 800a244:	0800a205 	.word	0x0800a205
 800a248:	0800a389 	.word	0x0800a389
 800a24c:	0800a2b3 	.word	0x0800a2b3
 800a250:	0800a343 	.word	0x0800a343
 800a254:	0800a205 	.word	0x0800a205
 800a258:	0800a205 	.word	0x0800a205
 800a25c:	0800a3ab 	.word	0x0800a3ab
 800a260:	0800a205 	.word	0x0800a205
 800a264:	0800a2b3 	.word	0x0800a2b3
 800a268:	0800a205 	.word	0x0800a205
 800a26c:	0800a205 	.word	0x0800a205
 800a270:	0800a34b 	.word	0x0800a34b
 800a274:	6833      	ldr	r3, [r6, #0]
 800a276:	1d1a      	adds	r2, r3, #4
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	6032      	str	r2, [r6, #0]
 800a27c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a280:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a284:	2301      	movs	r3, #1
 800a286:	e09d      	b.n	800a3c4 <_printf_i+0x1e8>
 800a288:	6833      	ldr	r3, [r6, #0]
 800a28a:	6820      	ldr	r0, [r4, #0]
 800a28c:	1d19      	adds	r1, r3, #4
 800a28e:	6031      	str	r1, [r6, #0]
 800a290:	0606      	lsls	r6, r0, #24
 800a292:	d501      	bpl.n	800a298 <_printf_i+0xbc>
 800a294:	681d      	ldr	r5, [r3, #0]
 800a296:	e003      	b.n	800a2a0 <_printf_i+0xc4>
 800a298:	0645      	lsls	r5, r0, #25
 800a29a:	d5fb      	bpl.n	800a294 <_printf_i+0xb8>
 800a29c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a2a0:	2d00      	cmp	r5, #0
 800a2a2:	da03      	bge.n	800a2ac <_printf_i+0xd0>
 800a2a4:	232d      	movs	r3, #45	@ 0x2d
 800a2a6:	426d      	negs	r5, r5
 800a2a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2ac:	4859      	ldr	r0, [pc, #356]	@ (800a414 <_printf_i+0x238>)
 800a2ae:	230a      	movs	r3, #10
 800a2b0:	e011      	b.n	800a2d6 <_printf_i+0xfa>
 800a2b2:	6821      	ldr	r1, [r4, #0]
 800a2b4:	6833      	ldr	r3, [r6, #0]
 800a2b6:	0608      	lsls	r0, r1, #24
 800a2b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a2bc:	d402      	bmi.n	800a2c4 <_printf_i+0xe8>
 800a2be:	0649      	lsls	r1, r1, #25
 800a2c0:	bf48      	it	mi
 800a2c2:	b2ad      	uxthmi	r5, r5
 800a2c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2c6:	4853      	ldr	r0, [pc, #332]	@ (800a414 <_printf_i+0x238>)
 800a2c8:	6033      	str	r3, [r6, #0]
 800a2ca:	bf14      	ite	ne
 800a2cc:	230a      	movne	r3, #10
 800a2ce:	2308      	moveq	r3, #8
 800a2d0:	2100      	movs	r1, #0
 800a2d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2d6:	6866      	ldr	r6, [r4, #4]
 800a2d8:	60a6      	str	r6, [r4, #8]
 800a2da:	2e00      	cmp	r6, #0
 800a2dc:	bfa2      	ittt	ge
 800a2de:	6821      	ldrge	r1, [r4, #0]
 800a2e0:	f021 0104 	bicge.w	r1, r1, #4
 800a2e4:	6021      	strge	r1, [r4, #0]
 800a2e6:	b90d      	cbnz	r5, 800a2ec <_printf_i+0x110>
 800a2e8:	2e00      	cmp	r6, #0
 800a2ea:	d04b      	beq.n	800a384 <_printf_i+0x1a8>
 800a2ec:	4616      	mov	r6, r2
 800a2ee:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2f2:	fb03 5711 	mls	r7, r3, r1, r5
 800a2f6:	5dc7      	ldrb	r7, [r0, r7]
 800a2f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2fc:	462f      	mov	r7, r5
 800a2fe:	42bb      	cmp	r3, r7
 800a300:	460d      	mov	r5, r1
 800a302:	d9f4      	bls.n	800a2ee <_printf_i+0x112>
 800a304:	2b08      	cmp	r3, #8
 800a306:	d10b      	bne.n	800a320 <_printf_i+0x144>
 800a308:	6823      	ldr	r3, [r4, #0]
 800a30a:	07df      	lsls	r7, r3, #31
 800a30c:	d508      	bpl.n	800a320 <_printf_i+0x144>
 800a30e:	6923      	ldr	r3, [r4, #16]
 800a310:	6861      	ldr	r1, [r4, #4]
 800a312:	4299      	cmp	r1, r3
 800a314:	bfde      	ittt	le
 800a316:	2330      	movle	r3, #48	@ 0x30
 800a318:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a31c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a320:	1b92      	subs	r2, r2, r6
 800a322:	6122      	str	r2, [r4, #16]
 800a324:	f8cd a000 	str.w	sl, [sp]
 800a328:	464b      	mov	r3, r9
 800a32a:	aa03      	add	r2, sp, #12
 800a32c:	4621      	mov	r1, r4
 800a32e:	4640      	mov	r0, r8
 800a330:	f7ff fee6 	bl	800a100 <_printf_common>
 800a334:	3001      	adds	r0, #1
 800a336:	d14a      	bne.n	800a3ce <_printf_i+0x1f2>
 800a338:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a33c:	b004      	add	sp, #16
 800a33e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a342:	6823      	ldr	r3, [r4, #0]
 800a344:	f043 0320 	orr.w	r3, r3, #32
 800a348:	6023      	str	r3, [r4, #0]
 800a34a:	4833      	ldr	r0, [pc, #204]	@ (800a418 <_printf_i+0x23c>)
 800a34c:	2778      	movs	r7, #120	@ 0x78
 800a34e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a352:	6823      	ldr	r3, [r4, #0]
 800a354:	6831      	ldr	r1, [r6, #0]
 800a356:	061f      	lsls	r7, r3, #24
 800a358:	f851 5b04 	ldr.w	r5, [r1], #4
 800a35c:	d402      	bmi.n	800a364 <_printf_i+0x188>
 800a35e:	065f      	lsls	r7, r3, #25
 800a360:	bf48      	it	mi
 800a362:	b2ad      	uxthmi	r5, r5
 800a364:	6031      	str	r1, [r6, #0]
 800a366:	07d9      	lsls	r1, r3, #31
 800a368:	bf44      	itt	mi
 800a36a:	f043 0320 	orrmi.w	r3, r3, #32
 800a36e:	6023      	strmi	r3, [r4, #0]
 800a370:	b11d      	cbz	r5, 800a37a <_printf_i+0x19e>
 800a372:	2310      	movs	r3, #16
 800a374:	e7ac      	b.n	800a2d0 <_printf_i+0xf4>
 800a376:	4827      	ldr	r0, [pc, #156]	@ (800a414 <_printf_i+0x238>)
 800a378:	e7e9      	b.n	800a34e <_printf_i+0x172>
 800a37a:	6823      	ldr	r3, [r4, #0]
 800a37c:	f023 0320 	bic.w	r3, r3, #32
 800a380:	6023      	str	r3, [r4, #0]
 800a382:	e7f6      	b.n	800a372 <_printf_i+0x196>
 800a384:	4616      	mov	r6, r2
 800a386:	e7bd      	b.n	800a304 <_printf_i+0x128>
 800a388:	6833      	ldr	r3, [r6, #0]
 800a38a:	6825      	ldr	r5, [r4, #0]
 800a38c:	6961      	ldr	r1, [r4, #20]
 800a38e:	1d18      	adds	r0, r3, #4
 800a390:	6030      	str	r0, [r6, #0]
 800a392:	062e      	lsls	r6, r5, #24
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	d501      	bpl.n	800a39c <_printf_i+0x1c0>
 800a398:	6019      	str	r1, [r3, #0]
 800a39a:	e002      	b.n	800a3a2 <_printf_i+0x1c6>
 800a39c:	0668      	lsls	r0, r5, #25
 800a39e:	d5fb      	bpl.n	800a398 <_printf_i+0x1bc>
 800a3a0:	8019      	strh	r1, [r3, #0]
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	6123      	str	r3, [r4, #16]
 800a3a6:	4616      	mov	r6, r2
 800a3a8:	e7bc      	b.n	800a324 <_printf_i+0x148>
 800a3aa:	6833      	ldr	r3, [r6, #0]
 800a3ac:	1d1a      	adds	r2, r3, #4
 800a3ae:	6032      	str	r2, [r6, #0]
 800a3b0:	681e      	ldr	r6, [r3, #0]
 800a3b2:	6862      	ldr	r2, [r4, #4]
 800a3b4:	2100      	movs	r1, #0
 800a3b6:	4630      	mov	r0, r6
 800a3b8:	f7f5 ff0a 	bl	80001d0 <memchr>
 800a3bc:	b108      	cbz	r0, 800a3c2 <_printf_i+0x1e6>
 800a3be:	1b80      	subs	r0, r0, r6
 800a3c0:	6060      	str	r0, [r4, #4]
 800a3c2:	6863      	ldr	r3, [r4, #4]
 800a3c4:	6123      	str	r3, [r4, #16]
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3cc:	e7aa      	b.n	800a324 <_printf_i+0x148>
 800a3ce:	6923      	ldr	r3, [r4, #16]
 800a3d0:	4632      	mov	r2, r6
 800a3d2:	4649      	mov	r1, r9
 800a3d4:	4640      	mov	r0, r8
 800a3d6:	47d0      	blx	sl
 800a3d8:	3001      	adds	r0, #1
 800a3da:	d0ad      	beq.n	800a338 <_printf_i+0x15c>
 800a3dc:	6823      	ldr	r3, [r4, #0]
 800a3de:	079b      	lsls	r3, r3, #30
 800a3e0:	d413      	bmi.n	800a40a <_printf_i+0x22e>
 800a3e2:	68e0      	ldr	r0, [r4, #12]
 800a3e4:	9b03      	ldr	r3, [sp, #12]
 800a3e6:	4298      	cmp	r0, r3
 800a3e8:	bfb8      	it	lt
 800a3ea:	4618      	movlt	r0, r3
 800a3ec:	e7a6      	b.n	800a33c <_printf_i+0x160>
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	4632      	mov	r2, r6
 800a3f2:	4649      	mov	r1, r9
 800a3f4:	4640      	mov	r0, r8
 800a3f6:	47d0      	blx	sl
 800a3f8:	3001      	adds	r0, #1
 800a3fa:	d09d      	beq.n	800a338 <_printf_i+0x15c>
 800a3fc:	3501      	adds	r5, #1
 800a3fe:	68e3      	ldr	r3, [r4, #12]
 800a400:	9903      	ldr	r1, [sp, #12]
 800a402:	1a5b      	subs	r3, r3, r1
 800a404:	42ab      	cmp	r3, r5
 800a406:	dcf2      	bgt.n	800a3ee <_printf_i+0x212>
 800a408:	e7eb      	b.n	800a3e2 <_printf_i+0x206>
 800a40a:	2500      	movs	r5, #0
 800a40c:	f104 0619 	add.w	r6, r4, #25
 800a410:	e7f5      	b.n	800a3fe <_printf_i+0x222>
 800a412:	bf00      	nop
 800a414:	0800c782 	.word	0x0800c782
 800a418:	0800c793 	.word	0x0800c793

0800a41c <std>:
 800a41c:	2300      	movs	r3, #0
 800a41e:	b510      	push	{r4, lr}
 800a420:	4604      	mov	r4, r0
 800a422:	e9c0 3300 	strd	r3, r3, [r0]
 800a426:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a42a:	6083      	str	r3, [r0, #8]
 800a42c:	8181      	strh	r1, [r0, #12]
 800a42e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a430:	81c2      	strh	r2, [r0, #14]
 800a432:	6183      	str	r3, [r0, #24]
 800a434:	4619      	mov	r1, r3
 800a436:	2208      	movs	r2, #8
 800a438:	305c      	adds	r0, #92	@ 0x5c
 800a43a:	f000 f9c2 	bl	800a7c2 <memset>
 800a43e:	4b0d      	ldr	r3, [pc, #52]	@ (800a474 <std+0x58>)
 800a440:	6263      	str	r3, [r4, #36]	@ 0x24
 800a442:	4b0d      	ldr	r3, [pc, #52]	@ (800a478 <std+0x5c>)
 800a444:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a446:	4b0d      	ldr	r3, [pc, #52]	@ (800a47c <std+0x60>)
 800a448:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a44a:	4b0d      	ldr	r3, [pc, #52]	@ (800a480 <std+0x64>)
 800a44c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a44e:	4b0d      	ldr	r3, [pc, #52]	@ (800a484 <std+0x68>)
 800a450:	6224      	str	r4, [r4, #32]
 800a452:	429c      	cmp	r4, r3
 800a454:	d006      	beq.n	800a464 <std+0x48>
 800a456:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a45a:	4294      	cmp	r4, r2
 800a45c:	d002      	beq.n	800a464 <std+0x48>
 800a45e:	33d0      	adds	r3, #208	@ 0xd0
 800a460:	429c      	cmp	r4, r3
 800a462:	d105      	bne.n	800a470 <std+0x54>
 800a464:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a46c:	f000 ba38 	b.w	800a8e0 <__retarget_lock_init_recursive>
 800a470:	bd10      	pop	{r4, pc}
 800a472:	bf00      	nop
 800a474:	0800a73d 	.word	0x0800a73d
 800a478:	0800a75f 	.word	0x0800a75f
 800a47c:	0800a797 	.word	0x0800a797
 800a480:	0800a7bb 	.word	0x0800a7bb
 800a484:	20000404 	.word	0x20000404

0800a488 <stdio_exit_handler>:
 800a488:	4a02      	ldr	r2, [pc, #8]	@ (800a494 <stdio_exit_handler+0xc>)
 800a48a:	4903      	ldr	r1, [pc, #12]	@ (800a498 <stdio_exit_handler+0x10>)
 800a48c:	4803      	ldr	r0, [pc, #12]	@ (800a49c <stdio_exit_handler+0x14>)
 800a48e:	f000 b869 	b.w	800a564 <_fwalk_sglue>
 800a492:	bf00      	nop
 800a494:	2000003c 	.word	0x2000003c
 800a498:	0800c231 	.word	0x0800c231
 800a49c:	2000004c 	.word	0x2000004c

0800a4a0 <cleanup_stdio>:
 800a4a0:	6841      	ldr	r1, [r0, #4]
 800a4a2:	4b0c      	ldr	r3, [pc, #48]	@ (800a4d4 <cleanup_stdio+0x34>)
 800a4a4:	4299      	cmp	r1, r3
 800a4a6:	b510      	push	{r4, lr}
 800a4a8:	4604      	mov	r4, r0
 800a4aa:	d001      	beq.n	800a4b0 <cleanup_stdio+0x10>
 800a4ac:	f001 fec0 	bl	800c230 <_fflush_r>
 800a4b0:	68a1      	ldr	r1, [r4, #8]
 800a4b2:	4b09      	ldr	r3, [pc, #36]	@ (800a4d8 <cleanup_stdio+0x38>)
 800a4b4:	4299      	cmp	r1, r3
 800a4b6:	d002      	beq.n	800a4be <cleanup_stdio+0x1e>
 800a4b8:	4620      	mov	r0, r4
 800a4ba:	f001 feb9 	bl	800c230 <_fflush_r>
 800a4be:	68e1      	ldr	r1, [r4, #12]
 800a4c0:	4b06      	ldr	r3, [pc, #24]	@ (800a4dc <cleanup_stdio+0x3c>)
 800a4c2:	4299      	cmp	r1, r3
 800a4c4:	d004      	beq.n	800a4d0 <cleanup_stdio+0x30>
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4cc:	f001 beb0 	b.w	800c230 <_fflush_r>
 800a4d0:	bd10      	pop	{r4, pc}
 800a4d2:	bf00      	nop
 800a4d4:	20000404 	.word	0x20000404
 800a4d8:	2000046c 	.word	0x2000046c
 800a4dc:	200004d4 	.word	0x200004d4

0800a4e0 <global_stdio_init.part.0>:
 800a4e0:	b510      	push	{r4, lr}
 800a4e2:	4b0b      	ldr	r3, [pc, #44]	@ (800a510 <global_stdio_init.part.0+0x30>)
 800a4e4:	4c0b      	ldr	r4, [pc, #44]	@ (800a514 <global_stdio_init.part.0+0x34>)
 800a4e6:	4a0c      	ldr	r2, [pc, #48]	@ (800a518 <global_stdio_init.part.0+0x38>)
 800a4e8:	601a      	str	r2, [r3, #0]
 800a4ea:	4620      	mov	r0, r4
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	2104      	movs	r1, #4
 800a4f0:	f7ff ff94 	bl	800a41c <std>
 800a4f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a4f8:	2201      	movs	r2, #1
 800a4fa:	2109      	movs	r1, #9
 800a4fc:	f7ff ff8e 	bl	800a41c <std>
 800a500:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a504:	2202      	movs	r2, #2
 800a506:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a50a:	2112      	movs	r1, #18
 800a50c:	f7ff bf86 	b.w	800a41c <std>
 800a510:	2000053c 	.word	0x2000053c
 800a514:	20000404 	.word	0x20000404
 800a518:	0800a489 	.word	0x0800a489

0800a51c <__sfp_lock_acquire>:
 800a51c:	4801      	ldr	r0, [pc, #4]	@ (800a524 <__sfp_lock_acquire+0x8>)
 800a51e:	f000 b9e0 	b.w	800a8e2 <__retarget_lock_acquire_recursive>
 800a522:	bf00      	nop
 800a524:	20000545 	.word	0x20000545

0800a528 <__sfp_lock_release>:
 800a528:	4801      	ldr	r0, [pc, #4]	@ (800a530 <__sfp_lock_release+0x8>)
 800a52a:	f000 b9db 	b.w	800a8e4 <__retarget_lock_release_recursive>
 800a52e:	bf00      	nop
 800a530:	20000545 	.word	0x20000545

0800a534 <__sinit>:
 800a534:	b510      	push	{r4, lr}
 800a536:	4604      	mov	r4, r0
 800a538:	f7ff fff0 	bl	800a51c <__sfp_lock_acquire>
 800a53c:	6a23      	ldr	r3, [r4, #32]
 800a53e:	b11b      	cbz	r3, 800a548 <__sinit+0x14>
 800a540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a544:	f7ff bff0 	b.w	800a528 <__sfp_lock_release>
 800a548:	4b04      	ldr	r3, [pc, #16]	@ (800a55c <__sinit+0x28>)
 800a54a:	6223      	str	r3, [r4, #32]
 800a54c:	4b04      	ldr	r3, [pc, #16]	@ (800a560 <__sinit+0x2c>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d1f5      	bne.n	800a540 <__sinit+0xc>
 800a554:	f7ff ffc4 	bl	800a4e0 <global_stdio_init.part.0>
 800a558:	e7f2      	b.n	800a540 <__sinit+0xc>
 800a55a:	bf00      	nop
 800a55c:	0800a4a1 	.word	0x0800a4a1
 800a560:	2000053c 	.word	0x2000053c

0800a564 <_fwalk_sglue>:
 800a564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a568:	4607      	mov	r7, r0
 800a56a:	4688      	mov	r8, r1
 800a56c:	4614      	mov	r4, r2
 800a56e:	2600      	movs	r6, #0
 800a570:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a574:	f1b9 0901 	subs.w	r9, r9, #1
 800a578:	d505      	bpl.n	800a586 <_fwalk_sglue+0x22>
 800a57a:	6824      	ldr	r4, [r4, #0]
 800a57c:	2c00      	cmp	r4, #0
 800a57e:	d1f7      	bne.n	800a570 <_fwalk_sglue+0xc>
 800a580:	4630      	mov	r0, r6
 800a582:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a586:	89ab      	ldrh	r3, [r5, #12]
 800a588:	2b01      	cmp	r3, #1
 800a58a:	d907      	bls.n	800a59c <_fwalk_sglue+0x38>
 800a58c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a590:	3301      	adds	r3, #1
 800a592:	d003      	beq.n	800a59c <_fwalk_sglue+0x38>
 800a594:	4629      	mov	r1, r5
 800a596:	4638      	mov	r0, r7
 800a598:	47c0      	blx	r8
 800a59a:	4306      	orrs	r6, r0
 800a59c:	3568      	adds	r5, #104	@ 0x68
 800a59e:	e7e9      	b.n	800a574 <_fwalk_sglue+0x10>

0800a5a0 <iprintf>:
 800a5a0:	b40f      	push	{r0, r1, r2, r3}
 800a5a2:	b507      	push	{r0, r1, r2, lr}
 800a5a4:	4906      	ldr	r1, [pc, #24]	@ (800a5c0 <iprintf+0x20>)
 800a5a6:	ab04      	add	r3, sp, #16
 800a5a8:	6808      	ldr	r0, [r1, #0]
 800a5aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5ae:	6881      	ldr	r1, [r0, #8]
 800a5b0:	9301      	str	r3, [sp, #4]
 800a5b2:	f001 fca1 	bl	800bef8 <_vfiprintf_r>
 800a5b6:	b003      	add	sp, #12
 800a5b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5bc:	b004      	add	sp, #16
 800a5be:	4770      	bx	lr
 800a5c0:	20000048 	.word	0x20000048

0800a5c4 <setbuf>:
 800a5c4:	fab1 f281 	clz	r2, r1
 800a5c8:	0952      	lsrs	r2, r2, #5
 800a5ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a5ce:	0052      	lsls	r2, r2, #1
 800a5d0:	f000 b800 	b.w	800a5d4 <setvbuf>

0800a5d4 <setvbuf>:
 800a5d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a5d8:	461d      	mov	r5, r3
 800a5da:	4b57      	ldr	r3, [pc, #348]	@ (800a738 <setvbuf+0x164>)
 800a5dc:	681f      	ldr	r7, [r3, #0]
 800a5de:	4604      	mov	r4, r0
 800a5e0:	460e      	mov	r6, r1
 800a5e2:	4690      	mov	r8, r2
 800a5e4:	b127      	cbz	r7, 800a5f0 <setvbuf+0x1c>
 800a5e6:	6a3b      	ldr	r3, [r7, #32]
 800a5e8:	b913      	cbnz	r3, 800a5f0 <setvbuf+0x1c>
 800a5ea:	4638      	mov	r0, r7
 800a5ec:	f7ff ffa2 	bl	800a534 <__sinit>
 800a5f0:	f1b8 0f02 	cmp.w	r8, #2
 800a5f4:	d006      	beq.n	800a604 <setvbuf+0x30>
 800a5f6:	f1b8 0f01 	cmp.w	r8, #1
 800a5fa:	f200 809a 	bhi.w	800a732 <setvbuf+0x15e>
 800a5fe:	2d00      	cmp	r5, #0
 800a600:	f2c0 8097 	blt.w	800a732 <setvbuf+0x15e>
 800a604:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a606:	07d9      	lsls	r1, r3, #31
 800a608:	d405      	bmi.n	800a616 <setvbuf+0x42>
 800a60a:	89a3      	ldrh	r3, [r4, #12]
 800a60c:	059a      	lsls	r2, r3, #22
 800a60e:	d402      	bmi.n	800a616 <setvbuf+0x42>
 800a610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a612:	f000 f966 	bl	800a8e2 <__retarget_lock_acquire_recursive>
 800a616:	4621      	mov	r1, r4
 800a618:	4638      	mov	r0, r7
 800a61a:	f001 fe09 	bl	800c230 <_fflush_r>
 800a61e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a620:	b141      	cbz	r1, 800a634 <setvbuf+0x60>
 800a622:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a626:	4299      	cmp	r1, r3
 800a628:	d002      	beq.n	800a630 <setvbuf+0x5c>
 800a62a:	4638      	mov	r0, r7
 800a62c:	f000 ffb8 	bl	800b5a0 <_free_r>
 800a630:	2300      	movs	r3, #0
 800a632:	6363      	str	r3, [r4, #52]	@ 0x34
 800a634:	2300      	movs	r3, #0
 800a636:	61a3      	str	r3, [r4, #24]
 800a638:	6063      	str	r3, [r4, #4]
 800a63a:	89a3      	ldrh	r3, [r4, #12]
 800a63c:	061b      	lsls	r3, r3, #24
 800a63e:	d503      	bpl.n	800a648 <setvbuf+0x74>
 800a640:	6921      	ldr	r1, [r4, #16]
 800a642:	4638      	mov	r0, r7
 800a644:	f000 ffac 	bl	800b5a0 <_free_r>
 800a648:	89a3      	ldrh	r3, [r4, #12]
 800a64a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800a64e:	f023 0303 	bic.w	r3, r3, #3
 800a652:	f1b8 0f02 	cmp.w	r8, #2
 800a656:	81a3      	strh	r3, [r4, #12]
 800a658:	d061      	beq.n	800a71e <setvbuf+0x14a>
 800a65a:	ab01      	add	r3, sp, #4
 800a65c:	466a      	mov	r2, sp
 800a65e:	4621      	mov	r1, r4
 800a660:	4638      	mov	r0, r7
 800a662:	f001 fe0d 	bl	800c280 <__swhatbuf_r>
 800a666:	89a3      	ldrh	r3, [r4, #12]
 800a668:	4318      	orrs	r0, r3
 800a66a:	81a0      	strh	r0, [r4, #12]
 800a66c:	bb2d      	cbnz	r5, 800a6ba <setvbuf+0xe6>
 800a66e:	9d00      	ldr	r5, [sp, #0]
 800a670:	4628      	mov	r0, r5
 800a672:	f000 ffdf 	bl	800b634 <malloc>
 800a676:	4606      	mov	r6, r0
 800a678:	2800      	cmp	r0, #0
 800a67a:	d152      	bne.n	800a722 <setvbuf+0x14e>
 800a67c:	f8dd 9000 	ldr.w	r9, [sp]
 800a680:	45a9      	cmp	r9, r5
 800a682:	d140      	bne.n	800a706 <setvbuf+0x132>
 800a684:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a68c:	f043 0202 	orr.w	r2, r3, #2
 800a690:	81a2      	strh	r2, [r4, #12]
 800a692:	2200      	movs	r2, #0
 800a694:	60a2      	str	r2, [r4, #8]
 800a696:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800a69a:	6022      	str	r2, [r4, #0]
 800a69c:	6122      	str	r2, [r4, #16]
 800a69e:	2201      	movs	r2, #1
 800a6a0:	6162      	str	r2, [r4, #20]
 800a6a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a6a4:	07d6      	lsls	r6, r2, #31
 800a6a6:	d404      	bmi.n	800a6b2 <setvbuf+0xde>
 800a6a8:	0598      	lsls	r0, r3, #22
 800a6aa:	d402      	bmi.n	800a6b2 <setvbuf+0xde>
 800a6ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a6ae:	f000 f919 	bl	800a8e4 <__retarget_lock_release_recursive>
 800a6b2:	4628      	mov	r0, r5
 800a6b4:	b003      	add	sp, #12
 800a6b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6ba:	2e00      	cmp	r6, #0
 800a6bc:	d0d8      	beq.n	800a670 <setvbuf+0x9c>
 800a6be:	6a3b      	ldr	r3, [r7, #32]
 800a6c0:	b913      	cbnz	r3, 800a6c8 <setvbuf+0xf4>
 800a6c2:	4638      	mov	r0, r7
 800a6c4:	f7ff ff36 	bl	800a534 <__sinit>
 800a6c8:	f1b8 0f01 	cmp.w	r8, #1
 800a6cc:	bf08      	it	eq
 800a6ce:	89a3      	ldrheq	r3, [r4, #12]
 800a6d0:	6026      	str	r6, [r4, #0]
 800a6d2:	bf04      	itt	eq
 800a6d4:	f043 0301 	orreq.w	r3, r3, #1
 800a6d8:	81a3      	strheq	r3, [r4, #12]
 800a6da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6de:	f013 0208 	ands.w	r2, r3, #8
 800a6e2:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800a6e6:	d01e      	beq.n	800a726 <setvbuf+0x152>
 800a6e8:	07d9      	lsls	r1, r3, #31
 800a6ea:	bf41      	itttt	mi
 800a6ec:	2200      	movmi	r2, #0
 800a6ee:	426d      	negmi	r5, r5
 800a6f0:	60a2      	strmi	r2, [r4, #8]
 800a6f2:	61a5      	strmi	r5, [r4, #24]
 800a6f4:	bf58      	it	pl
 800a6f6:	60a5      	strpl	r5, [r4, #8]
 800a6f8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a6fa:	07d2      	lsls	r2, r2, #31
 800a6fc:	d401      	bmi.n	800a702 <setvbuf+0x12e>
 800a6fe:	059b      	lsls	r3, r3, #22
 800a700:	d513      	bpl.n	800a72a <setvbuf+0x156>
 800a702:	2500      	movs	r5, #0
 800a704:	e7d5      	b.n	800a6b2 <setvbuf+0xde>
 800a706:	4648      	mov	r0, r9
 800a708:	f000 ff94 	bl	800b634 <malloc>
 800a70c:	4606      	mov	r6, r0
 800a70e:	2800      	cmp	r0, #0
 800a710:	d0b8      	beq.n	800a684 <setvbuf+0xb0>
 800a712:	89a3      	ldrh	r3, [r4, #12]
 800a714:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a718:	81a3      	strh	r3, [r4, #12]
 800a71a:	464d      	mov	r5, r9
 800a71c:	e7cf      	b.n	800a6be <setvbuf+0xea>
 800a71e:	2500      	movs	r5, #0
 800a720:	e7b2      	b.n	800a688 <setvbuf+0xb4>
 800a722:	46a9      	mov	r9, r5
 800a724:	e7f5      	b.n	800a712 <setvbuf+0x13e>
 800a726:	60a2      	str	r2, [r4, #8]
 800a728:	e7e6      	b.n	800a6f8 <setvbuf+0x124>
 800a72a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a72c:	f000 f8da 	bl	800a8e4 <__retarget_lock_release_recursive>
 800a730:	e7e7      	b.n	800a702 <setvbuf+0x12e>
 800a732:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a736:	e7bc      	b.n	800a6b2 <setvbuf+0xde>
 800a738:	20000048 	.word	0x20000048

0800a73c <__sread>:
 800a73c:	b510      	push	{r4, lr}
 800a73e:	460c      	mov	r4, r1
 800a740:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a744:	f000 f87e 	bl	800a844 <_read_r>
 800a748:	2800      	cmp	r0, #0
 800a74a:	bfab      	itete	ge
 800a74c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a74e:	89a3      	ldrhlt	r3, [r4, #12]
 800a750:	181b      	addge	r3, r3, r0
 800a752:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a756:	bfac      	ite	ge
 800a758:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a75a:	81a3      	strhlt	r3, [r4, #12]
 800a75c:	bd10      	pop	{r4, pc}

0800a75e <__swrite>:
 800a75e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a762:	461f      	mov	r7, r3
 800a764:	898b      	ldrh	r3, [r1, #12]
 800a766:	05db      	lsls	r3, r3, #23
 800a768:	4605      	mov	r5, r0
 800a76a:	460c      	mov	r4, r1
 800a76c:	4616      	mov	r6, r2
 800a76e:	d505      	bpl.n	800a77c <__swrite+0x1e>
 800a770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a774:	2302      	movs	r3, #2
 800a776:	2200      	movs	r2, #0
 800a778:	f000 f852 	bl	800a820 <_lseek_r>
 800a77c:	89a3      	ldrh	r3, [r4, #12]
 800a77e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a782:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a786:	81a3      	strh	r3, [r4, #12]
 800a788:	4632      	mov	r2, r6
 800a78a:	463b      	mov	r3, r7
 800a78c:	4628      	mov	r0, r5
 800a78e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a792:	f000 b869 	b.w	800a868 <_write_r>

0800a796 <__sseek>:
 800a796:	b510      	push	{r4, lr}
 800a798:	460c      	mov	r4, r1
 800a79a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a79e:	f000 f83f 	bl	800a820 <_lseek_r>
 800a7a2:	1c43      	adds	r3, r0, #1
 800a7a4:	89a3      	ldrh	r3, [r4, #12]
 800a7a6:	bf15      	itete	ne
 800a7a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a7aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a7ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a7b2:	81a3      	strheq	r3, [r4, #12]
 800a7b4:	bf18      	it	ne
 800a7b6:	81a3      	strhne	r3, [r4, #12]
 800a7b8:	bd10      	pop	{r4, pc}

0800a7ba <__sclose>:
 800a7ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7be:	f000 b81f 	b.w	800a800 <_close_r>

0800a7c2 <memset>:
 800a7c2:	4402      	add	r2, r0
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	d100      	bne.n	800a7cc <memset+0xa>
 800a7ca:	4770      	bx	lr
 800a7cc:	f803 1b01 	strb.w	r1, [r3], #1
 800a7d0:	e7f9      	b.n	800a7c6 <memset+0x4>

0800a7d2 <strncpy>:
 800a7d2:	b510      	push	{r4, lr}
 800a7d4:	3901      	subs	r1, #1
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	b132      	cbz	r2, 800a7e8 <strncpy+0x16>
 800a7da:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a7de:	f803 4b01 	strb.w	r4, [r3], #1
 800a7e2:	3a01      	subs	r2, #1
 800a7e4:	2c00      	cmp	r4, #0
 800a7e6:	d1f7      	bne.n	800a7d8 <strncpy+0x6>
 800a7e8:	441a      	add	r2, r3
 800a7ea:	2100      	movs	r1, #0
 800a7ec:	4293      	cmp	r3, r2
 800a7ee:	d100      	bne.n	800a7f2 <strncpy+0x20>
 800a7f0:	bd10      	pop	{r4, pc}
 800a7f2:	f803 1b01 	strb.w	r1, [r3], #1
 800a7f6:	e7f9      	b.n	800a7ec <strncpy+0x1a>

0800a7f8 <_localeconv_r>:
 800a7f8:	4800      	ldr	r0, [pc, #0]	@ (800a7fc <_localeconv_r+0x4>)
 800a7fa:	4770      	bx	lr
 800a7fc:	20000188 	.word	0x20000188

0800a800 <_close_r>:
 800a800:	b538      	push	{r3, r4, r5, lr}
 800a802:	4d06      	ldr	r5, [pc, #24]	@ (800a81c <_close_r+0x1c>)
 800a804:	2300      	movs	r3, #0
 800a806:	4604      	mov	r4, r0
 800a808:	4608      	mov	r0, r1
 800a80a:	602b      	str	r3, [r5, #0]
 800a80c:	f7f6 fcbf 	bl	800118e <_close>
 800a810:	1c43      	adds	r3, r0, #1
 800a812:	d102      	bne.n	800a81a <_close_r+0x1a>
 800a814:	682b      	ldr	r3, [r5, #0]
 800a816:	b103      	cbz	r3, 800a81a <_close_r+0x1a>
 800a818:	6023      	str	r3, [r4, #0]
 800a81a:	bd38      	pop	{r3, r4, r5, pc}
 800a81c:	20000540 	.word	0x20000540

0800a820 <_lseek_r>:
 800a820:	b538      	push	{r3, r4, r5, lr}
 800a822:	4d07      	ldr	r5, [pc, #28]	@ (800a840 <_lseek_r+0x20>)
 800a824:	4604      	mov	r4, r0
 800a826:	4608      	mov	r0, r1
 800a828:	4611      	mov	r1, r2
 800a82a:	2200      	movs	r2, #0
 800a82c:	602a      	str	r2, [r5, #0]
 800a82e:	461a      	mov	r2, r3
 800a830:	f7f6 fcd4 	bl	80011dc <_lseek>
 800a834:	1c43      	adds	r3, r0, #1
 800a836:	d102      	bne.n	800a83e <_lseek_r+0x1e>
 800a838:	682b      	ldr	r3, [r5, #0]
 800a83a:	b103      	cbz	r3, 800a83e <_lseek_r+0x1e>
 800a83c:	6023      	str	r3, [r4, #0]
 800a83e:	bd38      	pop	{r3, r4, r5, pc}
 800a840:	20000540 	.word	0x20000540

0800a844 <_read_r>:
 800a844:	b538      	push	{r3, r4, r5, lr}
 800a846:	4d07      	ldr	r5, [pc, #28]	@ (800a864 <_read_r+0x20>)
 800a848:	4604      	mov	r4, r0
 800a84a:	4608      	mov	r0, r1
 800a84c:	4611      	mov	r1, r2
 800a84e:	2200      	movs	r2, #0
 800a850:	602a      	str	r2, [r5, #0]
 800a852:	461a      	mov	r2, r3
 800a854:	f7f6 fc7e 	bl	8001154 <_read>
 800a858:	1c43      	adds	r3, r0, #1
 800a85a:	d102      	bne.n	800a862 <_read_r+0x1e>
 800a85c:	682b      	ldr	r3, [r5, #0]
 800a85e:	b103      	cbz	r3, 800a862 <_read_r+0x1e>
 800a860:	6023      	str	r3, [r4, #0]
 800a862:	bd38      	pop	{r3, r4, r5, pc}
 800a864:	20000540 	.word	0x20000540

0800a868 <_write_r>:
 800a868:	b538      	push	{r3, r4, r5, lr}
 800a86a:	4d07      	ldr	r5, [pc, #28]	@ (800a888 <_write_r+0x20>)
 800a86c:	4604      	mov	r4, r0
 800a86e:	4608      	mov	r0, r1
 800a870:	4611      	mov	r1, r2
 800a872:	2200      	movs	r2, #0
 800a874:	602a      	str	r2, [r5, #0]
 800a876:	461a      	mov	r2, r3
 800a878:	f7f6 f996 	bl	8000ba8 <_write>
 800a87c:	1c43      	adds	r3, r0, #1
 800a87e:	d102      	bne.n	800a886 <_write_r+0x1e>
 800a880:	682b      	ldr	r3, [r5, #0]
 800a882:	b103      	cbz	r3, 800a886 <_write_r+0x1e>
 800a884:	6023      	str	r3, [r4, #0]
 800a886:	bd38      	pop	{r3, r4, r5, pc}
 800a888:	20000540 	.word	0x20000540

0800a88c <__errno>:
 800a88c:	4b01      	ldr	r3, [pc, #4]	@ (800a894 <__errno+0x8>)
 800a88e:	6818      	ldr	r0, [r3, #0]
 800a890:	4770      	bx	lr
 800a892:	bf00      	nop
 800a894:	20000048 	.word	0x20000048

0800a898 <__libc_init_array>:
 800a898:	b570      	push	{r4, r5, r6, lr}
 800a89a:	4d0d      	ldr	r5, [pc, #52]	@ (800a8d0 <__libc_init_array+0x38>)
 800a89c:	4c0d      	ldr	r4, [pc, #52]	@ (800a8d4 <__libc_init_array+0x3c>)
 800a89e:	1b64      	subs	r4, r4, r5
 800a8a0:	10a4      	asrs	r4, r4, #2
 800a8a2:	2600      	movs	r6, #0
 800a8a4:	42a6      	cmp	r6, r4
 800a8a6:	d109      	bne.n	800a8bc <__libc_init_array+0x24>
 800a8a8:	4d0b      	ldr	r5, [pc, #44]	@ (800a8d8 <__libc_init_array+0x40>)
 800a8aa:	4c0c      	ldr	r4, [pc, #48]	@ (800a8dc <__libc_init_array+0x44>)
 800a8ac:	f001 fec0 	bl	800c630 <_init>
 800a8b0:	1b64      	subs	r4, r4, r5
 800a8b2:	10a4      	asrs	r4, r4, #2
 800a8b4:	2600      	movs	r6, #0
 800a8b6:	42a6      	cmp	r6, r4
 800a8b8:	d105      	bne.n	800a8c6 <__libc_init_array+0x2e>
 800a8ba:	bd70      	pop	{r4, r5, r6, pc}
 800a8bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8c0:	4798      	blx	r3
 800a8c2:	3601      	adds	r6, #1
 800a8c4:	e7ee      	b.n	800a8a4 <__libc_init_array+0xc>
 800a8c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8ca:	4798      	blx	r3
 800a8cc:	3601      	adds	r6, #1
 800a8ce:	e7f2      	b.n	800a8b6 <__libc_init_array+0x1e>
 800a8d0:	0800cae8 	.word	0x0800cae8
 800a8d4:	0800cae8 	.word	0x0800cae8
 800a8d8:	0800cae8 	.word	0x0800cae8
 800a8dc:	0800caec 	.word	0x0800caec

0800a8e0 <__retarget_lock_init_recursive>:
 800a8e0:	4770      	bx	lr

0800a8e2 <__retarget_lock_acquire_recursive>:
 800a8e2:	4770      	bx	lr

0800a8e4 <__retarget_lock_release_recursive>:
 800a8e4:	4770      	bx	lr

0800a8e6 <memcpy>:
 800a8e6:	440a      	add	r2, r1
 800a8e8:	4291      	cmp	r1, r2
 800a8ea:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a8ee:	d100      	bne.n	800a8f2 <memcpy+0xc>
 800a8f0:	4770      	bx	lr
 800a8f2:	b510      	push	{r4, lr}
 800a8f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8fc:	4291      	cmp	r1, r2
 800a8fe:	d1f9      	bne.n	800a8f4 <memcpy+0xe>
 800a900:	bd10      	pop	{r4, pc}

0800a902 <quorem>:
 800a902:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a906:	6903      	ldr	r3, [r0, #16]
 800a908:	690c      	ldr	r4, [r1, #16]
 800a90a:	42a3      	cmp	r3, r4
 800a90c:	4607      	mov	r7, r0
 800a90e:	db7e      	blt.n	800aa0e <quorem+0x10c>
 800a910:	3c01      	subs	r4, #1
 800a912:	f101 0814 	add.w	r8, r1, #20
 800a916:	00a3      	lsls	r3, r4, #2
 800a918:	f100 0514 	add.w	r5, r0, #20
 800a91c:	9300      	str	r3, [sp, #0]
 800a91e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a922:	9301      	str	r3, [sp, #4]
 800a924:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a928:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a92c:	3301      	adds	r3, #1
 800a92e:	429a      	cmp	r2, r3
 800a930:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a934:	fbb2 f6f3 	udiv	r6, r2, r3
 800a938:	d32e      	bcc.n	800a998 <quorem+0x96>
 800a93a:	f04f 0a00 	mov.w	sl, #0
 800a93e:	46c4      	mov	ip, r8
 800a940:	46ae      	mov	lr, r5
 800a942:	46d3      	mov	fp, sl
 800a944:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a948:	b298      	uxth	r0, r3
 800a94a:	fb06 a000 	mla	r0, r6, r0, sl
 800a94e:	0c02      	lsrs	r2, r0, #16
 800a950:	0c1b      	lsrs	r3, r3, #16
 800a952:	fb06 2303 	mla	r3, r6, r3, r2
 800a956:	f8de 2000 	ldr.w	r2, [lr]
 800a95a:	b280      	uxth	r0, r0
 800a95c:	b292      	uxth	r2, r2
 800a95e:	1a12      	subs	r2, r2, r0
 800a960:	445a      	add	r2, fp
 800a962:	f8de 0000 	ldr.w	r0, [lr]
 800a966:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a970:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a974:	b292      	uxth	r2, r2
 800a976:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a97a:	45e1      	cmp	r9, ip
 800a97c:	f84e 2b04 	str.w	r2, [lr], #4
 800a980:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a984:	d2de      	bcs.n	800a944 <quorem+0x42>
 800a986:	9b00      	ldr	r3, [sp, #0]
 800a988:	58eb      	ldr	r3, [r5, r3]
 800a98a:	b92b      	cbnz	r3, 800a998 <quorem+0x96>
 800a98c:	9b01      	ldr	r3, [sp, #4]
 800a98e:	3b04      	subs	r3, #4
 800a990:	429d      	cmp	r5, r3
 800a992:	461a      	mov	r2, r3
 800a994:	d32f      	bcc.n	800a9f6 <quorem+0xf4>
 800a996:	613c      	str	r4, [r7, #16]
 800a998:	4638      	mov	r0, r7
 800a99a:	f001 f97b 	bl	800bc94 <__mcmp>
 800a99e:	2800      	cmp	r0, #0
 800a9a0:	db25      	blt.n	800a9ee <quorem+0xec>
 800a9a2:	4629      	mov	r1, r5
 800a9a4:	2000      	movs	r0, #0
 800a9a6:	f858 2b04 	ldr.w	r2, [r8], #4
 800a9aa:	f8d1 c000 	ldr.w	ip, [r1]
 800a9ae:	fa1f fe82 	uxth.w	lr, r2
 800a9b2:	fa1f f38c 	uxth.w	r3, ip
 800a9b6:	eba3 030e 	sub.w	r3, r3, lr
 800a9ba:	4403      	add	r3, r0
 800a9bc:	0c12      	lsrs	r2, r2, #16
 800a9be:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a9c2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9cc:	45c1      	cmp	r9, r8
 800a9ce:	f841 3b04 	str.w	r3, [r1], #4
 800a9d2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a9d6:	d2e6      	bcs.n	800a9a6 <quorem+0xa4>
 800a9d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a9dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a9e0:	b922      	cbnz	r2, 800a9ec <quorem+0xea>
 800a9e2:	3b04      	subs	r3, #4
 800a9e4:	429d      	cmp	r5, r3
 800a9e6:	461a      	mov	r2, r3
 800a9e8:	d30b      	bcc.n	800aa02 <quorem+0x100>
 800a9ea:	613c      	str	r4, [r7, #16]
 800a9ec:	3601      	adds	r6, #1
 800a9ee:	4630      	mov	r0, r6
 800a9f0:	b003      	add	sp, #12
 800a9f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9f6:	6812      	ldr	r2, [r2, #0]
 800a9f8:	3b04      	subs	r3, #4
 800a9fa:	2a00      	cmp	r2, #0
 800a9fc:	d1cb      	bne.n	800a996 <quorem+0x94>
 800a9fe:	3c01      	subs	r4, #1
 800aa00:	e7c6      	b.n	800a990 <quorem+0x8e>
 800aa02:	6812      	ldr	r2, [r2, #0]
 800aa04:	3b04      	subs	r3, #4
 800aa06:	2a00      	cmp	r2, #0
 800aa08:	d1ef      	bne.n	800a9ea <quorem+0xe8>
 800aa0a:	3c01      	subs	r4, #1
 800aa0c:	e7ea      	b.n	800a9e4 <quorem+0xe2>
 800aa0e:	2000      	movs	r0, #0
 800aa10:	e7ee      	b.n	800a9f0 <quorem+0xee>
 800aa12:	0000      	movs	r0, r0
 800aa14:	0000      	movs	r0, r0
	...

0800aa18 <_dtoa_r>:
 800aa18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa1c:	69c7      	ldr	r7, [r0, #28]
 800aa1e:	b099      	sub	sp, #100	@ 0x64
 800aa20:	ed8d 0b02 	vstr	d0, [sp, #8]
 800aa24:	ec55 4b10 	vmov	r4, r5, d0
 800aa28:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800aa2a:	9109      	str	r1, [sp, #36]	@ 0x24
 800aa2c:	4683      	mov	fp, r0
 800aa2e:	920e      	str	r2, [sp, #56]	@ 0x38
 800aa30:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aa32:	b97f      	cbnz	r7, 800aa54 <_dtoa_r+0x3c>
 800aa34:	2010      	movs	r0, #16
 800aa36:	f000 fdfd 	bl	800b634 <malloc>
 800aa3a:	4602      	mov	r2, r0
 800aa3c:	f8cb 001c 	str.w	r0, [fp, #28]
 800aa40:	b920      	cbnz	r0, 800aa4c <_dtoa_r+0x34>
 800aa42:	4ba7      	ldr	r3, [pc, #668]	@ (800ace0 <_dtoa_r+0x2c8>)
 800aa44:	21ef      	movs	r1, #239	@ 0xef
 800aa46:	48a7      	ldr	r0, [pc, #668]	@ (800ace4 <_dtoa_r+0x2cc>)
 800aa48:	f001 fd42 	bl	800c4d0 <__assert_func>
 800aa4c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800aa50:	6007      	str	r7, [r0, #0]
 800aa52:	60c7      	str	r7, [r0, #12]
 800aa54:	f8db 301c 	ldr.w	r3, [fp, #28]
 800aa58:	6819      	ldr	r1, [r3, #0]
 800aa5a:	b159      	cbz	r1, 800aa74 <_dtoa_r+0x5c>
 800aa5c:	685a      	ldr	r2, [r3, #4]
 800aa5e:	604a      	str	r2, [r1, #4]
 800aa60:	2301      	movs	r3, #1
 800aa62:	4093      	lsls	r3, r2
 800aa64:	608b      	str	r3, [r1, #8]
 800aa66:	4658      	mov	r0, fp
 800aa68:	f000 feda 	bl	800b820 <_Bfree>
 800aa6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800aa70:	2200      	movs	r2, #0
 800aa72:	601a      	str	r2, [r3, #0]
 800aa74:	1e2b      	subs	r3, r5, #0
 800aa76:	bfb9      	ittee	lt
 800aa78:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800aa7c:	9303      	strlt	r3, [sp, #12]
 800aa7e:	2300      	movge	r3, #0
 800aa80:	6033      	strge	r3, [r6, #0]
 800aa82:	9f03      	ldr	r7, [sp, #12]
 800aa84:	4b98      	ldr	r3, [pc, #608]	@ (800ace8 <_dtoa_r+0x2d0>)
 800aa86:	bfbc      	itt	lt
 800aa88:	2201      	movlt	r2, #1
 800aa8a:	6032      	strlt	r2, [r6, #0]
 800aa8c:	43bb      	bics	r3, r7
 800aa8e:	d112      	bne.n	800aab6 <_dtoa_r+0x9e>
 800aa90:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aa92:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aa96:	6013      	str	r3, [r2, #0]
 800aa98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aa9c:	4323      	orrs	r3, r4
 800aa9e:	f000 854d 	beq.w	800b53c <_dtoa_r+0xb24>
 800aaa2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aaa4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800acfc <_dtoa_r+0x2e4>
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	f000 854f 	beq.w	800b54c <_dtoa_r+0xb34>
 800aaae:	f10a 0303 	add.w	r3, sl, #3
 800aab2:	f000 bd49 	b.w	800b548 <_dtoa_r+0xb30>
 800aab6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aaba:	2200      	movs	r2, #0
 800aabc:	ec51 0b17 	vmov	r0, r1, d7
 800aac0:	2300      	movs	r3, #0
 800aac2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800aac6:	f7f5 ffff 	bl	8000ac8 <__aeabi_dcmpeq>
 800aaca:	4680      	mov	r8, r0
 800aacc:	b158      	cbz	r0, 800aae6 <_dtoa_r+0xce>
 800aace:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aad0:	2301      	movs	r3, #1
 800aad2:	6013      	str	r3, [r2, #0]
 800aad4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aad6:	b113      	cbz	r3, 800aade <_dtoa_r+0xc6>
 800aad8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aada:	4b84      	ldr	r3, [pc, #528]	@ (800acec <_dtoa_r+0x2d4>)
 800aadc:	6013      	str	r3, [r2, #0]
 800aade:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ad00 <_dtoa_r+0x2e8>
 800aae2:	f000 bd33 	b.w	800b54c <_dtoa_r+0xb34>
 800aae6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800aaea:	aa16      	add	r2, sp, #88	@ 0x58
 800aaec:	a917      	add	r1, sp, #92	@ 0x5c
 800aaee:	4658      	mov	r0, fp
 800aaf0:	f001 f980 	bl	800bdf4 <__d2b>
 800aaf4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aaf8:	4681      	mov	r9, r0
 800aafa:	2e00      	cmp	r6, #0
 800aafc:	d077      	beq.n	800abee <_dtoa_r+0x1d6>
 800aafe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab00:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800ab04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab0c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ab10:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ab14:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ab18:	4619      	mov	r1, r3
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	4b74      	ldr	r3, [pc, #464]	@ (800acf0 <_dtoa_r+0x2d8>)
 800ab1e:	f7f5 fbb3 	bl	8000288 <__aeabi_dsub>
 800ab22:	a369      	add	r3, pc, #420	@ (adr r3, 800acc8 <_dtoa_r+0x2b0>)
 800ab24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab28:	f7f5 fd66 	bl	80005f8 <__aeabi_dmul>
 800ab2c:	a368      	add	r3, pc, #416	@ (adr r3, 800acd0 <_dtoa_r+0x2b8>)
 800ab2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab32:	f7f5 fbab 	bl	800028c <__adddf3>
 800ab36:	4604      	mov	r4, r0
 800ab38:	4630      	mov	r0, r6
 800ab3a:	460d      	mov	r5, r1
 800ab3c:	f7f5 fcf2 	bl	8000524 <__aeabi_i2d>
 800ab40:	a365      	add	r3, pc, #404	@ (adr r3, 800acd8 <_dtoa_r+0x2c0>)
 800ab42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab46:	f7f5 fd57 	bl	80005f8 <__aeabi_dmul>
 800ab4a:	4602      	mov	r2, r0
 800ab4c:	460b      	mov	r3, r1
 800ab4e:	4620      	mov	r0, r4
 800ab50:	4629      	mov	r1, r5
 800ab52:	f7f5 fb9b 	bl	800028c <__adddf3>
 800ab56:	4604      	mov	r4, r0
 800ab58:	460d      	mov	r5, r1
 800ab5a:	f7f5 fffd 	bl	8000b58 <__aeabi_d2iz>
 800ab5e:	2200      	movs	r2, #0
 800ab60:	4607      	mov	r7, r0
 800ab62:	2300      	movs	r3, #0
 800ab64:	4620      	mov	r0, r4
 800ab66:	4629      	mov	r1, r5
 800ab68:	f7f5 ffb8 	bl	8000adc <__aeabi_dcmplt>
 800ab6c:	b140      	cbz	r0, 800ab80 <_dtoa_r+0x168>
 800ab6e:	4638      	mov	r0, r7
 800ab70:	f7f5 fcd8 	bl	8000524 <__aeabi_i2d>
 800ab74:	4622      	mov	r2, r4
 800ab76:	462b      	mov	r3, r5
 800ab78:	f7f5 ffa6 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab7c:	b900      	cbnz	r0, 800ab80 <_dtoa_r+0x168>
 800ab7e:	3f01      	subs	r7, #1
 800ab80:	2f16      	cmp	r7, #22
 800ab82:	d851      	bhi.n	800ac28 <_dtoa_r+0x210>
 800ab84:	4b5b      	ldr	r3, [pc, #364]	@ (800acf4 <_dtoa_r+0x2dc>)
 800ab86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ab8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab92:	f7f5 ffa3 	bl	8000adc <__aeabi_dcmplt>
 800ab96:	2800      	cmp	r0, #0
 800ab98:	d048      	beq.n	800ac2c <_dtoa_r+0x214>
 800ab9a:	3f01      	subs	r7, #1
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	9312      	str	r3, [sp, #72]	@ 0x48
 800aba0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800aba2:	1b9b      	subs	r3, r3, r6
 800aba4:	1e5a      	subs	r2, r3, #1
 800aba6:	bf44      	itt	mi
 800aba8:	f1c3 0801 	rsbmi	r8, r3, #1
 800abac:	2300      	movmi	r3, #0
 800abae:	9208      	str	r2, [sp, #32]
 800abb0:	bf54      	ite	pl
 800abb2:	f04f 0800 	movpl.w	r8, #0
 800abb6:	9308      	strmi	r3, [sp, #32]
 800abb8:	2f00      	cmp	r7, #0
 800abba:	db39      	blt.n	800ac30 <_dtoa_r+0x218>
 800abbc:	9b08      	ldr	r3, [sp, #32]
 800abbe:	970f      	str	r7, [sp, #60]	@ 0x3c
 800abc0:	443b      	add	r3, r7
 800abc2:	9308      	str	r3, [sp, #32]
 800abc4:	2300      	movs	r3, #0
 800abc6:	930a      	str	r3, [sp, #40]	@ 0x28
 800abc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abca:	2b09      	cmp	r3, #9
 800abcc:	d864      	bhi.n	800ac98 <_dtoa_r+0x280>
 800abce:	2b05      	cmp	r3, #5
 800abd0:	bfc4      	itt	gt
 800abd2:	3b04      	subgt	r3, #4
 800abd4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800abd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abd8:	f1a3 0302 	sub.w	r3, r3, #2
 800abdc:	bfcc      	ite	gt
 800abde:	2400      	movgt	r4, #0
 800abe0:	2401      	movle	r4, #1
 800abe2:	2b03      	cmp	r3, #3
 800abe4:	d863      	bhi.n	800acae <_dtoa_r+0x296>
 800abe6:	e8df f003 	tbb	[pc, r3]
 800abea:	372a      	.short	0x372a
 800abec:	5535      	.short	0x5535
 800abee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800abf2:	441e      	add	r6, r3
 800abf4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800abf8:	2b20      	cmp	r3, #32
 800abfa:	bfc1      	itttt	gt
 800abfc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ac00:	409f      	lslgt	r7, r3
 800ac02:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ac06:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ac0a:	bfd6      	itet	le
 800ac0c:	f1c3 0320 	rsble	r3, r3, #32
 800ac10:	ea47 0003 	orrgt.w	r0, r7, r3
 800ac14:	fa04 f003 	lslle.w	r0, r4, r3
 800ac18:	f7f5 fc74 	bl	8000504 <__aeabi_ui2d>
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ac22:	3e01      	subs	r6, #1
 800ac24:	9214      	str	r2, [sp, #80]	@ 0x50
 800ac26:	e777      	b.n	800ab18 <_dtoa_r+0x100>
 800ac28:	2301      	movs	r3, #1
 800ac2a:	e7b8      	b.n	800ab9e <_dtoa_r+0x186>
 800ac2c:	9012      	str	r0, [sp, #72]	@ 0x48
 800ac2e:	e7b7      	b.n	800aba0 <_dtoa_r+0x188>
 800ac30:	427b      	negs	r3, r7
 800ac32:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac34:	2300      	movs	r3, #0
 800ac36:	eba8 0807 	sub.w	r8, r8, r7
 800ac3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ac3c:	e7c4      	b.n	800abc8 <_dtoa_r+0x1b0>
 800ac3e:	2300      	movs	r3, #0
 800ac40:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	dc35      	bgt.n	800acb4 <_dtoa_r+0x29c>
 800ac48:	2301      	movs	r3, #1
 800ac4a:	9300      	str	r3, [sp, #0]
 800ac4c:	9307      	str	r3, [sp, #28]
 800ac4e:	461a      	mov	r2, r3
 800ac50:	920e      	str	r2, [sp, #56]	@ 0x38
 800ac52:	e00b      	b.n	800ac6c <_dtoa_r+0x254>
 800ac54:	2301      	movs	r3, #1
 800ac56:	e7f3      	b.n	800ac40 <_dtoa_r+0x228>
 800ac58:	2300      	movs	r3, #0
 800ac5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac5e:	18fb      	adds	r3, r7, r3
 800ac60:	9300      	str	r3, [sp, #0]
 800ac62:	3301      	adds	r3, #1
 800ac64:	2b01      	cmp	r3, #1
 800ac66:	9307      	str	r3, [sp, #28]
 800ac68:	bfb8      	it	lt
 800ac6a:	2301      	movlt	r3, #1
 800ac6c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ac70:	2100      	movs	r1, #0
 800ac72:	2204      	movs	r2, #4
 800ac74:	f102 0514 	add.w	r5, r2, #20
 800ac78:	429d      	cmp	r5, r3
 800ac7a:	d91f      	bls.n	800acbc <_dtoa_r+0x2a4>
 800ac7c:	6041      	str	r1, [r0, #4]
 800ac7e:	4658      	mov	r0, fp
 800ac80:	f000 fd8e 	bl	800b7a0 <_Balloc>
 800ac84:	4682      	mov	sl, r0
 800ac86:	2800      	cmp	r0, #0
 800ac88:	d13c      	bne.n	800ad04 <_dtoa_r+0x2ec>
 800ac8a:	4b1b      	ldr	r3, [pc, #108]	@ (800acf8 <_dtoa_r+0x2e0>)
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	f240 11af 	movw	r1, #431	@ 0x1af
 800ac92:	e6d8      	b.n	800aa46 <_dtoa_r+0x2e>
 800ac94:	2301      	movs	r3, #1
 800ac96:	e7e0      	b.n	800ac5a <_dtoa_r+0x242>
 800ac98:	2401      	movs	r4, #1
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac9e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800aca0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aca4:	9300      	str	r3, [sp, #0]
 800aca6:	9307      	str	r3, [sp, #28]
 800aca8:	2200      	movs	r2, #0
 800acaa:	2312      	movs	r3, #18
 800acac:	e7d0      	b.n	800ac50 <_dtoa_r+0x238>
 800acae:	2301      	movs	r3, #1
 800acb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800acb2:	e7f5      	b.n	800aca0 <_dtoa_r+0x288>
 800acb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800acb6:	9300      	str	r3, [sp, #0]
 800acb8:	9307      	str	r3, [sp, #28]
 800acba:	e7d7      	b.n	800ac6c <_dtoa_r+0x254>
 800acbc:	3101      	adds	r1, #1
 800acbe:	0052      	lsls	r2, r2, #1
 800acc0:	e7d8      	b.n	800ac74 <_dtoa_r+0x25c>
 800acc2:	bf00      	nop
 800acc4:	f3af 8000 	nop.w
 800acc8:	636f4361 	.word	0x636f4361
 800accc:	3fd287a7 	.word	0x3fd287a7
 800acd0:	8b60c8b3 	.word	0x8b60c8b3
 800acd4:	3fc68a28 	.word	0x3fc68a28
 800acd8:	509f79fb 	.word	0x509f79fb
 800acdc:	3fd34413 	.word	0x3fd34413
 800ace0:	0800c7b1 	.word	0x0800c7b1
 800ace4:	0800c7c8 	.word	0x0800c7c8
 800ace8:	7ff00000 	.word	0x7ff00000
 800acec:	0800c781 	.word	0x0800c781
 800acf0:	3ff80000 	.word	0x3ff80000
 800acf4:	0800c8c0 	.word	0x0800c8c0
 800acf8:	0800c820 	.word	0x0800c820
 800acfc:	0800c7ad 	.word	0x0800c7ad
 800ad00:	0800c780 	.word	0x0800c780
 800ad04:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ad08:	6018      	str	r0, [r3, #0]
 800ad0a:	9b07      	ldr	r3, [sp, #28]
 800ad0c:	2b0e      	cmp	r3, #14
 800ad0e:	f200 80a4 	bhi.w	800ae5a <_dtoa_r+0x442>
 800ad12:	2c00      	cmp	r4, #0
 800ad14:	f000 80a1 	beq.w	800ae5a <_dtoa_r+0x442>
 800ad18:	2f00      	cmp	r7, #0
 800ad1a:	dd33      	ble.n	800ad84 <_dtoa_r+0x36c>
 800ad1c:	4bad      	ldr	r3, [pc, #692]	@ (800afd4 <_dtoa_r+0x5bc>)
 800ad1e:	f007 020f 	and.w	r2, r7, #15
 800ad22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad26:	ed93 7b00 	vldr	d7, [r3]
 800ad2a:	05f8      	lsls	r0, r7, #23
 800ad2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ad30:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ad34:	d516      	bpl.n	800ad64 <_dtoa_r+0x34c>
 800ad36:	4ba8      	ldr	r3, [pc, #672]	@ (800afd8 <_dtoa_r+0x5c0>)
 800ad38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ad3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ad40:	f7f5 fd84 	bl	800084c <__aeabi_ddiv>
 800ad44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad48:	f004 040f 	and.w	r4, r4, #15
 800ad4c:	2603      	movs	r6, #3
 800ad4e:	4da2      	ldr	r5, [pc, #648]	@ (800afd8 <_dtoa_r+0x5c0>)
 800ad50:	b954      	cbnz	r4, 800ad68 <_dtoa_r+0x350>
 800ad52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad5a:	f7f5 fd77 	bl	800084c <__aeabi_ddiv>
 800ad5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad62:	e028      	b.n	800adb6 <_dtoa_r+0x39e>
 800ad64:	2602      	movs	r6, #2
 800ad66:	e7f2      	b.n	800ad4e <_dtoa_r+0x336>
 800ad68:	07e1      	lsls	r1, r4, #31
 800ad6a:	d508      	bpl.n	800ad7e <_dtoa_r+0x366>
 800ad6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad70:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ad74:	f7f5 fc40 	bl	80005f8 <__aeabi_dmul>
 800ad78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad7c:	3601      	adds	r6, #1
 800ad7e:	1064      	asrs	r4, r4, #1
 800ad80:	3508      	adds	r5, #8
 800ad82:	e7e5      	b.n	800ad50 <_dtoa_r+0x338>
 800ad84:	f000 80d2 	beq.w	800af2c <_dtoa_r+0x514>
 800ad88:	427c      	negs	r4, r7
 800ad8a:	4b92      	ldr	r3, [pc, #584]	@ (800afd4 <_dtoa_r+0x5bc>)
 800ad8c:	4d92      	ldr	r5, [pc, #584]	@ (800afd8 <_dtoa_r+0x5c0>)
 800ad8e:	f004 020f 	and.w	r2, r4, #15
 800ad92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ad9e:	f7f5 fc2b 	bl	80005f8 <__aeabi_dmul>
 800ada2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ada6:	1124      	asrs	r4, r4, #4
 800ada8:	2300      	movs	r3, #0
 800adaa:	2602      	movs	r6, #2
 800adac:	2c00      	cmp	r4, #0
 800adae:	f040 80b2 	bne.w	800af16 <_dtoa_r+0x4fe>
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d1d3      	bne.n	800ad5e <_dtoa_r+0x346>
 800adb6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800adb8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	f000 80b7 	beq.w	800af30 <_dtoa_r+0x518>
 800adc2:	4b86      	ldr	r3, [pc, #536]	@ (800afdc <_dtoa_r+0x5c4>)
 800adc4:	2200      	movs	r2, #0
 800adc6:	4620      	mov	r0, r4
 800adc8:	4629      	mov	r1, r5
 800adca:	f7f5 fe87 	bl	8000adc <__aeabi_dcmplt>
 800adce:	2800      	cmp	r0, #0
 800add0:	f000 80ae 	beq.w	800af30 <_dtoa_r+0x518>
 800add4:	9b07      	ldr	r3, [sp, #28]
 800add6:	2b00      	cmp	r3, #0
 800add8:	f000 80aa 	beq.w	800af30 <_dtoa_r+0x518>
 800addc:	9b00      	ldr	r3, [sp, #0]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	dd37      	ble.n	800ae52 <_dtoa_r+0x43a>
 800ade2:	1e7b      	subs	r3, r7, #1
 800ade4:	9304      	str	r3, [sp, #16]
 800ade6:	4620      	mov	r0, r4
 800ade8:	4b7d      	ldr	r3, [pc, #500]	@ (800afe0 <_dtoa_r+0x5c8>)
 800adea:	2200      	movs	r2, #0
 800adec:	4629      	mov	r1, r5
 800adee:	f7f5 fc03 	bl	80005f8 <__aeabi_dmul>
 800adf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800adf6:	9c00      	ldr	r4, [sp, #0]
 800adf8:	3601      	adds	r6, #1
 800adfa:	4630      	mov	r0, r6
 800adfc:	f7f5 fb92 	bl	8000524 <__aeabi_i2d>
 800ae00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ae04:	f7f5 fbf8 	bl	80005f8 <__aeabi_dmul>
 800ae08:	4b76      	ldr	r3, [pc, #472]	@ (800afe4 <_dtoa_r+0x5cc>)
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f7f5 fa3e 	bl	800028c <__adddf3>
 800ae10:	4605      	mov	r5, r0
 800ae12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ae16:	2c00      	cmp	r4, #0
 800ae18:	f040 808d 	bne.w	800af36 <_dtoa_r+0x51e>
 800ae1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae20:	4b71      	ldr	r3, [pc, #452]	@ (800afe8 <_dtoa_r+0x5d0>)
 800ae22:	2200      	movs	r2, #0
 800ae24:	f7f5 fa30 	bl	8000288 <__aeabi_dsub>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	460b      	mov	r3, r1
 800ae2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ae30:	462a      	mov	r2, r5
 800ae32:	4633      	mov	r3, r6
 800ae34:	f7f5 fe70 	bl	8000b18 <__aeabi_dcmpgt>
 800ae38:	2800      	cmp	r0, #0
 800ae3a:	f040 828b 	bne.w	800b354 <_dtoa_r+0x93c>
 800ae3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae42:	462a      	mov	r2, r5
 800ae44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ae48:	f7f5 fe48 	bl	8000adc <__aeabi_dcmplt>
 800ae4c:	2800      	cmp	r0, #0
 800ae4e:	f040 8128 	bne.w	800b0a2 <_dtoa_r+0x68a>
 800ae52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ae56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ae5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	f2c0 815a 	blt.w	800b116 <_dtoa_r+0x6fe>
 800ae62:	2f0e      	cmp	r7, #14
 800ae64:	f300 8157 	bgt.w	800b116 <_dtoa_r+0x6fe>
 800ae68:	4b5a      	ldr	r3, [pc, #360]	@ (800afd4 <_dtoa_r+0x5bc>)
 800ae6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ae6e:	ed93 7b00 	vldr	d7, [r3]
 800ae72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	ed8d 7b00 	vstr	d7, [sp]
 800ae7a:	da03      	bge.n	800ae84 <_dtoa_r+0x46c>
 800ae7c:	9b07      	ldr	r3, [sp, #28]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	f340 8101 	ble.w	800b086 <_dtoa_r+0x66e>
 800ae84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ae88:	4656      	mov	r6, sl
 800ae8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae8e:	4620      	mov	r0, r4
 800ae90:	4629      	mov	r1, r5
 800ae92:	f7f5 fcdb 	bl	800084c <__aeabi_ddiv>
 800ae96:	f7f5 fe5f 	bl	8000b58 <__aeabi_d2iz>
 800ae9a:	4680      	mov	r8, r0
 800ae9c:	f7f5 fb42 	bl	8000524 <__aeabi_i2d>
 800aea0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aea4:	f7f5 fba8 	bl	80005f8 <__aeabi_dmul>
 800aea8:	4602      	mov	r2, r0
 800aeaa:	460b      	mov	r3, r1
 800aeac:	4620      	mov	r0, r4
 800aeae:	4629      	mov	r1, r5
 800aeb0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800aeb4:	f7f5 f9e8 	bl	8000288 <__aeabi_dsub>
 800aeb8:	f806 4b01 	strb.w	r4, [r6], #1
 800aebc:	9d07      	ldr	r5, [sp, #28]
 800aebe:	eba6 040a 	sub.w	r4, r6, sl
 800aec2:	42a5      	cmp	r5, r4
 800aec4:	4602      	mov	r2, r0
 800aec6:	460b      	mov	r3, r1
 800aec8:	f040 8117 	bne.w	800b0fa <_dtoa_r+0x6e2>
 800aecc:	f7f5 f9de 	bl	800028c <__adddf3>
 800aed0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aed4:	4604      	mov	r4, r0
 800aed6:	460d      	mov	r5, r1
 800aed8:	f7f5 fe1e 	bl	8000b18 <__aeabi_dcmpgt>
 800aedc:	2800      	cmp	r0, #0
 800aede:	f040 80f9 	bne.w	800b0d4 <_dtoa_r+0x6bc>
 800aee2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aee6:	4620      	mov	r0, r4
 800aee8:	4629      	mov	r1, r5
 800aeea:	f7f5 fded 	bl	8000ac8 <__aeabi_dcmpeq>
 800aeee:	b118      	cbz	r0, 800aef8 <_dtoa_r+0x4e0>
 800aef0:	f018 0f01 	tst.w	r8, #1
 800aef4:	f040 80ee 	bne.w	800b0d4 <_dtoa_r+0x6bc>
 800aef8:	4649      	mov	r1, r9
 800aefa:	4658      	mov	r0, fp
 800aefc:	f000 fc90 	bl	800b820 <_Bfree>
 800af00:	2300      	movs	r3, #0
 800af02:	7033      	strb	r3, [r6, #0]
 800af04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800af06:	3701      	adds	r7, #1
 800af08:	601f      	str	r7, [r3, #0]
 800af0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	f000 831d 	beq.w	800b54c <_dtoa_r+0xb34>
 800af12:	601e      	str	r6, [r3, #0]
 800af14:	e31a      	b.n	800b54c <_dtoa_r+0xb34>
 800af16:	07e2      	lsls	r2, r4, #31
 800af18:	d505      	bpl.n	800af26 <_dtoa_r+0x50e>
 800af1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800af1e:	f7f5 fb6b 	bl	80005f8 <__aeabi_dmul>
 800af22:	3601      	adds	r6, #1
 800af24:	2301      	movs	r3, #1
 800af26:	1064      	asrs	r4, r4, #1
 800af28:	3508      	adds	r5, #8
 800af2a:	e73f      	b.n	800adac <_dtoa_r+0x394>
 800af2c:	2602      	movs	r6, #2
 800af2e:	e742      	b.n	800adb6 <_dtoa_r+0x39e>
 800af30:	9c07      	ldr	r4, [sp, #28]
 800af32:	9704      	str	r7, [sp, #16]
 800af34:	e761      	b.n	800adfa <_dtoa_r+0x3e2>
 800af36:	4b27      	ldr	r3, [pc, #156]	@ (800afd4 <_dtoa_r+0x5bc>)
 800af38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800af3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800af3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800af42:	4454      	add	r4, sl
 800af44:	2900      	cmp	r1, #0
 800af46:	d053      	beq.n	800aff0 <_dtoa_r+0x5d8>
 800af48:	4928      	ldr	r1, [pc, #160]	@ (800afec <_dtoa_r+0x5d4>)
 800af4a:	2000      	movs	r0, #0
 800af4c:	f7f5 fc7e 	bl	800084c <__aeabi_ddiv>
 800af50:	4633      	mov	r3, r6
 800af52:	462a      	mov	r2, r5
 800af54:	f7f5 f998 	bl	8000288 <__aeabi_dsub>
 800af58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af5c:	4656      	mov	r6, sl
 800af5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af62:	f7f5 fdf9 	bl	8000b58 <__aeabi_d2iz>
 800af66:	4605      	mov	r5, r0
 800af68:	f7f5 fadc 	bl	8000524 <__aeabi_i2d>
 800af6c:	4602      	mov	r2, r0
 800af6e:	460b      	mov	r3, r1
 800af70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af74:	f7f5 f988 	bl	8000288 <__aeabi_dsub>
 800af78:	3530      	adds	r5, #48	@ 0x30
 800af7a:	4602      	mov	r2, r0
 800af7c:	460b      	mov	r3, r1
 800af7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af82:	f806 5b01 	strb.w	r5, [r6], #1
 800af86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af8a:	f7f5 fda7 	bl	8000adc <__aeabi_dcmplt>
 800af8e:	2800      	cmp	r0, #0
 800af90:	d171      	bne.n	800b076 <_dtoa_r+0x65e>
 800af92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af96:	4911      	ldr	r1, [pc, #68]	@ (800afdc <_dtoa_r+0x5c4>)
 800af98:	2000      	movs	r0, #0
 800af9a:	f7f5 f975 	bl	8000288 <__aeabi_dsub>
 800af9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800afa2:	f7f5 fd9b 	bl	8000adc <__aeabi_dcmplt>
 800afa6:	2800      	cmp	r0, #0
 800afa8:	f040 8095 	bne.w	800b0d6 <_dtoa_r+0x6be>
 800afac:	42a6      	cmp	r6, r4
 800afae:	f43f af50 	beq.w	800ae52 <_dtoa_r+0x43a>
 800afb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800afb6:	4b0a      	ldr	r3, [pc, #40]	@ (800afe0 <_dtoa_r+0x5c8>)
 800afb8:	2200      	movs	r2, #0
 800afba:	f7f5 fb1d 	bl	80005f8 <__aeabi_dmul>
 800afbe:	4b08      	ldr	r3, [pc, #32]	@ (800afe0 <_dtoa_r+0x5c8>)
 800afc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800afc4:	2200      	movs	r2, #0
 800afc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afca:	f7f5 fb15 	bl	80005f8 <__aeabi_dmul>
 800afce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800afd2:	e7c4      	b.n	800af5e <_dtoa_r+0x546>
 800afd4:	0800c8c0 	.word	0x0800c8c0
 800afd8:	0800c898 	.word	0x0800c898
 800afdc:	3ff00000 	.word	0x3ff00000
 800afe0:	40240000 	.word	0x40240000
 800afe4:	401c0000 	.word	0x401c0000
 800afe8:	40140000 	.word	0x40140000
 800afec:	3fe00000 	.word	0x3fe00000
 800aff0:	4631      	mov	r1, r6
 800aff2:	4628      	mov	r0, r5
 800aff4:	f7f5 fb00 	bl	80005f8 <__aeabi_dmul>
 800aff8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800affc:	9415      	str	r4, [sp, #84]	@ 0x54
 800affe:	4656      	mov	r6, sl
 800b000:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b004:	f7f5 fda8 	bl	8000b58 <__aeabi_d2iz>
 800b008:	4605      	mov	r5, r0
 800b00a:	f7f5 fa8b 	bl	8000524 <__aeabi_i2d>
 800b00e:	4602      	mov	r2, r0
 800b010:	460b      	mov	r3, r1
 800b012:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b016:	f7f5 f937 	bl	8000288 <__aeabi_dsub>
 800b01a:	3530      	adds	r5, #48	@ 0x30
 800b01c:	f806 5b01 	strb.w	r5, [r6], #1
 800b020:	4602      	mov	r2, r0
 800b022:	460b      	mov	r3, r1
 800b024:	42a6      	cmp	r6, r4
 800b026:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b02a:	f04f 0200 	mov.w	r2, #0
 800b02e:	d124      	bne.n	800b07a <_dtoa_r+0x662>
 800b030:	4bac      	ldr	r3, [pc, #688]	@ (800b2e4 <_dtoa_r+0x8cc>)
 800b032:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b036:	f7f5 f929 	bl	800028c <__adddf3>
 800b03a:	4602      	mov	r2, r0
 800b03c:	460b      	mov	r3, r1
 800b03e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b042:	f7f5 fd69 	bl	8000b18 <__aeabi_dcmpgt>
 800b046:	2800      	cmp	r0, #0
 800b048:	d145      	bne.n	800b0d6 <_dtoa_r+0x6be>
 800b04a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b04e:	49a5      	ldr	r1, [pc, #660]	@ (800b2e4 <_dtoa_r+0x8cc>)
 800b050:	2000      	movs	r0, #0
 800b052:	f7f5 f919 	bl	8000288 <__aeabi_dsub>
 800b056:	4602      	mov	r2, r0
 800b058:	460b      	mov	r3, r1
 800b05a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b05e:	f7f5 fd3d 	bl	8000adc <__aeabi_dcmplt>
 800b062:	2800      	cmp	r0, #0
 800b064:	f43f aef5 	beq.w	800ae52 <_dtoa_r+0x43a>
 800b068:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b06a:	1e73      	subs	r3, r6, #1
 800b06c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b06e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b072:	2b30      	cmp	r3, #48	@ 0x30
 800b074:	d0f8      	beq.n	800b068 <_dtoa_r+0x650>
 800b076:	9f04      	ldr	r7, [sp, #16]
 800b078:	e73e      	b.n	800aef8 <_dtoa_r+0x4e0>
 800b07a:	4b9b      	ldr	r3, [pc, #620]	@ (800b2e8 <_dtoa_r+0x8d0>)
 800b07c:	f7f5 fabc 	bl	80005f8 <__aeabi_dmul>
 800b080:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b084:	e7bc      	b.n	800b000 <_dtoa_r+0x5e8>
 800b086:	d10c      	bne.n	800b0a2 <_dtoa_r+0x68a>
 800b088:	4b98      	ldr	r3, [pc, #608]	@ (800b2ec <_dtoa_r+0x8d4>)
 800b08a:	2200      	movs	r2, #0
 800b08c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b090:	f7f5 fab2 	bl	80005f8 <__aeabi_dmul>
 800b094:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b098:	f7f5 fd34 	bl	8000b04 <__aeabi_dcmpge>
 800b09c:	2800      	cmp	r0, #0
 800b09e:	f000 8157 	beq.w	800b350 <_dtoa_r+0x938>
 800b0a2:	2400      	movs	r4, #0
 800b0a4:	4625      	mov	r5, r4
 800b0a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0a8:	43db      	mvns	r3, r3
 800b0aa:	9304      	str	r3, [sp, #16]
 800b0ac:	4656      	mov	r6, sl
 800b0ae:	2700      	movs	r7, #0
 800b0b0:	4621      	mov	r1, r4
 800b0b2:	4658      	mov	r0, fp
 800b0b4:	f000 fbb4 	bl	800b820 <_Bfree>
 800b0b8:	2d00      	cmp	r5, #0
 800b0ba:	d0dc      	beq.n	800b076 <_dtoa_r+0x65e>
 800b0bc:	b12f      	cbz	r7, 800b0ca <_dtoa_r+0x6b2>
 800b0be:	42af      	cmp	r7, r5
 800b0c0:	d003      	beq.n	800b0ca <_dtoa_r+0x6b2>
 800b0c2:	4639      	mov	r1, r7
 800b0c4:	4658      	mov	r0, fp
 800b0c6:	f000 fbab 	bl	800b820 <_Bfree>
 800b0ca:	4629      	mov	r1, r5
 800b0cc:	4658      	mov	r0, fp
 800b0ce:	f000 fba7 	bl	800b820 <_Bfree>
 800b0d2:	e7d0      	b.n	800b076 <_dtoa_r+0x65e>
 800b0d4:	9704      	str	r7, [sp, #16]
 800b0d6:	4633      	mov	r3, r6
 800b0d8:	461e      	mov	r6, r3
 800b0da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0de:	2a39      	cmp	r2, #57	@ 0x39
 800b0e0:	d107      	bne.n	800b0f2 <_dtoa_r+0x6da>
 800b0e2:	459a      	cmp	sl, r3
 800b0e4:	d1f8      	bne.n	800b0d8 <_dtoa_r+0x6c0>
 800b0e6:	9a04      	ldr	r2, [sp, #16]
 800b0e8:	3201      	adds	r2, #1
 800b0ea:	9204      	str	r2, [sp, #16]
 800b0ec:	2230      	movs	r2, #48	@ 0x30
 800b0ee:	f88a 2000 	strb.w	r2, [sl]
 800b0f2:	781a      	ldrb	r2, [r3, #0]
 800b0f4:	3201      	adds	r2, #1
 800b0f6:	701a      	strb	r2, [r3, #0]
 800b0f8:	e7bd      	b.n	800b076 <_dtoa_r+0x65e>
 800b0fa:	4b7b      	ldr	r3, [pc, #492]	@ (800b2e8 <_dtoa_r+0x8d0>)
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	f7f5 fa7b 	bl	80005f8 <__aeabi_dmul>
 800b102:	2200      	movs	r2, #0
 800b104:	2300      	movs	r3, #0
 800b106:	4604      	mov	r4, r0
 800b108:	460d      	mov	r5, r1
 800b10a:	f7f5 fcdd 	bl	8000ac8 <__aeabi_dcmpeq>
 800b10e:	2800      	cmp	r0, #0
 800b110:	f43f aebb 	beq.w	800ae8a <_dtoa_r+0x472>
 800b114:	e6f0      	b.n	800aef8 <_dtoa_r+0x4e0>
 800b116:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b118:	2a00      	cmp	r2, #0
 800b11a:	f000 80db 	beq.w	800b2d4 <_dtoa_r+0x8bc>
 800b11e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b120:	2a01      	cmp	r2, #1
 800b122:	f300 80bf 	bgt.w	800b2a4 <_dtoa_r+0x88c>
 800b126:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b128:	2a00      	cmp	r2, #0
 800b12a:	f000 80b7 	beq.w	800b29c <_dtoa_r+0x884>
 800b12e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b132:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b134:	4646      	mov	r6, r8
 800b136:	9a08      	ldr	r2, [sp, #32]
 800b138:	2101      	movs	r1, #1
 800b13a:	441a      	add	r2, r3
 800b13c:	4658      	mov	r0, fp
 800b13e:	4498      	add	r8, r3
 800b140:	9208      	str	r2, [sp, #32]
 800b142:	f000 fc21 	bl	800b988 <__i2b>
 800b146:	4605      	mov	r5, r0
 800b148:	b15e      	cbz	r6, 800b162 <_dtoa_r+0x74a>
 800b14a:	9b08      	ldr	r3, [sp, #32]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	dd08      	ble.n	800b162 <_dtoa_r+0x74a>
 800b150:	42b3      	cmp	r3, r6
 800b152:	9a08      	ldr	r2, [sp, #32]
 800b154:	bfa8      	it	ge
 800b156:	4633      	movge	r3, r6
 800b158:	eba8 0803 	sub.w	r8, r8, r3
 800b15c:	1af6      	subs	r6, r6, r3
 800b15e:	1ad3      	subs	r3, r2, r3
 800b160:	9308      	str	r3, [sp, #32]
 800b162:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b164:	b1f3      	cbz	r3, 800b1a4 <_dtoa_r+0x78c>
 800b166:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b168:	2b00      	cmp	r3, #0
 800b16a:	f000 80b7 	beq.w	800b2dc <_dtoa_r+0x8c4>
 800b16e:	b18c      	cbz	r4, 800b194 <_dtoa_r+0x77c>
 800b170:	4629      	mov	r1, r5
 800b172:	4622      	mov	r2, r4
 800b174:	4658      	mov	r0, fp
 800b176:	f000 fcc7 	bl	800bb08 <__pow5mult>
 800b17a:	464a      	mov	r2, r9
 800b17c:	4601      	mov	r1, r0
 800b17e:	4605      	mov	r5, r0
 800b180:	4658      	mov	r0, fp
 800b182:	f000 fc17 	bl	800b9b4 <__multiply>
 800b186:	4649      	mov	r1, r9
 800b188:	9004      	str	r0, [sp, #16]
 800b18a:	4658      	mov	r0, fp
 800b18c:	f000 fb48 	bl	800b820 <_Bfree>
 800b190:	9b04      	ldr	r3, [sp, #16]
 800b192:	4699      	mov	r9, r3
 800b194:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b196:	1b1a      	subs	r2, r3, r4
 800b198:	d004      	beq.n	800b1a4 <_dtoa_r+0x78c>
 800b19a:	4649      	mov	r1, r9
 800b19c:	4658      	mov	r0, fp
 800b19e:	f000 fcb3 	bl	800bb08 <__pow5mult>
 800b1a2:	4681      	mov	r9, r0
 800b1a4:	2101      	movs	r1, #1
 800b1a6:	4658      	mov	r0, fp
 800b1a8:	f000 fbee 	bl	800b988 <__i2b>
 800b1ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1ae:	4604      	mov	r4, r0
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	f000 81cf 	beq.w	800b554 <_dtoa_r+0xb3c>
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	4601      	mov	r1, r0
 800b1ba:	4658      	mov	r0, fp
 800b1bc:	f000 fca4 	bl	800bb08 <__pow5mult>
 800b1c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1c2:	2b01      	cmp	r3, #1
 800b1c4:	4604      	mov	r4, r0
 800b1c6:	f300 8095 	bgt.w	800b2f4 <_dtoa_r+0x8dc>
 800b1ca:	9b02      	ldr	r3, [sp, #8]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	f040 8087 	bne.w	800b2e0 <_dtoa_r+0x8c8>
 800b1d2:	9b03      	ldr	r3, [sp, #12]
 800b1d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	f040 8089 	bne.w	800b2f0 <_dtoa_r+0x8d8>
 800b1de:	9b03      	ldr	r3, [sp, #12]
 800b1e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b1e4:	0d1b      	lsrs	r3, r3, #20
 800b1e6:	051b      	lsls	r3, r3, #20
 800b1e8:	b12b      	cbz	r3, 800b1f6 <_dtoa_r+0x7de>
 800b1ea:	9b08      	ldr	r3, [sp, #32]
 800b1ec:	3301      	adds	r3, #1
 800b1ee:	9308      	str	r3, [sp, #32]
 800b1f0:	f108 0801 	add.w	r8, r8, #1
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	f000 81b0 	beq.w	800b560 <_dtoa_r+0xb48>
 800b200:	6923      	ldr	r3, [r4, #16]
 800b202:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b206:	6918      	ldr	r0, [r3, #16]
 800b208:	f000 fb72 	bl	800b8f0 <__hi0bits>
 800b20c:	f1c0 0020 	rsb	r0, r0, #32
 800b210:	9b08      	ldr	r3, [sp, #32]
 800b212:	4418      	add	r0, r3
 800b214:	f010 001f 	ands.w	r0, r0, #31
 800b218:	d077      	beq.n	800b30a <_dtoa_r+0x8f2>
 800b21a:	f1c0 0320 	rsb	r3, r0, #32
 800b21e:	2b04      	cmp	r3, #4
 800b220:	dd6b      	ble.n	800b2fa <_dtoa_r+0x8e2>
 800b222:	9b08      	ldr	r3, [sp, #32]
 800b224:	f1c0 001c 	rsb	r0, r0, #28
 800b228:	4403      	add	r3, r0
 800b22a:	4480      	add	r8, r0
 800b22c:	4406      	add	r6, r0
 800b22e:	9308      	str	r3, [sp, #32]
 800b230:	f1b8 0f00 	cmp.w	r8, #0
 800b234:	dd05      	ble.n	800b242 <_dtoa_r+0x82a>
 800b236:	4649      	mov	r1, r9
 800b238:	4642      	mov	r2, r8
 800b23a:	4658      	mov	r0, fp
 800b23c:	f000 fcbe 	bl	800bbbc <__lshift>
 800b240:	4681      	mov	r9, r0
 800b242:	9b08      	ldr	r3, [sp, #32]
 800b244:	2b00      	cmp	r3, #0
 800b246:	dd05      	ble.n	800b254 <_dtoa_r+0x83c>
 800b248:	4621      	mov	r1, r4
 800b24a:	461a      	mov	r2, r3
 800b24c:	4658      	mov	r0, fp
 800b24e:	f000 fcb5 	bl	800bbbc <__lshift>
 800b252:	4604      	mov	r4, r0
 800b254:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b256:	2b00      	cmp	r3, #0
 800b258:	d059      	beq.n	800b30e <_dtoa_r+0x8f6>
 800b25a:	4621      	mov	r1, r4
 800b25c:	4648      	mov	r0, r9
 800b25e:	f000 fd19 	bl	800bc94 <__mcmp>
 800b262:	2800      	cmp	r0, #0
 800b264:	da53      	bge.n	800b30e <_dtoa_r+0x8f6>
 800b266:	1e7b      	subs	r3, r7, #1
 800b268:	9304      	str	r3, [sp, #16]
 800b26a:	4649      	mov	r1, r9
 800b26c:	2300      	movs	r3, #0
 800b26e:	220a      	movs	r2, #10
 800b270:	4658      	mov	r0, fp
 800b272:	f000 faf7 	bl	800b864 <__multadd>
 800b276:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b278:	4681      	mov	r9, r0
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	f000 8172 	beq.w	800b564 <_dtoa_r+0xb4c>
 800b280:	2300      	movs	r3, #0
 800b282:	4629      	mov	r1, r5
 800b284:	220a      	movs	r2, #10
 800b286:	4658      	mov	r0, fp
 800b288:	f000 faec 	bl	800b864 <__multadd>
 800b28c:	9b00      	ldr	r3, [sp, #0]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	4605      	mov	r5, r0
 800b292:	dc67      	bgt.n	800b364 <_dtoa_r+0x94c>
 800b294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b296:	2b02      	cmp	r3, #2
 800b298:	dc41      	bgt.n	800b31e <_dtoa_r+0x906>
 800b29a:	e063      	b.n	800b364 <_dtoa_r+0x94c>
 800b29c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b29e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b2a2:	e746      	b.n	800b132 <_dtoa_r+0x71a>
 800b2a4:	9b07      	ldr	r3, [sp, #28]
 800b2a6:	1e5c      	subs	r4, r3, #1
 800b2a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2aa:	42a3      	cmp	r3, r4
 800b2ac:	bfbf      	itttt	lt
 800b2ae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b2b0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b2b2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b2b4:	1ae3      	sublt	r3, r4, r3
 800b2b6:	bfb4      	ite	lt
 800b2b8:	18d2      	addlt	r2, r2, r3
 800b2ba:	1b1c      	subge	r4, r3, r4
 800b2bc:	9b07      	ldr	r3, [sp, #28]
 800b2be:	bfbc      	itt	lt
 800b2c0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b2c2:	2400      	movlt	r4, #0
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	bfb5      	itete	lt
 800b2c8:	eba8 0603 	sublt.w	r6, r8, r3
 800b2cc:	9b07      	ldrge	r3, [sp, #28]
 800b2ce:	2300      	movlt	r3, #0
 800b2d0:	4646      	movge	r6, r8
 800b2d2:	e730      	b.n	800b136 <_dtoa_r+0x71e>
 800b2d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b2d6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b2d8:	4646      	mov	r6, r8
 800b2da:	e735      	b.n	800b148 <_dtoa_r+0x730>
 800b2dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b2de:	e75c      	b.n	800b19a <_dtoa_r+0x782>
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	e788      	b.n	800b1f6 <_dtoa_r+0x7de>
 800b2e4:	3fe00000 	.word	0x3fe00000
 800b2e8:	40240000 	.word	0x40240000
 800b2ec:	40140000 	.word	0x40140000
 800b2f0:	9b02      	ldr	r3, [sp, #8]
 800b2f2:	e780      	b.n	800b1f6 <_dtoa_r+0x7de>
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2f8:	e782      	b.n	800b200 <_dtoa_r+0x7e8>
 800b2fa:	d099      	beq.n	800b230 <_dtoa_r+0x818>
 800b2fc:	9a08      	ldr	r2, [sp, #32]
 800b2fe:	331c      	adds	r3, #28
 800b300:	441a      	add	r2, r3
 800b302:	4498      	add	r8, r3
 800b304:	441e      	add	r6, r3
 800b306:	9208      	str	r2, [sp, #32]
 800b308:	e792      	b.n	800b230 <_dtoa_r+0x818>
 800b30a:	4603      	mov	r3, r0
 800b30c:	e7f6      	b.n	800b2fc <_dtoa_r+0x8e4>
 800b30e:	9b07      	ldr	r3, [sp, #28]
 800b310:	9704      	str	r7, [sp, #16]
 800b312:	2b00      	cmp	r3, #0
 800b314:	dc20      	bgt.n	800b358 <_dtoa_r+0x940>
 800b316:	9300      	str	r3, [sp, #0]
 800b318:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b31a:	2b02      	cmp	r3, #2
 800b31c:	dd1e      	ble.n	800b35c <_dtoa_r+0x944>
 800b31e:	9b00      	ldr	r3, [sp, #0]
 800b320:	2b00      	cmp	r3, #0
 800b322:	f47f aec0 	bne.w	800b0a6 <_dtoa_r+0x68e>
 800b326:	4621      	mov	r1, r4
 800b328:	2205      	movs	r2, #5
 800b32a:	4658      	mov	r0, fp
 800b32c:	f000 fa9a 	bl	800b864 <__multadd>
 800b330:	4601      	mov	r1, r0
 800b332:	4604      	mov	r4, r0
 800b334:	4648      	mov	r0, r9
 800b336:	f000 fcad 	bl	800bc94 <__mcmp>
 800b33a:	2800      	cmp	r0, #0
 800b33c:	f77f aeb3 	ble.w	800b0a6 <_dtoa_r+0x68e>
 800b340:	4656      	mov	r6, sl
 800b342:	2331      	movs	r3, #49	@ 0x31
 800b344:	f806 3b01 	strb.w	r3, [r6], #1
 800b348:	9b04      	ldr	r3, [sp, #16]
 800b34a:	3301      	adds	r3, #1
 800b34c:	9304      	str	r3, [sp, #16]
 800b34e:	e6ae      	b.n	800b0ae <_dtoa_r+0x696>
 800b350:	9c07      	ldr	r4, [sp, #28]
 800b352:	9704      	str	r7, [sp, #16]
 800b354:	4625      	mov	r5, r4
 800b356:	e7f3      	b.n	800b340 <_dtoa_r+0x928>
 800b358:	9b07      	ldr	r3, [sp, #28]
 800b35a:	9300      	str	r3, [sp, #0]
 800b35c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f000 8104 	beq.w	800b56c <_dtoa_r+0xb54>
 800b364:	2e00      	cmp	r6, #0
 800b366:	dd05      	ble.n	800b374 <_dtoa_r+0x95c>
 800b368:	4629      	mov	r1, r5
 800b36a:	4632      	mov	r2, r6
 800b36c:	4658      	mov	r0, fp
 800b36e:	f000 fc25 	bl	800bbbc <__lshift>
 800b372:	4605      	mov	r5, r0
 800b374:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b376:	2b00      	cmp	r3, #0
 800b378:	d05a      	beq.n	800b430 <_dtoa_r+0xa18>
 800b37a:	6869      	ldr	r1, [r5, #4]
 800b37c:	4658      	mov	r0, fp
 800b37e:	f000 fa0f 	bl	800b7a0 <_Balloc>
 800b382:	4606      	mov	r6, r0
 800b384:	b928      	cbnz	r0, 800b392 <_dtoa_r+0x97a>
 800b386:	4b84      	ldr	r3, [pc, #528]	@ (800b598 <_dtoa_r+0xb80>)
 800b388:	4602      	mov	r2, r0
 800b38a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b38e:	f7ff bb5a 	b.w	800aa46 <_dtoa_r+0x2e>
 800b392:	692a      	ldr	r2, [r5, #16]
 800b394:	3202      	adds	r2, #2
 800b396:	0092      	lsls	r2, r2, #2
 800b398:	f105 010c 	add.w	r1, r5, #12
 800b39c:	300c      	adds	r0, #12
 800b39e:	f7ff faa2 	bl	800a8e6 <memcpy>
 800b3a2:	2201      	movs	r2, #1
 800b3a4:	4631      	mov	r1, r6
 800b3a6:	4658      	mov	r0, fp
 800b3a8:	f000 fc08 	bl	800bbbc <__lshift>
 800b3ac:	f10a 0301 	add.w	r3, sl, #1
 800b3b0:	9307      	str	r3, [sp, #28]
 800b3b2:	9b00      	ldr	r3, [sp, #0]
 800b3b4:	4453      	add	r3, sl
 800b3b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b3b8:	9b02      	ldr	r3, [sp, #8]
 800b3ba:	f003 0301 	and.w	r3, r3, #1
 800b3be:	462f      	mov	r7, r5
 800b3c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b3c2:	4605      	mov	r5, r0
 800b3c4:	9b07      	ldr	r3, [sp, #28]
 800b3c6:	4621      	mov	r1, r4
 800b3c8:	3b01      	subs	r3, #1
 800b3ca:	4648      	mov	r0, r9
 800b3cc:	9300      	str	r3, [sp, #0]
 800b3ce:	f7ff fa98 	bl	800a902 <quorem>
 800b3d2:	4639      	mov	r1, r7
 800b3d4:	9002      	str	r0, [sp, #8]
 800b3d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b3da:	4648      	mov	r0, r9
 800b3dc:	f000 fc5a 	bl	800bc94 <__mcmp>
 800b3e0:	462a      	mov	r2, r5
 800b3e2:	9008      	str	r0, [sp, #32]
 800b3e4:	4621      	mov	r1, r4
 800b3e6:	4658      	mov	r0, fp
 800b3e8:	f000 fc70 	bl	800bccc <__mdiff>
 800b3ec:	68c2      	ldr	r2, [r0, #12]
 800b3ee:	4606      	mov	r6, r0
 800b3f0:	bb02      	cbnz	r2, 800b434 <_dtoa_r+0xa1c>
 800b3f2:	4601      	mov	r1, r0
 800b3f4:	4648      	mov	r0, r9
 800b3f6:	f000 fc4d 	bl	800bc94 <__mcmp>
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	4631      	mov	r1, r6
 800b3fe:	4658      	mov	r0, fp
 800b400:	920e      	str	r2, [sp, #56]	@ 0x38
 800b402:	f000 fa0d 	bl	800b820 <_Bfree>
 800b406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b408:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b40a:	9e07      	ldr	r6, [sp, #28]
 800b40c:	ea43 0102 	orr.w	r1, r3, r2
 800b410:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b412:	4319      	orrs	r1, r3
 800b414:	d110      	bne.n	800b438 <_dtoa_r+0xa20>
 800b416:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b41a:	d029      	beq.n	800b470 <_dtoa_r+0xa58>
 800b41c:	9b08      	ldr	r3, [sp, #32]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	dd02      	ble.n	800b428 <_dtoa_r+0xa10>
 800b422:	9b02      	ldr	r3, [sp, #8]
 800b424:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b428:	9b00      	ldr	r3, [sp, #0]
 800b42a:	f883 8000 	strb.w	r8, [r3]
 800b42e:	e63f      	b.n	800b0b0 <_dtoa_r+0x698>
 800b430:	4628      	mov	r0, r5
 800b432:	e7bb      	b.n	800b3ac <_dtoa_r+0x994>
 800b434:	2201      	movs	r2, #1
 800b436:	e7e1      	b.n	800b3fc <_dtoa_r+0x9e4>
 800b438:	9b08      	ldr	r3, [sp, #32]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	db04      	blt.n	800b448 <_dtoa_r+0xa30>
 800b43e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b440:	430b      	orrs	r3, r1
 800b442:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b444:	430b      	orrs	r3, r1
 800b446:	d120      	bne.n	800b48a <_dtoa_r+0xa72>
 800b448:	2a00      	cmp	r2, #0
 800b44a:	dded      	ble.n	800b428 <_dtoa_r+0xa10>
 800b44c:	4649      	mov	r1, r9
 800b44e:	2201      	movs	r2, #1
 800b450:	4658      	mov	r0, fp
 800b452:	f000 fbb3 	bl	800bbbc <__lshift>
 800b456:	4621      	mov	r1, r4
 800b458:	4681      	mov	r9, r0
 800b45a:	f000 fc1b 	bl	800bc94 <__mcmp>
 800b45e:	2800      	cmp	r0, #0
 800b460:	dc03      	bgt.n	800b46a <_dtoa_r+0xa52>
 800b462:	d1e1      	bne.n	800b428 <_dtoa_r+0xa10>
 800b464:	f018 0f01 	tst.w	r8, #1
 800b468:	d0de      	beq.n	800b428 <_dtoa_r+0xa10>
 800b46a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b46e:	d1d8      	bne.n	800b422 <_dtoa_r+0xa0a>
 800b470:	9a00      	ldr	r2, [sp, #0]
 800b472:	2339      	movs	r3, #57	@ 0x39
 800b474:	7013      	strb	r3, [r2, #0]
 800b476:	4633      	mov	r3, r6
 800b478:	461e      	mov	r6, r3
 800b47a:	3b01      	subs	r3, #1
 800b47c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b480:	2a39      	cmp	r2, #57	@ 0x39
 800b482:	d052      	beq.n	800b52a <_dtoa_r+0xb12>
 800b484:	3201      	adds	r2, #1
 800b486:	701a      	strb	r2, [r3, #0]
 800b488:	e612      	b.n	800b0b0 <_dtoa_r+0x698>
 800b48a:	2a00      	cmp	r2, #0
 800b48c:	dd07      	ble.n	800b49e <_dtoa_r+0xa86>
 800b48e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b492:	d0ed      	beq.n	800b470 <_dtoa_r+0xa58>
 800b494:	9a00      	ldr	r2, [sp, #0]
 800b496:	f108 0301 	add.w	r3, r8, #1
 800b49a:	7013      	strb	r3, [r2, #0]
 800b49c:	e608      	b.n	800b0b0 <_dtoa_r+0x698>
 800b49e:	9b07      	ldr	r3, [sp, #28]
 800b4a0:	9a07      	ldr	r2, [sp, #28]
 800b4a2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b4a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b4a8:	4293      	cmp	r3, r2
 800b4aa:	d028      	beq.n	800b4fe <_dtoa_r+0xae6>
 800b4ac:	4649      	mov	r1, r9
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	220a      	movs	r2, #10
 800b4b2:	4658      	mov	r0, fp
 800b4b4:	f000 f9d6 	bl	800b864 <__multadd>
 800b4b8:	42af      	cmp	r7, r5
 800b4ba:	4681      	mov	r9, r0
 800b4bc:	f04f 0300 	mov.w	r3, #0
 800b4c0:	f04f 020a 	mov.w	r2, #10
 800b4c4:	4639      	mov	r1, r7
 800b4c6:	4658      	mov	r0, fp
 800b4c8:	d107      	bne.n	800b4da <_dtoa_r+0xac2>
 800b4ca:	f000 f9cb 	bl	800b864 <__multadd>
 800b4ce:	4607      	mov	r7, r0
 800b4d0:	4605      	mov	r5, r0
 800b4d2:	9b07      	ldr	r3, [sp, #28]
 800b4d4:	3301      	adds	r3, #1
 800b4d6:	9307      	str	r3, [sp, #28]
 800b4d8:	e774      	b.n	800b3c4 <_dtoa_r+0x9ac>
 800b4da:	f000 f9c3 	bl	800b864 <__multadd>
 800b4de:	4629      	mov	r1, r5
 800b4e0:	4607      	mov	r7, r0
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	220a      	movs	r2, #10
 800b4e6:	4658      	mov	r0, fp
 800b4e8:	f000 f9bc 	bl	800b864 <__multadd>
 800b4ec:	4605      	mov	r5, r0
 800b4ee:	e7f0      	b.n	800b4d2 <_dtoa_r+0xaba>
 800b4f0:	9b00      	ldr	r3, [sp, #0]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	bfcc      	ite	gt
 800b4f6:	461e      	movgt	r6, r3
 800b4f8:	2601      	movle	r6, #1
 800b4fa:	4456      	add	r6, sl
 800b4fc:	2700      	movs	r7, #0
 800b4fe:	4649      	mov	r1, r9
 800b500:	2201      	movs	r2, #1
 800b502:	4658      	mov	r0, fp
 800b504:	f000 fb5a 	bl	800bbbc <__lshift>
 800b508:	4621      	mov	r1, r4
 800b50a:	4681      	mov	r9, r0
 800b50c:	f000 fbc2 	bl	800bc94 <__mcmp>
 800b510:	2800      	cmp	r0, #0
 800b512:	dcb0      	bgt.n	800b476 <_dtoa_r+0xa5e>
 800b514:	d102      	bne.n	800b51c <_dtoa_r+0xb04>
 800b516:	f018 0f01 	tst.w	r8, #1
 800b51a:	d1ac      	bne.n	800b476 <_dtoa_r+0xa5e>
 800b51c:	4633      	mov	r3, r6
 800b51e:	461e      	mov	r6, r3
 800b520:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b524:	2a30      	cmp	r2, #48	@ 0x30
 800b526:	d0fa      	beq.n	800b51e <_dtoa_r+0xb06>
 800b528:	e5c2      	b.n	800b0b0 <_dtoa_r+0x698>
 800b52a:	459a      	cmp	sl, r3
 800b52c:	d1a4      	bne.n	800b478 <_dtoa_r+0xa60>
 800b52e:	9b04      	ldr	r3, [sp, #16]
 800b530:	3301      	adds	r3, #1
 800b532:	9304      	str	r3, [sp, #16]
 800b534:	2331      	movs	r3, #49	@ 0x31
 800b536:	f88a 3000 	strb.w	r3, [sl]
 800b53a:	e5b9      	b.n	800b0b0 <_dtoa_r+0x698>
 800b53c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b53e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b59c <_dtoa_r+0xb84>
 800b542:	b11b      	cbz	r3, 800b54c <_dtoa_r+0xb34>
 800b544:	f10a 0308 	add.w	r3, sl, #8
 800b548:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b54a:	6013      	str	r3, [r2, #0]
 800b54c:	4650      	mov	r0, sl
 800b54e:	b019      	add	sp, #100	@ 0x64
 800b550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b556:	2b01      	cmp	r3, #1
 800b558:	f77f ae37 	ble.w	800b1ca <_dtoa_r+0x7b2>
 800b55c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b55e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b560:	2001      	movs	r0, #1
 800b562:	e655      	b.n	800b210 <_dtoa_r+0x7f8>
 800b564:	9b00      	ldr	r3, [sp, #0]
 800b566:	2b00      	cmp	r3, #0
 800b568:	f77f aed6 	ble.w	800b318 <_dtoa_r+0x900>
 800b56c:	4656      	mov	r6, sl
 800b56e:	4621      	mov	r1, r4
 800b570:	4648      	mov	r0, r9
 800b572:	f7ff f9c6 	bl	800a902 <quorem>
 800b576:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b57a:	f806 8b01 	strb.w	r8, [r6], #1
 800b57e:	9b00      	ldr	r3, [sp, #0]
 800b580:	eba6 020a 	sub.w	r2, r6, sl
 800b584:	4293      	cmp	r3, r2
 800b586:	ddb3      	ble.n	800b4f0 <_dtoa_r+0xad8>
 800b588:	4649      	mov	r1, r9
 800b58a:	2300      	movs	r3, #0
 800b58c:	220a      	movs	r2, #10
 800b58e:	4658      	mov	r0, fp
 800b590:	f000 f968 	bl	800b864 <__multadd>
 800b594:	4681      	mov	r9, r0
 800b596:	e7ea      	b.n	800b56e <_dtoa_r+0xb56>
 800b598:	0800c820 	.word	0x0800c820
 800b59c:	0800c7a4 	.word	0x0800c7a4

0800b5a0 <_free_r>:
 800b5a0:	b538      	push	{r3, r4, r5, lr}
 800b5a2:	4605      	mov	r5, r0
 800b5a4:	2900      	cmp	r1, #0
 800b5a6:	d041      	beq.n	800b62c <_free_r+0x8c>
 800b5a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5ac:	1f0c      	subs	r4, r1, #4
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	bfb8      	it	lt
 800b5b2:	18e4      	addlt	r4, r4, r3
 800b5b4:	f000 f8e8 	bl	800b788 <__malloc_lock>
 800b5b8:	4a1d      	ldr	r2, [pc, #116]	@ (800b630 <_free_r+0x90>)
 800b5ba:	6813      	ldr	r3, [r2, #0]
 800b5bc:	b933      	cbnz	r3, 800b5cc <_free_r+0x2c>
 800b5be:	6063      	str	r3, [r4, #4]
 800b5c0:	6014      	str	r4, [r2, #0]
 800b5c2:	4628      	mov	r0, r5
 800b5c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b5c8:	f000 b8e4 	b.w	800b794 <__malloc_unlock>
 800b5cc:	42a3      	cmp	r3, r4
 800b5ce:	d908      	bls.n	800b5e2 <_free_r+0x42>
 800b5d0:	6820      	ldr	r0, [r4, #0]
 800b5d2:	1821      	adds	r1, r4, r0
 800b5d4:	428b      	cmp	r3, r1
 800b5d6:	bf01      	itttt	eq
 800b5d8:	6819      	ldreq	r1, [r3, #0]
 800b5da:	685b      	ldreq	r3, [r3, #4]
 800b5dc:	1809      	addeq	r1, r1, r0
 800b5de:	6021      	streq	r1, [r4, #0]
 800b5e0:	e7ed      	b.n	800b5be <_free_r+0x1e>
 800b5e2:	461a      	mov	r2, r3
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	b10b      	cbz	r3, 800b5ec <_free_r+0x4c>
 800b5e8:	42a3      	cmp	r3, r4
 800b5ea:	d9fa      	bls.n	800b5e2 <_free_r+0x42>
 800b5ec:	6811      	ldr	r1, [r2, #0]
 800b5ee:	1850      	adds	r0, r2, r1
 800b5f0:	42a0      	cmp	r0, r4
 800b5f2:	d10b      	bne.n	800b60c <_free_r+0x6c>
 800b5f4:	6820      	ldr	r0, [r4, #0]
 800b5f6:	4401      	add	r1, r0
 800b5f8:	1850      	adds	r0, r2, r1
 800b5fa:	4283      	cmp	r3, r0
 800b5fc:	6011      	str	r1, [r2, #0]
 800b5fe:	d1e0      	bne.n	800b5c2 <_free_r+0x22>
 800b600:	6818      	ldr	r0, [r3, #0]
 800b602:	685b      	ldr	r3, [r3, #4]
 800b604:	6053      	str	r3, [r2, #4]
 800b606:	4408      	add	r0, r1
 800b608:	6010      	str	r0, [r2, #0]
 800b60a:	e7da      	b.n	800b5c2 <_free_r+0x22>
 800b60c:	d902      	bls.n	800b614 <_free_r+0x74>
 800b60e:	230c      	movs	r3, #12
 800b610:	602b      	str	r3, [r5, #0]
 800b612:	e7d6      	b.n	800b5c2 <_free_r+0x22>
 800b614:	6820      	ldr	r0, [r4, #0]
 800b616:	1821      	adds	r1, r4, r0
 800b618:	428b      	cmp	r3, r1
 800b61a:	bf04      	itt	eq
 800b61c:	6819      	ldreq	r1, [r3, #0]
 800b61e:	685b      	ldreq	r3, [r3, #4]
 800b620:	6063      	str	r3, [r4, #4]
 800b622:	bf04      	itt	eq
 800b624:	1809      	addeq	r1, r1, r0
 800b626:	6021      	streq	r1, [r4, #0]
 800b628:	6054      	str	r4, [r2, #4]
 800b62a:	e7ca      	b.n	800b5c2 <_free_r+0x22>
 800b62c:	bd38      	pop	{r3, r4, r5, pc}
 800b62e:	bf00      	nop
 800b630:	2000054c 	.word	0x2000054c

0800b634 <malloc>:
 800b634:	4b02      	ldr	r3, [pc, #8]	@ (800b640 <malloc+0xc>)
 800b636:	4601      	mov	r1, r0
 800b638:	6818      	ldr	r0, [r3, #0]
 800b63a:	f000 b825 	b.w	800b688 <_malloc_r>
 800b63e:	bf00      	nop
 800b640:	20000048 	.word	0x20000048

0800b644 <sbrk_aligned>:
 800b644:	b570      	push	{r4, r5, r6, lr}
 800b646:	4e0f      	ldr	r6, [pc, #60]	@ (800b684 <sbrk_aligned+0x40>)
 800b648:	460c      	mov	r4, r1
 800b64a:	6831      	ldr	r1, [r6, #0]
 800b64c:	4605      	mov	r5, r0
 800b64e:	b911      	cbnz	r1, 800b656 <sbrk_aligned+0x12>
 800b650:	f000 ff2e 	bl	800c4b0 <_sbrk_r>
 800b654:	6030      	str	r0, [r6, #0]
 800b656:	4621      	mov	r1, r4
 800b658:	4628      	mov	r0, r5
 800b65a:	f000 ff29 	bl	800c4b0 <_sbrk_r>
 800b65e:	1c43      	adds	r3, r0, #1
 800b660:	d103      	bne.n	800b66a <sbrk_aligned+0x26>
 800b662:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b666:	4620      	mov	r0, r4
 800b668:	bd70      	pop	{r4, r5, r6, pc}
 800b66a:	1cc4      	adds	r4, r0, #3
 800b66c:	f024 0403 	bic.w	r4, r4, #3
 800b670:	42a0      	cmp	r0, r4
 800b672:	d0f8      	beq.n	800b666 <sbrk_aligned+0x22>
 800b674:	1a21      	subs	r1, r4, r0
 800b676:	4628      	mov	r0, r5
 800b678:	f000 ff1a 	bl	800c4b0 <_sbrk_r>
 800b67c:	3001      	adds	r0, #1
 800b67e:	d1f2      	bne.n	800b666 <sbrk_aligned+0x22>
 800b680:	e7ef      	b.n	800b662 <sbrk_aligned+0x1e>
 800b682:	bf00      	nop
 800b684:	20000548 	.word	0x20000548

0800b688 <_malloc_r>:
 800b688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b68c:	1ccd      	adds	r5, r1, #3
 800b68e:	f025 0503 	bic.w	r5, r5, #3
 800b692:	3508      	adds	r5, #8
 800b694:	2d0c      	cmp	r5, #12
 800b696:	bf38      	it	cc
 800b698:	250c      	movcc	r5, #12
 800b69a:	2d00      	cmp	r5, #0
 800b69c:	4606      	mov	r6, r0
 800b69e:	db01      	blt.n	800b6a4 <_malloc_r+0x1c>
 800b6a0:	42a9      	cmp	r1, r5
 800b6a2:	d904      	bls.n	800b6ae <_malloc_r+0x26>
 800b6a4:	230c      	movs	r3, #12
 800b6a6:	6033      	str	r3, [r6, #0]
 800b6a8:	2000      	movs	r0, #0
 800b6aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b784 <_malloc_r+0xfc>
 800b6b2:	f000 f869 	bl	800b788 <__malloc_lock>
 800b6b6:	f8d8 3000 	ldr.w	r3, [r8]
 800b6ba:	461c      	mov	r4, r3
 800b6bc:	bb44      	cbnz	r4, 800b710 <_malloc_r+0x88>
 800b6be:	4629      	mov	r1, r5
 800b6c0:	4630      	mov	r0, r6
 800b6c2:	f7ff ffbf 	bl	800b644 <sbrk_aligned>
 800b6c6:	1c43      	adds	r3, r0, #1
 800b6c8:	4604      	mov	r4, r0
 800b6ca:	d158      	bne.n	800b77e <_malloc_r+0xf6>
 800b6cc:	f8d8 4000 	ldr.w	r4, [r8]
 800b6d0:	4627      	mov	r7, r4
 800b6d2:	2f00      	cmp	r7, #0
 800b6d4:	d143      	bne.n	800b75e <_malloc_r+0xd6>
 800b6d6:	2c00      	cmp	r4, #0
 800b6d8:	d04b      	beq.n	800b772 <_malloc_r+0xea>
 800b6da:	6823      	ldr	r3, [r4, #0]
 800b6dc:	4639      	mov	r1, r7
 800b6de:	4630      	mov	r0, r6
 800b6e0:	eb04 0903 	add.w	r9, r4, r3
 800b6e4:	f000 fee4 	bl	800c4b0 <_sbrk_r>
 800b6e8:	4581      	cmp	r9, r0
 800b6ea:	d142      	bne.n	800b772 <_malloc_r+0xea>
 800b6ec:	6821      	ldr	r1, [r4, #0]
 800b6ee:	1a6d      	subs	r5, r5, r1
 800b6f0:	4629      	mov	r1, r5
 800b6f2:	4630      	mov	r0, r6
 800b6f4:	f7ff ffa6 	bl	800b644 <sbrk_aligned>
 800b6f8:	3001      	adds	r0, #1
 800b6fa:	d03a      	beq.n	800b772 <_malloc_r+0xea>
 800b6fc:	6823      	ldr	r3, [r4, #0]
 800b6fe:	442b      	add	r3, r5
 800b700:	6023      	str	r3, [r4, #0]
 800b702:	f8d8 3000 	ldr.w	r3, [r8]
 800b706:	685a      	ldr	r2, [r3, #4]
 800b708:	bb62      	cbnz	r2, 800b764 <_malloc_r+0xdc>
 800b70a:	f8c8 7000 	str.w	r7, [r8]
 800b70e:	e00f      	b.n	800b730 <_malloc_r+0xa8>
 800b710:	6822      	ldr	r2, [r4, #0]
 800b712:	1b52      	subs	r2, r2, r5
 800b714:	d420      	bmi.n	800b758 <_malloc_r+0xd0>
 800b716:	2a0b      	cmp	r2, #11
 800b718:	d917      	bls.n	800b74a <_malloc_r+0xc2>
 800b71a:	1961      	adds	r1, r4, r5
 800b71c:	42a3      	cmp	r3, r4
 800b71e:	6025      	str	r5, [r4, #0]
 800b720:	bf18      	it	ne
 800b722:	6059      	strne	r1, [r3, #4]
 800b724:	6863      	ldr	r3, [r4, #4]
 800b726:	bf08      	it	eq
 800b728:	f8c8 1000 	streq.w	r1, [r8]
 800b72c:	5162      	str	r2, [r4, r5]
 800b72e:	604b      	str	r3, [r1, #4]
 800b730:	4630      	mov	r0, r6
 800b732:	f000 f82f 	bl	800b794 <__malloc_unlock>
 800b736:	f104 000b 	add.w	r0, r4, #11
 800b73a:	1d23      	adds	r3, r4, #4
 800b73c:	f020 0007 	bic.w	r0, r0, #7
 800b740:	1ac2      	subs	r2, r0, r3
 800b742:	bf1c      	itt	ne
 800b744:	1a1b      	subne	r3, r3, r0
 800b746:	50a3      	strne	r3, [r4, r2]
 800b748:	e7af      	b.n	800b6aa <_malloc_r+0x22>
 800b74a:	6862      	ldr	r2, [r4, #4]
 800b74c:	42a3      	cmp	r3, r4
 800b74e:	bf0c      	ite	eq
 800b750:	f8c8 2000 	streq.w	r2, [r8]
 800b754:	605a      	strne	r2, [r3, #4]
 800b756:	e7eb      	b.n	800b730 <_malloc_r+0xa8>
 800b758:	4623      	mov	r3, r4
 800b75a:	6864      	ldr	r4, [r4, #4]
 800b75c:	e7ae      	b.n	800b6bc <_malloc_r+0x34>
 800b75e:	463c      	mov	r4, r7
 800b760:	687f      	ldr	r7, [r7, #4]
 800b762:	e7b6      	b.n	800b6d2 <_malloc_r+0x4a>
 800b764:	461a      	mov	r2, r3
 800b766:	685b      	ldr	r3, [r3, #4]
 800b768:	42a3      	cmp	r3, r4
 800b76a:	d1fb      	bne.n	800b764 <_malloc_r+0xdc>
 800b76c:	2300      	movs	r3, #0
 800b76e:	6053      	str	r3, [r2, #4]
 800b770:	e7de      	b.n	800b730 <_malloc_r+0xa8>
 800b772:	230c      	movs	r3, #12
 800b774:	6033      	str	r3, [r6, #0]
 800b776:	4630      	mov	r0, r6
 800b778:	f000 f80c 	bl	800b794 <__malloc_unlock>
 800b77c:	e794      	b.n	800b6a8 <_malloc_r+0x20>
 800b77e:	6005      	str	r5, [r0, #0]
 800b780:	e7d6      	b.n	800b730 <_malloc_r+0xa8>
 800b782:	bf00      	nop
 800b784:	2000054c 	.word	0x2000054c

0800b788 <__malloc_lock>:
 800b788:	4801      	ldr	r0, [pc, #4]	@ (800b790 <__malloc_lock+0x8>)
 800b78a:	f7ff b8aa 	b.w	800a8e2 <__retarget_lock_acquire_recursive>
 800b78e:	bf00      	nop
 800b790:	20000544 	.word	0x20000544

0800b794 <__malloc_unlock>:
 800b794:	4801      	ldr	r0, [pc, #4]	@ (800b79c <__malloc_unlock+0x8>)
 800b796:	f7ff b8a5 	b.w	800a8e4 <__retarget_lock_release_recursive>
 800b79a:	bf00      	nop
 800b79c:	20000544 	.word	0x20000544

0800b7a0 <_Balloc>:
 800b7a0:	b570      	push	{r4, r5, r6, lr}
 800b7a2:	69c6      	ldr	r6, [r0, #28]
 800b7a4:	4604      	mov	r4, r0
 800b7a6:	460d      	mov	r5, r1
 800b7a8:	b976      	cbnz	r6, 800b7c8 <_Balloc+0x28>
 800b7aa:	2010      	movs	r0, #16
 800b7ac:	f7ff ff42 	bl	800b634 <malloc>
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	61e0      	str	r0, [r4, #28]
 800b7b4:	b920      	cbnz	r0, 800b7c0 <_Balloc+0x20>
 800b7b6:	4b18      	ldr	r3, [pc, #96]	@ (800b818 <_Balloc+0x78>)
 800b7b8:	4818      	ldr	r0, [pc, #96]	@ (800b81c <_Balloc+0x7c>)
 800b7ba:	216b      	movs	r1, #107	@ 0x6b
 800b7bc:	f000 fe88 	bl	800c4d0 <__assert_func>
 800b7c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7c4:	6006      	str	r6, [r0, #0]
 800b7c6:	60c6      	str	r6, [r0, #12]
 800b7c8:	69e6      	ldr	r6, [r4, #28]
 800b7ca:	68f3      	ldr	r3, [r6, #12]
 800b7cc:	b183      	cbz	r3, 800b7f0 <_Balloc+0x50>
 800b7ce:	69e3      	ldr	r3, [r4, #28]
 800b7d0:	68db      	ldr	r3, [r3, #12]
 800b7d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b7d6:	b9b8      	cbnz	r0, 800b808 <_Balloc+0x68>
 800b7d8:	2101      	movs	r1, #1
 800b7da:	fa01 f605 	lsl.w	r6, r1, r5
 800b7de:	1d72      	adds	r2, r6, #5
 800b7e0:	0092      	lsls	r2, r2, #2
 800b7e2:	4620      	mov	r0, r4
 800b7e4:	f000 fe92 	bl	800c50c <_calloc_r>
 800b7e8:	b160      	cbz	r0, 800b804 <_Balloc+0x64>
 800b7ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b7ee:	e00e      	b.n	800b80e <_Balloc+0x6e>
 800b7f0:	2221      	movs	r2, #33	@ 0x21
 800b7f2:	2104      	movs	r1, #4
 800b7f4:	4620      	mov	r0, r4
 800b7f6:	f000 fe89 	bl	800c50c <_calloc_r>
 800b7fa:	69e3      	ldr	r3, [r4, #28]
 800b7fc:	60f0      	str	r0, [r6, #12]
 800b7fe:	68db      	ldr	r3, [r3, #12]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d1e4      	bne.n	800b7ce <_Balloc+0x2e>
 800b804:	2000      	movs	r0, #0
 800b806:	bd70      	pop	{r4, r5, r6, pc}
 800b808:	6802      	ldr	r2, [r0, #0]
 800b80a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b80e:	2300      	movs	r3, #0
 800b810:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b814:	e7f7      	b.n	800b806 <_Balloc+0x66>
 800b816:	bf00      	nop
 800b818:	0800c7b1 	.word	0x0800c7b1
 800b81c:	0800c831 	.word	0x0800c831

0800b820 <_Bfree>:
 800b820:	b570      	push	{r4, r5, r6, lr}
 800b822:	69c6      	ldr	r6, [r0, #28]
 800b824:	4605      	mov	r5, r0
 800b826:	460c      	mov	r4, r1
 800b828:	b976      	cbnz	r6, 800b848 <_Bfree+0x28>
 800b82a:	2010      	movs	r0, #16
 800b82c:	f7ff ff02 	bl	800b634 <malloc>
 800b830:	4602      	mov	r2, r0
 800b832:	61e8      	str	r0, [r5, #28]
 800b834:	b920      	cbnz	r0, 800b840 <_Bfree+0x20>
 800b836:	4b09      	ldr	r3, [pc, #36]	@ (800b85c <_Bfree+0x3c>)
 800b838:	4809      	ldr	r0, [pc, #36]	@ (800b860 <_Bfree+0x40>)
 800b83a:	218f      	movs	r1, #143	@ 0x8f
 800b83c:	f000 fe48 	bl	800c4d0 <__assert_func>
 800b840:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b844:	6006      	str	r6, [r0, #0]
 800b846:	60c6      	str	r6, [r0, #12]
 800b848:	b13c      	cbz	r4, 800b85a <_Bfree+0x3a>
 800b84a:	69eb      	ldr	r3, [r5, #28]
 800b84c:	6862      	ldr	r2, [r4, #4]
 800b84e:	68db      	ldr	r3, [r3, #12]
 800b850:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b854:	6021      	str	r1, [r4, #0]
 800b856:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b85a:	bd70      	pop	{r4, r5, r6, pc}
 800b85c:	0800c7b1 	.word	0x0800c7b1
 800b860:	0800c831 	.word	0x0800c831

0800b864 <__multadd>:
 800b864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b868:	690d      	ldr	r5, [r1, #16]
 800b86a:	4607      	mov	r7, r0
 800b86c:	460c      	mov	r4, r1
 800b86e:	461e      	mov	r6, r3
 800b870:	f101 0c14 	add.w	ip, r1, #20
 800b874:	2000      	movs	r0, #0
 800b876:	f8dc 3000 	ldr.w	r3, [ip]
 800b87a:	b299      	uxth	r1, r3
 800b87c:	fb02 6101 	mla	r1, r2, r1, r6
 800b880:	0c1e      	lsrs	r6, r3, #16
 800b882:	0c0b      	lsrs	r3, r1, #16
 800b884:	fb02 3306 	mla	r3, r2, r6, r3
 800b888:	b289      	uxth	r1, r1
 800b88a:	3001      	adds	r0, #1
 800b88c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b890:	4285      	cmp	r5, r0
 800b892:	f84c 1b04 	str.w	r1, [ip], #4
 800b896:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b89a:	dcec      	bgt.n	800b876 <__multadd+0x12>
 800b89c:	b30e      	cbz	r6, 800b8e2 <__multadd+0x7e>
 800b89e:	68a3      	ldr	r3, [r4, #8]
 800b8a0:	42ab      	cmp	r3, r5
 800b8a2:	dc19      	bgt.n	800b8d8 <__multadd+0x74>
 800b8a4:	6861      	ldr	r1, [r4, #4]
 800b8a6:	4638      	mov	r0, r7
 800b8a8:	3101      	adds	r1, #1
 800b8aa:	f7ff ff79 	bl	800b7a0 <_Balloc>
 800b8ae:	4680      	mov	r8, r0
 800b8b0:	b928      	cbnz	r0, 800b8be <__multadd+0x5a>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	4b0c      	ldr	r3, [pc, #48]	@ (800b8e8 <__multadd+0x84>)
 800b8b6:	480d      	ldr	r0, [pc, #52]	@ (800b8ec <__multadd+0x88>)
 800b8b8:	21ba      	movs	r1, #186	@ 0xba
 800b8ba:	f000 fe09 	bl	800c4d0 <__assert_func>
 800b8be:	6922      	ldr	r2, [r4, #16]
 800b8c0:	3202      	adds	r2, #2
 800b8c2:	f104 010c 	add.w	r1, r4, #12
 800b8c6:	0092      	lsls	r2, r2, #2
 800b8c8:	300c      	adds	r0, #12
 800b8ca:	f7ff f80c 	bl	800a8e6 <memcpy>
 800b8ce:	4621      	mov	r1, r4
 800b8d0:	4638      	mov	r0, r7
 800b8d2:	f7ff ffa5 	bl	800b820 <_Bfree>
 800b8d6:	4644      	mov	r4, r8
 800b8d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b8dc:	3501      	adds	r5, #1
 800b8de:	615e      	str	r6, [r3, #20]
 800b8e0:	6125      	str	r5, [r4, #16]
 800b8e2:	4620      	mov	r0, r4
 800b8e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8e8:	0800c820 	.word	0x0800c820
 800b8ec:	0800c831 	.word	0x0800c831

0800b8f0 <__hi0bits>:
 800b8f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	bf36      	itet	cc
 800b8f8:	0403      	lslcc	r3, r0, #16
 800b8fa:	2000      	movcs	r0, #0
 800b8fc:	2010      	movcc	r0, #16
 800b8fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b902:	bf3c      	itt	cc
 800b904:	021b      	lslcc	r3, r3, #8
 800b906:	3008      	addcc	r0, #8
 800b908:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b90c:	bf3c      	itt	cc
 800b90e:	011b      	lslcc	r3, r3, #4
 800b910:	3004      	addcc	r0, #4
 800b912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b916:	bf3c      	itt	cc
 800b918:	009b      	lslcc	r3, r3, #2
 800b91a:	3002      	addcc	r0, #2
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	db05      	blt.n	800b92c <__hi0bits+0x3c>
 800b920:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b924:	f100 0001 	add.w	r0, r0, #1
 800b928:	bf08      	it	eq
 800b92a:	2020      	moveq	r0, #32
 800b92c:	4770      	bx	lr

0800b92e <__lo0bits>:
 800b92e:	6803      	ldr	r3, [r0, #0]
 800b930:	4602      	mov	r2, r0
 800b932:	f013 0007 	ands.w	r0, r3, #7
 800b936:	d00b      	beq.n	800b950 <__lo0bits+0x22>
 800b938:	07d9      	lsls	r1, r3, #31
 800b93a:	d421      	bmi.n	800b980 <__lo0bits+0x52>
 800b93c:	0798      	lsls	r0, r3, #30
 800b93e:	bf49      	itett	mi
 800b940:	085b      	lsrmi	r3, r3, #1
 800b942:	089b      	lsrpl	r3, r3, #2
 800b944:	2001      	movmi	r0, #1
 800b946:	6013      	strmi	r3, [r2, #0]
 800b948:	bf5c      	itt	pl
 800b94a:	6013      	strpl	r3, [r2, #0]
 800b94c:	2002      	movpl	r0, #2
 800b94e:	4770      	bx	lr
 800b950:	b299      	uxth	r1, r3
 800b952:	b909      	cbnz	r1, 800b958 <__lo0bits+0x2a>
 800b954:	0c1b      	lsrs	r3, r3, #16
 800b956:	2010      	movs	r0, #16
 800b958:	b2d9      	uxtb	r1, r3
 800b95a:	b909      	cbnz	r1, 800b960 <__lo0bits+0x32>
 800b95c:	3008      	adds	r0, #8
 800b95e:	0a1b      	lsrs	r3, r3, #8
 800b960:	0719      	lsls	r1, r3, #28
 800b962:	bf04      	itt	eq
 800b964:	091b      	lsreq	r3, r3, #4
 800b966:	3004      	addeq	r0, #4
 800b968:	0799      	lsls	r1, r3, #30
 800b96a:	bf04      	itt	eq
 800b96c:	089b      	lsreq	r3, r3, #2
 800b96e:	3002      	addeq	r0, #2
 800b970:	07d9      	lsls	r1, r3, #31
 800b972:	d403      	bmi.n	800b97c <__lo0bits+0x4e>
 800b974:	085b      	lsrs	r3, r3, #1
 800b976:	f100 0001 	add.w	r0, r0, #1
 800b97a:	d003      	beq.n	800b984 <__lo0bits+0x56>
 800b97c:	6013      	str	r3, [r2, #0]
 800b97e:	4770      	bx	lr
 800b980:	2000      	movs	r0, #0
 800b982:	4770      	bx	lr
 800b984:	2020      	movs	r0, #32
 800b986:	4770      	bx	lr

0800b988 <__i2b>:
 800b988:	b510      	push	{r4, lr}
 800b98a:	460c      	mov	r4, r1
 800b98c:	2101      	movs	r1, #1
 800b98e:	f7ff ff07 	bl	800b7a0 <_Balloc>
 800b992:	4602      	mov	r2, r0
 800b994:	b928      	cbnz	r0, 800b9a2 <__i2b+0x1a>
 800b996:	4b05      	ldr	r3, [pc, #20]	@ (800b9ac <__i2b+0x24>)
 800b998:	4805      	ldr	r0, [pc, #20]	@ (800b9b0 <__i2b+0x28>)
 800b99a:	f240 1145 	movw	r1, #325	@ 0x145
 800b99e:	f000 fd97 	bl	800c4d0 <__assert_func>
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	6144      	str	r4, [r0, #20]
 800b9a6:	6103      	str	r3, [r0, #16]
 800b9a8:	bd10      	pop	{r4, pc}
 800b9aa:	bf00      	nop
 800b9ac:	0800c820 	.word	0x0800c820
 800b9b0:	0800c831 	.word	0x0800c831

0800b9b4 <__multiply>:
 800b9b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9b8:	4614      	mov	r4, r2
 800b9ba:	690a      	ldr	r2, [r1, #16]
 800b9bc:	6923      	ldr	r3, [r4, #16]
 800b9be:	429a      	cmp	r2, r3
 800b9c0:	bfa8      	it	ge
 800b9c2:	4623      	movge	r3, r4
 800b9c4:	460f      	mov	r7, r1
 800b9c6:	bfa4      	itt	ge
 800b9c8:	460c      	movge	r4, r1
 800b9ca:	461f      	movge	r7, r3
 800b9cc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b9d0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b9d4:	68a3      	ldr	r3, [r4, #8]
 800b9d6:	6861      	ldr	r1, [r4, #4]
 800b9d8:	eb0a 0609 	add.w	r6, sl, r9
 800b9dc:	42b3      	cmp	r3, r6
 800b9de:	b085      	sub	sp, #20
 800b9e0:	bfb8      	it	lt
 800b9e2:	3101      	addlt	r1, #1
 800b9e4:	f7ff fedc 	bl	800b7a0 <_Balloc>
 800b9e8:	b930      	cbnz	r0, 800b9f8 <__multiply+0x44>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	4b44      	ldr	r3, [pc, #272]	@ (800bb00 <__multiply+0x14c>)
 800b9ee:	4845      	ldr	r0, [pc, #276]	@ (800bb04 <__multiply+0x150>)
 800b9f0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b9f4:	f000 fd6c 	bl	800c4d0 <__assert_func>
 800b9f8:	f100 0514 	add.w	r5, r0, #20
 800b9fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ba00:	462b      	mov	r3, r5
 800ba02:	2200      	movs	r2, #0
 800ba04:	4543      	cmp	r3, r8
 800ba06:	d321      	bcc.n	800ba4c <__multiply+0x98>
 800ba08:	f107 0114 	add.w	r1, r7, #20
 800ba0c:	f104 0214 	add.w	r2, r4, #20
 800ba10:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ba14:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ba18:	9302      	str	r3, [sp, #8]
 800ba1a:	1b13      	subs	r3, r2, r4
 800ba1c:	3b15      	subs	r3, #21
 800ba1e:	f023 0303 	bic.w	r3, r3, #3
 800ba22:	3304      	adds	r3, #4
 800ba24:	f104 0715 	add.w	r7, r4, #21
 800ba28:	42ba      	cmp	r2, r7
 800ba2a:	bf38      	it	cc
 800ba2c:	2304      	movcc	r3, #4
 800ba2e:	9301      	str	r3, [sp, #4]
 800ba30:	9b02      	ldr	r3, [sp, #8]
 800ba32:	9103      	str	r1, [sp, #12]
 800ba34:	428b      	cmp	r3, r1
 800ba36:	d80c      	bhi.n	800ba52 <__multiply+0x9e>
 800ba38:	2e00      	cmp	r6, #0
 800ba3a:	dd03      	ble.n	800ba44 <__multiply+0x90>
 800ba3c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d05b      	beq.n	800bafc <__multiply+0x148>
 800ba44:	6106      	str	r6, [r0, #16]
 800ba46:	b005      	add	sp, #20
 800ba48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba4c:	f843 2b04 	str.w	r2, [r3], #4
 800ba50:	e7d8      	b.n	800ba04 <__multiply+0x50>
 800ba52:	f8b1 a000 	ldrh.w	sl, [r1]
 800ba56:	f1ba 0f00 	cmp.w	sl, #0
 800ba5a:	d024      	beq.n	800baa6 <__multiply+0xf2>
 800ba5c:	f104 0e14 	add.w	lr, r4, #20
 800ba60:	46a9      	mov	r9, r5
 800ba62:	f04f 0c00 	mov.w	ip, #0
 800ba66:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba6a:	f8d9 3000 	ldr.w	r3, [r9]
 800ba6e:	fa1f fb87 	uxth.w	fp, r7
 800ba72:	b29b      	uxth	r3, r3
 800ba74:	fb0a 330b 	mla	r3, sl, fp, r3
 800ba78:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ba7c:	f8d9 7000 	ldr.w	r7, [r9]
 800ba80:	4463      	add	r3, ip
 800ba82:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ba86:	fb0a c70b 	mla	r7, sl, fp, ip
 800ba8a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ba8e:	b29b      	uxth	r3, r3
 800ba90:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ba94:	4572      	cmp	r2, lr
 800ba96:	f849 3b04 	str.w	r3, [r9], #4
 800ba9a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ba9e:	d8e2      	bhi.n	800ba66 <__multiply+0xb2>
 800baa0:	9b01      	ldr	r3, [sp, #4]
 800baa2:	f845 c003 	str.w	ip, [r5, r3]
 800baa6:	9b03      	ldr	r3, [sp, #12]
 800baa8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800baac:	3104      	adds	r1, #4
 800baae:	f1b9 0f00 	cmp.w	r9, #0
 800bab2:	d021      	beq.n	800baf8 <__multiply+0x144>
 800bab4:	682b      	ldr	r3, [r5, #0]
 800bab6:	f104 0c14 	add.w	ip, r4, #20
 800baba:	46ae      	mov	lr, r5
 800babc:	f04f 0a00 	mov.w	sl, #0
 800bac0:	f8bc b000 	ldrh.w	fp, [ip]
 800bac4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800bac8:	fb09 770b 	mla	r7, r9, fp, r7
 800bacc:	4457      	add	r7, sl
 800bace:	b29b      	uxth	r3, r3
 800bad0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bad4:	f84e 3b04 	str.w	r3, [lr], #4
 800bad8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800badc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bae0:	f8be 3000 	ldrh.w	r3, [lr]
 800bae4:	fb09 330a 	mla	r3, r9, sl, r3
 800bae8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800baec:	4562      	cmp	r2, ip
 800baee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800baf2:	d8e5      	bhi.n	800bac0 <__multiply+0x10c>
 800baf4:	9f01      	ldr	r7, [sp, #4]
 800baf6:	51eb      	str	r3, [r5, r7]
 800baf8:	3504      	adds	r5, #4
 800bafa:	e799      	b.n	800ba30 <__multiply+0x7c>
 800bafc:	3e01      	subs	r6, #1
 800bafe:	e79b      	b.n	800ba38 <__multiply+0x84>
 800bb00:	0800c820 	.word	0x0800c820
 800bb04:	0800c831 	.word	0x0800c831

0800bb08 <__pow5mult>:
 800bb08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb0c:	4615      	mov	r5, r2
 800bb0e:	f012 0203 	ands.w	r2, r2, #3
 800bb12:	4607      	mov	r7, r0
 800bb14:	460e      	mov	r6, r1
 800bb16:	d007      	beq.n	800bb28 <__pow5mult+0x20>
 800bb18:	4c25      	ldr	r4, [pc, #148]	@ (800bbb0 <__pow5mult+0xa8>)
 800bb1a:	3a01      	subs	r2, #1
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb22:	f7ff fe9f 	bl	800b864 <__multadd>
 800bb26:	4606      	mov	r6, r0
 800bb28:	10ad      	asrs	r5, r5, #2
 800bb2a:	d03d      	beq.n	800bba8 <__pow5mult+0xa0>
 800bb2c:	69fc      	ldr	r4, [r7, #28]
 800bb2e:	b97c      	cbnz	r4, 800bb50 <__pow5mult+0x48>
 800bb30:	2010      	movs	r0, #16
 800bb32:	f7ff fd7f 	bl	800b634 <malloc>
 800bb36:	4602      	mov	r2, r0
 800bb38:	61f8      	str	r0, [r7, #28]
 800bb3a:	b928      	cbnz	r0, 800bb48 <__pow5mult+0x40>
 800bb3c:	4b1d      	ldr	r3, [pc, #116]	@ (800bbb4 <__pow5mult+0xac>)
 800bb3e:	481e      	ldr	r0, [pc, #120]	@ (800bbb8 <__pow5mult+0xb0>)
 800bb40:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bb44:	f000 fcc4 	bl	800c4d0 <__assert_func>
 800bb48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb4c:	6004      	str	r4, [r0, #0]
 800bb4e:	60c4      	str	r4, [r0, #12]
 800bb50:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bb54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb58:	b94c      	cbnz	r4, 800bb6e <__pow5mult+0x66>
 800bb5a:	f240 2171 	movw	r1, #625	@ 0x271
 800bb5e:	4638      	mov	r0, r7
 800bb60:	f7ff ff12 	bl	800b988 <__i2b>
 800bb64:	2300      	movs	r3, #0
 800bb66:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb6a:	4604      	mov	r4, r0
 800bb6c:	6003      	str	r3, [r0, #0]
 800bb6e:	f04f 0900 	mov.w	r9, #0
 800bb72:	07eb      	lsls	r3, r5, #31
 800bb74:	d50a      	bpl.n	800bb8c <__pow5mult+0x84>
 800bb76:	4631      	mov	r1, r6
 800bb78:	4622      	mov	r2, r4
 800bb7a:	4638      	mov	r0, r7
 800bb7c:	f7ff ff1a 	bl	800b9b4 <__multiply>
 800bb80:	4631      	mov	r1, r6
 800bb82:	4680      	mov	r8, r0
 800bb84:	4638      	mov	r0, r7
 800bb86:	f7ff fe4b 	bl	800b820 <_Bfree>
 800bb8a:	4646      	mov	r6, r8
 800bb8c:	106d      	asrs	r5, r5, #1
 800bb8e:	d00b      	beq.n	800bba8 <__pow5mult+0xa0>
 800bb90:	6820      	ldr	r0, [r4, #0]
 800bb92:	b938      	cbnz	r0, 800bba4 <__pow5mult+0x9c>
 800bb94:	4622      	mov	r2, r4
 800bb96:	4621      	mov	r1, r4
 800bb98:	4638      	mov	r0, r7
 800bb9a:	f7ff ff0b 	bl	800b9b4 <__multiply>
 800bb9e:	6020      	str	r0, [r4, #0]
 800bba0:	f8c0 9000 	str.w	r9, [r0]
 800bba4:	4604      	mov	r4, r0
 800bba6:	e7e4      	b.n	800bb72 <__pow5mult+0x6a>
 800bba8:	4630      	mov	r0, r6
 800bbaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbae:	bf00      	nop
 800bbb0:	0800c88c 	.word	0x0800c88c
 800bbb4:	0800c7b1 	.word	0x0800c7b1
 800bbb8:	0800c831 	.word	0x0800c831

0800bbbc <__lshift>:
 800bbbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbc0:	460c      	mov	r4, r1
 800bbc2:	6849      	ldr	r1, [r1, #4]
 800bbc4:	6923      	ldr	r3, [r4, #16]
 800bbc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bbca:	68a3      	ldr	r3, [r4, #8]
 800bbcc:	4607      	mov	r7, r0
 800bbce:	4691      	mov	r9, r2
 800bbd0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbd4:	f108 0601 	add.w	r6, r8, #1
 800bbd8:	42b3      	cmp	r3, r6
 800bbda:	db0b      	blt.n	800bbf4 <__lshift+0x38>
 800bbdc:	4638      	mov	r0, r7
 800bbde:	f7ff fddf 	bl	800b7a0 <_Balloc>
 800bbe2:	4605      	mov	r5, r0
 800bbe4:	b948      	cbnz	r0, 800bbfa <__lshift+0x3e>
 800bbe6:	4602      	mov	r2, r0
 800bbe8:	4b28      	ldr	r3, [pc, #160]	@ (800bc8c <__lshift+0xd0>)
 800bbea:	4829      	ldr	r0, [pc, #164]	@ (800bc90 <__lshift+0xd4>)
 800bbec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bbf0:	f000 fc6e 	bl	800c4d0 <__assert_func>
 800bbf4:	3101      	adds	r1, #1
 800bbf6:	005b      	lsls	r3, r3, #1
 800bbf8:	e7ee      	b.n	800bbd8 <__lshift+0x1c>
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	f100 0114 	add.w	r1, r0, #20
 800bc00:	f100 0210 	add.w	r2, r0, #16
 800bc04:	4618      	mov	r0, r3
 800bc06:	4553      	cmp	r3, sl
 800bc08:	db33      	blt.n	800bc72 <__lshift+0xb6>
 800bc0a:	6920      	ldr	r0, [r4, #16]
 800bc0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc10:	f104 0314 	add.w	r3, r4, #20
 800bc14:	f019 091f 	ands.w	r9, r9, #31
 800bc18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc20:	d02b      	beq.n	800bc7a <__lshift+0xbe>
 800bc22:	f1c9 0e20 	rsb	lr, r9, #32
 800bc26:	468a      	mov	sl, r1
 800bc28:	2200      	movs	r2, #0
 800bc2a:	6818      	ldr	r0, [r3, #0]
 800bc2c:	fa00 f009 	lsl.w	r0, r0, r9
 800bc30:	4310      	orrs	r0, r2
 800bc32:	f84a 0b04 	str.w	r0, [sl], #4
 800bc36:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc3a:	459c      	cmp	ip, r3
 800bc3c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc40:	d8f3      	bhi.n	800bc2a <__lshift+0x6e>
 800bc42:	ebac 0304 	sub.w	r3, ip, r4
 800bc46:	3b15      	subs	r3, #21
 800bc48:	f023 0303 	bic.w	r3, r3, #3
 800bc4c:	3304      	adds	r3, #4
 800bc4e:	f104 0015 	add.w	r0, r4, #21
 800bc52:	4584      	cmp	ip, r0
 800bc54:	bf38      	it	cc
 800bc56:	2304      	movcc	r3, #4
 800bc58:	50ca      	str	r2, [r1, r3]
 800bc5a:	b10a      	cbz	r2, 800bc60 <__lshift+0xa4>
 800bc5c:	f108 0602 	add.w	r6, r8, #2
 800bc60:	3e01      	subs	r6, #1
 800bc62:	4638      	mov	r0, r7
 800bc64:	612e      	str	r6, [r5, #16]
 800bc66:	4621      	mov	r1, r4
 800bc68:	f7ff fdda 	bl	800b820 <_Bfree>
 800bc6c:	4628      	mov	r0, r5
 800bc6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc72:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc76:	3301      	adds	r3, #1
 800bc78:	e7c5      	b.n	800bc06 <__lshift+0x4a>
 800bc7a:	3904      	subs	r1, #4
 800bc7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc80:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc84:	459c      	cmp	ip, r3
 800bc86:	d8f9      	bhi.n	800bc7c <__lshift+0xc0>
 800bc88:	e7ea      	b.n	800bc60 <__lshift+0xa4>
 800bc8a:	bf00      	nop
 800bc8c:	0800c820 	.word	0x0800c820
 800bc90:	0800c831 	.word	0x0800c831

0800bc94 <__mcmp>:
 800bc94:	690a      	ldr	r2, [r1, #16]
 800bc96:	4603      	mov	r3, r0
 800bc98:	6900      	ldr	r0, [r0, #16]
 800bc9a:	1a80      	subs	r0, r0, r2
 800bc9c:	b530      	push	{r4, r5, lr}
 800bc9e:	d10e      	bne.n	800bcbe <__mcmp+0x2a>
 800bca0:	3314      	adds	r3, #20
 800bca2:	3114      	adds	r1, #20
 800bca4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bca8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bcac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bcb0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bcb4:	4295      	cmp	r5, r2
 800bcb6:	d003      	beq.n	800bcc0 <__mcmp+0x2c>
 800bcb8:	d205      	bcs.n	800bcc6 <__mcmp+0x32>
 800bcba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bcbe:	bd30      	pop	{r4, r5, pc}
 800bcc0:	42a3      	cmp	r3, r4
 800bcc2:	d3f3      	bcc.n	800bcac <__mcmp+0x18>
 800bcc4:	e7fb      	b.n	800bcbe <__mcmp+0x2a>
 800bcc6:	2001      	movs	r0, #1
 800bcc8:	e7f9      	b.n	800bcbe <__mcmp+0x2a>
	...

0800bccc <__mdiff>:
 800bccc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcd0:	4689      	mov	r9, r1
 800bcd2:	4606      	mov	r6, r0
 800bcd4:	4611      	mov	r1, r2
 800bcd6:	4648      	mov	r0, r9
 800bcd8:	4614      	mov	r4, r2
 800bcda:	f7ff ffdb 	bl	800bc94 <__mcmp>
 800bcde:	1e05      	subs	r5, r0, #0
 800bce0:	d112      	bne.n	800bd08 <__mdiff+0x3c>
 800bce2:	4629      	mov	r1, r5
 800bce4:	4630      	mov	r0, r6
 800bce6:	f7ff fd5b 	bl	800b7a0 <_Balloc>
 800bcea:	4602      	mov	r2, r0
 800bcec:	b928      	cbnz	r0, 800bcfa <__mdiff+0x2e>
 800bcee:	4b3f      	ldr	r3, [pc, #252]	@ (800bdec <__mdiff+0x120>)
 800bcf0:	f240 2137 	movw	r1, #567	@ 0x237
 800bcf4:	483e      	ldr	r0, [pc, #248]	@ (800bdf0 <__mdiff+0x124>)
 800bcf6:	f000 fbeb 	bl	800c4d0 <__assert_func>
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd00:	4610      	mov	r0, r2
 800bd02:	b003      	add	sp, #12
 800bd04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd08:	bfbc      	itt	lt
 800bd0a:	464b      	movlt	r3, r9
 800bd0c:	46a1      	movlt	r9, r4
 800bd0e:	4630      	mov	r0, r6
 800bd10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bd14:	bfba      	itte	lt
 800bd16:	461c      	movlt	r4, r3
 800bd18:	2501      	movlt	r5, #1
 800bd1a:	2500      	movge	r5, #0
 800bd1c:	f7ff fd40 	bl	800b7a0 <_Balloc>
 800bd20:	4602      	mov	r2, r0
 800bd22:	b918      	cbnz	r0, 800bd2c <__mdiff+0x60>
 800bd24:	4b31      	ldr	r3, [pc, #196]	@ (800bdec <__mdiff+0x120>)
 800bd26:	f240 2145 	movw	r1, #581	@ 0x245
 800bd2a:	e7e3      	b.n	800bcf4 <__mdiff+0x28>
 800bd2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bd30:	6926      	ldr	r6, [r4, #16]
 800bd32:	60c5      	str	r5, [r0, #12]
 800bd34:	f109 0310 	add.w	r3, r9, #16
 800bd38:	f109 0514 	add.w	r5, r9, #20
 800bd3c:	f104 0e14 	add.w	lr, r4, #20
 800bd40:	f100 0b14 	add.w	fp, r0, #20
 800bd44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bd48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bd4c:	9301      	str	r3, [sp, #4]
 800bd4e:	46d9      	mov	r9, fp
 800bd50:	f04f 0c00 	mov.w	ip, #0
 800bd54:	9b01      	ldr	r3, [sp, #4]
 800bd56:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bd5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bd5e:	9301      	str	r3, [sp, #4]
 800bd60:	fa1f f38a 	uxth.w	r3, sl
 800bd64:	4619      	mov	r1, r3
 800bd66:	b283      	uxth	r3, r0
 800bd68:	1acb      	subs	r3, r1, r3
 800bd6a:	0c00      	lsrs	r0, r0, #16
 800bd6c:	4463      	add	r3, ip
 800bd6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bd72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bd76:	b29b      	uxth	r3, r3
 800bd78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bd7c:	4576      	cmp	r6, lr
 800bd7e:	f849 3b04 	str.w	r3, [r9], #4
 800bd82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd86:	d8e5      	bhi.n	800bd54 <__mdiff+0x88>
 800bd88:	1b33      	subs	r3, r6, r4
 800bd8a:	3b15      	subs	r3, #21
 800bd8c:	f023 0303 	bic.w	r3, r3, #3
 800bd90:	3415      	adds	r4, #21
 800bd92:	3304      	adds	r3, #4
 800bd94:	42a6      	cmp	r6, r4
 800bd96:	bf38      	it	cc
 800bd98:	2304      	movcc	r3, #4
 800bd9a:	441d      	add	r5, r3
 800bd9c:	445b      	add	r3, fp
 800bd9e:	461e      	mov	r6, r3
 800bda0:	462c      	mov	r4, r5
 800bda2:	4544      	cmp	r4, r8
 800bda4:	d30e      	bcc.n	800bdc4 <__mdiff+0xf8>
 800bda6:	f108 0103 	add.w	r1, r8, #3
 800bdaa:	1b49      	subs	r1, r1, r5
 800bdac:	f021 0103 	bic.w	r1, r1, #3
 800bdb0:	3d03      	subs	r5, #3
 800bdb2:	45a8      	cmp	r8, r5
 800bdb4:	bf38      	it	cc
 800bdb6:	2100      	movcc	r1, #0
 800bdb8:	440b      	add	r3, r1
 800bdba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bdbe:	b191      	cbz	r1, 800bde6 <__mdiff+0x11a>
 800bdc0:	6117      	str	r7, [r2, #16]
 800bdc2:	e79d      	b.n	800bd00 <__mdiff+0x34>
 800bdc4:	f854 1b04 	ldr.w	r1, [r4], #4
 800bdc8:	46e6      	mov	lr, ip
 800bdca:	0c08      	lsrs	r0, r1, #16
 800bdcc:	fa1c fc81 	uxtah	ip, ip, r1
 800bdd0:	4471      	add	r1, lr
 800bdd2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bdd6:	b289      	uxth	r1, r1
 800bdd8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bddc:	f846 1b04 	str.w	r1, [r6], #4
 800bde0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bde4:	e7dd      	b.n	800bda2 <__mdiff+0xd6>
 800bde6:	3f01      	subs	r7, #1
 800bde8:	e7e7      	b.n	800bdba <__mdiff+0xee>
 800bdea:	bf00      	nop
 800bdec:	0800c820 	.word	0x0800c820
 800bdf0:	0800c831 	.word	0x0800c831

0800bdf4 <__d2b>:
 800bdf4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bdf8:	460f      	mov	r7, r1
 800bdfa:	2101      	movs	r1, #1
 800bdfc:	ec59 8b10 	vmov	r8, r9, d0
 800be00:	4616      	mov	r6, r2
 800be02:	f7ff fccd 	bl	800b7a0 <_Balloc>
 800be06:	4604      	mov	r4, r0
 800be08:	b930      	cbnz	r0, 800be18 <__d2b+0x24>
 800be0a:	4602      	mov	r2, r0
 800be0c:	4b23      	ldr	r3, [pc, #140]	@ (800be9c <__d2b+0xa8>)
 800be0e:	4824      	ldr	r0, [pc, #144]	@ (800bea0 <__d2b+0xac>)
 800be10:	f240 310f 	movw	r1, #783	@ 0x30f
 800be14:	f000 fb5c 	bl	800c4d0 <__assert_func>
 800be18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800be1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800be20:	b10d      	cbz	r5, 800be26 <__d2b+0x32>
 800be22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be26:	9301      	str	r3, [sp, #4]
 800be28:	f1b8 0300 	subs.w	r3, r8, #0
 800be2c:	d023      	beq.n	800be76 <__d2b+0x82>
 800be2e:	4668      	mov	r0, sp
 800be30:	9300      	str	r3, [sp, #0]
 800be32:	f7ff fd7c 	bl	800b92e <__lo0bits>
 800be36:	e9dd 1200 	ldrd	r1, r2, [sp]
 800be3a:	b1d0      	cbz	r0, 800be72 <__d2b+0x7e>
 800be3c:	f1c0 0320 	rsb	r3, r0, #32
 800be40:	fa02 f303 	lsl.w	r3, r2, r3
 800be44:	430b      	orrs	r3, r1
 800be46:	40c2      	lsrs	r2, r0
 800be48:	6163      	str	r3, [r4, #20]
 800be4a:	9201      	str	r2, [sp, #4]
 800be4c:	9b01      	ldr	r3, [sp, #4]
 800be4e:	61a3      	str	r3, [r4, #24]
 800be50:	2b00      	cmp	r3, #0
 800be52:	bf0c      	ite	eq
 800be54:	2201      	moveq	r2, #1
 800be56:	2202      	movne	r2, #2
 800be58:	6122      	str	r2, [r4, #16]
 800be5a:	b1a5      	cbz	r5, 800be86 <__d2b+0x92>
 800be5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800be60:	4405      	add	r5, r0
 800be62:	603d      	str	r5, [r7, #0]
 800be64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800be68:	6030      	str	r0, [r6, #0]
 800be6a:	4620      	mov	r0, r4
 800be6c:	b003      	add	sp, #12
 800be6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be72:	6161      	str	r1, [r4, #20]
 800be74:	e7ea      	b.n	800be4c <__d2b+0x58>
 800be76:	a801      	add	r0, sp, #4
 800be78:	f7ff fd59 	bl	800b92e <__lo0bits>
 800be7c:	9b01      	ldr	r3, [sp, #4]
 800be7e:	6163      	str	r3, [r4, #20]
 800be80:	3020      	adds	r0, #32
 800be82:	2201      	movs	r2, #1
 800be84:	e7e8      	b.n	800be58 <__d2b+0x64>
 800be86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800be8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800be8e:	6038      	str	r0, [r7, #0]
 800be90:	6918      	ldr	r0, [r3, #16]
 800be92:	f7ff fd2d 	bl	800b8f0 <__hi0bits>
 800be96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800be9a:	e7e5      	b.n	800be68 <__d2b+0x74>
 800be9c:	0800c820 	.word	0x0800c820
 800bea0:	0800c831 	.word	0x0800c831

0800bea4 <__sfputc_r>:
 800bea4:	6893      	ldr	r3, [r2, #8]
 800bea6:	3b01      	subs	r3, #1
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	b410      	push	{r4}
 800beac:	6093      	str	r3, [r2, #8]
 800beae:	da08      	bge.n	800bec2 <__sfputc_r+0x1e>
 800beb0:	6994      	ldr	r4, [r2, #24]
 800beb2:	42a3      	cmp	r3, r4
 800beb4:	db01      	blt.n	800beba <__sfputc_r+0x16>
 800beb6:	290a      	cmp	r1, #10
 800beb8:	d103      	bne.n	800bec2 <__sfputc_r+0x1e>
 800beba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bebe:	f000 ba41 	b.w	800c344 <__swbuf_r>
 800bec2:	6813      	ldr	r3, [r2, #0]
 800bec4:	1c58      	adds	r0, r3, #1
 800bec6:	6010      	str	r0, [r2, #0]
 800bec8:	7019      	strb	r1, [r3, #0]
 800beca:	4608      	mov	r0, r1
 800becc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bed0:	4770      	bx	lr

0800bed2 <__sfputs_r>:
 800bed2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bed4:	4606      	mov	r6, r0
 800bed6:	460f      	mov	r7, r1
 800bed8:	4614      	mov	r4, r2
 800beda:	18d5      	adds	r5, r2, r3
 800bedc:	42ac      	cmp	r4, r5
 800bede:	d101      	bne.n	800bee4 <__sfputs_r+0x12>
 800bee0:	2000      	movs	r0, #0
 800bee2:	e007      	b.n	800bef4 <__sfputs_r+0x22>
 800bee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bee8:	463a      	mov	r2, r7
 800beea:	4630      	mov	r0, r6
 800beec:	f7ff ffda 	bl	800bea4 <__sfputc_r>
 800bef0:	1c43      	adds	r3, r0, #1
 800bef2:	d1f3      	bne.n	800bedc <__sfputs_r+0xa>
 800bef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bef8 <_vfiprintf_r>:
 800bef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800befc:	460d      	mov	r5, r1
 800befe:	b09d      	sub	sp, #116	@ 0x74
 800bf00:	4614      	mov	r4, r2
 800bf02:	4698      	mov	r8, r3
 800bf04:	4606      	mov	r6, r0
 800bf06:	b118      	cbz	r0, 800bf10 <_vfiprintf_r+0x18>
 800bf08:	6a03      	ldr	r3, [r0, #32]
 800bf0a:	b90b      	cbnz	r3, 800bf10 <_vfiprintf_r+0x18>
 800bf0c:	f7fe fb12 	bl	800a534 <__sinit>
 800bf10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf12:	07d9      	lsls	r1, r3, #31
 800bf14:	d405      	bmi.n	800bf22 <_vfiprintf_r+0x2a>
 800bf16:	89ab      	ldrh	r3, [r5, #12]
 800bf18:	059a      	lsls	r2, r3, #22
 800bf1a:	d402      	bmi.n	800bf22 <_vfiprintf_r+0x2a>
 800bf1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf1e:	f7fe fce0 	bl	800a8e2 <__retarget_lock_acquire_recursive>
 800bf22:	89ab      	ldrh	r3, [r5, #12]
 800bf24:	071b      	lsls	r3, r3, #28
 800bf26:	d501      	bpl.n	800bf2c <_vfiprintf_r+0x34>
 800bf28:	692b      	ldr	r3, [r5, #16]
 800bf2a:	b99b      	cbnz	r3, 800bf54 <_vfiprintf_r+0x5c>
 800bf2c:	4629      	mov	r1, r5
 800bf2e:	4630      	mov	r0, r6
 800bf30:	f000 fa46 	bl	800c3c0 <__swsetup_r>
 800bf34:	b170      	cbz	r0, 800bf54 <_vfiprintf_r+0x5c>
 800bf36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf38:	07dc      	lsls	r4, r3, #31
 800bf3a:	d504      	bpl.n	800bf46 <_vfiprintf_r+0x4e>
 800bf3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf40:	b01d      	add	sp, #116	@ 0x74
 800bf42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf46:	89ab      	ldrh	r3, [r5, #12]
 800bf48:	0598      	lsls	r0, r3, #22
 800bf4a:	d4f7      	bmi.n	800bf3c <_vfiprintf_r+0x44>
 800bf4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf4e:	f7fe fcc9 	bl	800a8e4 <__retarget_lock_release_recursive>
 800bf52:	e7f3      	b.n	800bf3c <_vfiprintf_r+0x44>
 800bf54:	2300      	movs	r3, #0
 800bf56:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf58:	2320      	movs	r3, #32
 800bf5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf62:	2330      	movs	r3, #48	@ 0x30
 800bf64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c114 <_vfiprintf_r+0x21c>
 800bf68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf6c:	f04f 0901 	mov.w	r9, #1
 800bf70:	4623      	mov	r3, r4
 800bf72:	469a      	mov	sl, r3
 800bf74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf78:	b10a      	cbz	r2, 800bf7e <_vfiprintf_r+0x86>
 800bf7a:	2a25      	cmp	r2, #37	@ 0x25
 800bf7c:	d1f9      	bne.n	800bf72 <_vfiprintf_r+0x7a>
 800bf7e:	ebba 0b04 	subs.w	fp, sl, r4
 800bf82:	d00b      	beq.n	800bf9c <_vfiprintf_r+0xa4>
 800bf84:	465b      	mov	r3, fp
 800bf86:	4622      	mov	r2, r4
 800bf88:	4629      	mov	r1, r5
 800bf8a:	4630      	mov	r0, r6
 800bf8c:	f7ff ffa1 	bl	800bed2 <__sfputs_r>
 800bf90:	3001      	adds	r0, #1
 800bf92:	f000 80a7 	beq.w	800c0e4 <_vfiprintf_r+0x1ec>
 800bf96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf98:	445a      	add	r2, fp
 800bf9a:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf9c:	f89a 3000 	ldrb.w	r3, [sl]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	f000 809f 	beq.w	800c0e4 <_vfiprintf_r+0x1ec>
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bfac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bfb0:	f10a 0a01 	add.w	sl, sl, #1
 800bfb4:	9304      	str	r3, [sp, #16]
 800bfb6:	9307      	str	r3, [sp, #28]
 800bfb8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bfbc:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfbe:	4654      	mov	r4, sl
 800bfc0:	2205      	movs	r2, #5
 800bfc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfc6:	4853      	ldr	r0, [pc, #332]	@ (800c114 <_vfiprintf_r+0x21c>)
 800bfc8:	f7f4 f902 	bl	80001d0 <memchr>
 800bfcc:	9a04      	ldr	r2, [sp, #16]
 800bfce:	b9d8      	cbnz	r0, 800c008 <_vfiprintf_r+0x110>
 800bfd0:	06d1      	lsls	r1, r2, #27
 800bfd2:	bf44      	itt	mi
 800bfd4:	2320      	movmi	r3, #32
 800bfd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfda:	0713      	lsls	r3, r2, #28
 800bfdc:	bf44      	itt	mi
 800bfde:	232b      	movmi	r3, #43	@ 0x2b
 800bfe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfe4:	f89a 3000 	ldrb.w	r3, [sl]
 800bfe8:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfea:	d015      	beq.n	800c018 <_vfiprintf_r+0x120>
 800bfec:	9a07      	ldr	r2, [sp, #28]
 800bfee:	4654      	mov	r4, sl
 800bff0:	2000      	movs	r0, #0
 800bff2:	f04f 0c0a 	mov.w	ip, #10
 800bff6:	4621      	mov	r1, r4
 800bff8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bffc:	3b30      	subs	r3, #48	@ 0x30
 800bffe:	2b09      	cmp	r3, #9
 800c000:	d94b      	bls.n	800c09a <_vfiprintf_r+0x1a2>
 800c002:	b1b0      	cbz	r0, 800c032 <_vfiprintf_r+0x13a>
 800c004:	9207      	str	r2, [sp, #28]
 800c006:	e014      	b.n	800c032 <_vfiprintf_r+0x13a>
 800c008:	eba0 0308 	sub.w	r3, r0, r8
 800c00c:	fa09 f303 	lsl.w	r3, r9, r3
 800c010:	4313      	orrs	r3, r2
 800c012:	9304      	str	r3, [sp, #16]
 800c014:	46a2      	mov	sl, r4
 800c016:	e7d2      	b.n	800bfbe <_vfiprintf_r+0xc6>
 800c018:	9b03      	ldr	r3, [sp, #12]
 800c01a:	1d19      	adds	r1, r3, #4
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	9103      	str	r1, [sp, #12]
 800c020:	2b00      	cmp	r3, #0
 800c022:	bfbb      	ittet	lt
 800c024:	425b      	neglt	r3, r3
 800c026:	f042 0202 	orrlt.w	r2, r2, #2
 800c02a:	9307      	strge	r3, [sp, #28]
 800c02c:	9307      	strlt	r3, [sp, #28]
 800c02e:	bfb8      	it	lt
 800c030:	9204      	strlt	r2, [sp, #16]
 800c032:	7823      	ldrb	r3, [r4, #0]
 800c034:	2b2e      	cmp	r3, #46	@ 0x2e
 800c036:	d10a      	bne.n	800c04e <_vfiprintf_r+0x156>
 800c038:	7863      	ldrb	r3, [r4, #1]
 800c03a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c03c:	d132      	bne.n	800c0a4 <_vfiprintf_r+0x1ac>
 800c03e:	9b03      	ldr	r3, [sp, #12]
 800c040:	1d1a      	adds	r2, r3, #4
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	9203      	str	r2, [sp, #12]
 800c046:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c04a:	3402      	adds	r4, #2
 800c04c:	9305      	str	r3, [sp, #20]
 800c04e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c124 <_vfiprintf_r+0x22c>
 800c052:	7821      	ldrb	r1, [r4, #0]
 800c054:	2203      	movs	r2, #3
 800c056:	4650      	mov	r0, sl
 800c058:	f7f4 f8ba 	bl	80001d0 <memchr>
 800c05c:	b138      	cbz	r0, 800c06e <_vfiprintf_r+0x176>
 800c05e:	9b04      	ldr	r3, [sp, #16]
 800c060:	eba0 000a 	sub.w	r0, r0, sl
 800c064:	2240      	movs	r2, #64	@ 0x40
 800c066:	4082      	lsls	r2, r0
 800c068:	4313      	orrs	r3, r2
 800c06a:	3401      	adds	r4, #1
 800c06c:	9304      	str	r3, [sp, #16]
 800c06e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c072:	4829      	ldr	r0, [pc, #164]	@ (800c118 <_vfiprintf_r+0x220>)
 800c074:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c078:	2206      	movs	r2, #6
 800c07a:	f7f4 f8a9 	bl	80001d0 <memchr>
 800c07e:	2800      	cmp	r0, #0
 800c080:	d03f      	beq.n	800c102 <_vfiprintf_r+0x20a>
 800c082:	4b26      	ldr	r3, [pc, #152]	@ (800c11c <_vfiprintf_r+0x224>)
 800c084:	bb1b      	cbnz	r3, 800c0ce <_vfiprintf_r+0x1d6>
 800c086:	9b03      	ldr	r3, [sp, #12]
 800c088:	3307      	adds	r3, #7
 800c08a:	f023 0307 	bic.w	r3, r3, #7
 800c08e:	3308      	adds	r3, #8
 800c090:	9303      	str	r3, [sp, #12]
 800c092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c094:	443b      	add	r3, r7
 800c096:	9309      	str	r3, [sp, #36]	@ 0x24
 800c098:	e76a      	b.n	800bf70 <_vfiprintf_r+0x78>
 800c09a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c09e:	460c      	mov	r4, r1
 800c0a0:	2001      	movs	r0, #1
 800c0a2:	e7a8      	b.n	800bff6 <_vfiprintf_r+0xfe>
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	3401      	adds	r4, #1
 800c0a8:	9305      	str	r3, [sp, #20]
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	f04f 0c0a 	mov.w	ip, #10
 800c0b0:	4620      	mov	r0, r4
 800c0b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0b6:	3a30      	subs	r2, #48	@ 0x30
 800c0b8:	2a09      	cmp	r2, #9
 800c0ba:	d903      	bls.n	800c0c4 <_vfiprintf_r+0x1cc>
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d0c6      	beq.n	800c04e <_vfiprintf_r+0x156>
 800c0c0:	9105      	str	r1, [sp, #20]
 800c0c2:	e7c4      	b.n	800c04e <_vfiprintf_r+0x156>
 800c0c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0c8:	4604      	mov	r4, r0
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	e7f0      	b.n	800c0b0 <_vfiprintf_r+0x1b8>
 800c0ce:	ab03      	add	r3, sp, #12
 800c0d0:	9300      	str	r3, [sp, #0]
 800c0d2:	462a      	mov	r2, r5
 800c0d4:	4b12      	ldr	r3, [pc, #72]	@ (800c120 <_vfiprintf_r+0x228>)
 800c0d6:	a904      	add	r1, sp, #16
 800c0d8:	4630      	mov	r0, r6
 800c0da:	f7fd fde7 	bl	8009cac <_printf_float>
 800c0de:	4607      	mov	r7, r0
 800c0e0:	1c78      	adds	r0, r7, #1
 800c0e2:	d1d6      	bne.n	800c092 <_vfiprintf_r+0x19a>
 800c0e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0e6:	07d9      	lsls	r1, r3, #31
 800c0e8:	d405      	bmi.n	800c0f6 <_vfiprintf_r+0x1fe>
 800c0ea:	89ab      	ldrh	r3, [r5, #12]
 800c0ec:	059a      	lsls	r2, r3, #22
 800c0ee:	d402      	bmi.n	800c0f6 <_vfiprintf_r+0x1fe>
 800c0f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0f2:	f7fe fbf7 	bl	800a8e4 <__retarget_lock_release_recursive>
 800c0f6:	89ab      	ldrh	r3, [r5, #12]
 800c0f8:	065b      	lsls	r3, r3, #25
 800c0fa:	f53f af1f 	bmi.w	800bf3c <_vfiprintf_r+0x44>
 800c0fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c100:	e71e      	b.n	800bf40 <_vfiprintf_r+0x48>
 800c102:	ab03      	add	r3, sp, #12
 800c104:	9300      	str	r3, [sp, #0]
 800c106:	462a      	mov	r2, r5
 800c108:	4b05      	ldr	r3, [pc, #20]	@ (800c120 <_vfiprintf_r+0x228>)
 800c10a:	a904      	add	r1, sp, #16
 800c10c:	4630      	mov	r0, r6
 800c10e:	f7fe f865 	bl	800a1dc <_printf_i>
 800c112:	e7e4      	b.n	800c0de <_vfiprintf_r+0x1e6>
 800c114:	0800c988 	.word	0x0800c988
 800c118:	0800c992 	.word	0x0800c992
 800c11c:	08009cad 	.word	0x08009cad
 800c120:	0800bed3 	.word	0x0800bed3
 800c124:	0800c98e 	.word	0x0800c98e

0800c128 <__sflush_r>:
 800c128:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c12c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c130:	0716      	lsls	r6, r2, #28
 800c132:	4605      	mov	r5, r0
 800c134:	460c      	mov	r4, r1
 800c136:	d454      	bmi.n	800c1e2 <__sflush_r+0xba>
 800c138:	684b      	ldr	r3, [r1, #4]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	dc02      	bgt.n	800c144 <__sflush_r+0x1c>
 800c13e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c140:	2b00      	cmp	r3, #0
 800c142:	dd48      	ble.n	800c1d6 <__sflush_r+0xae>
 800c144:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c146:	2e00      	cmp	r6, #0
 800c148:	d045      	beq.n	800c1d6 <__sflush_r+0xae>
 800c14a:	2300      	movs	r3, #0
 800c14c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c150:	682f      	ldr	r7, [r5, #0]
 800c152:	6a21      	ldr	r1, [r4, #32]
 800c154:	602b      	str	r3, [r5, #0]
 800c156:	d030      	beq.n	800c1ba <__sflush_r+0x92>
 800c158:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c15a:	89a3      	ldrh	r3, [r4, #12]
 800c15c:	0759      	lsls	r1, r3, #29
 800c15e:	d505      	bpl.n	800c16c <__sflush_r+0x44>
 800c160:	6863      	ldr	r3, [r4, #4]
 800c162:	1ad2      	subs	r2, r2, r3
 800c164:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c166:	b10b      	cbz	r3, 800c16c <__sflush_r+0x44>
 800c168:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c16a:	1ad2      	subs	r2, r2, r3
 800c16c:	2300      	movs	r3, #0
 800c16e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c170:	6a21      	ldr	r1, [r4, #32]
 800c172:	4628      	mov	r0, r5
 800c174:	47b0      	blx	r6
 800c176:	1c43      	adds	r3, r0, #1
 800c178:	89a3      	ldrh	r3, [r4, #12]
 800c17a:	d106      	bne.n	800c18a <__sflush_r+0x62>
 800c17c:	6829      	ldr	r1, [r5, #0]
 800c17e:	291d      	cmp	r1, #29
 800c180:	d82b      	bhi.n	800c1da <__sflush_r+0xb2>
 800c182:	4a2a      	ldr	r2, [pc, #168]	@ (800c22c <__sflush_r+0x104>)
 800c184:	410a      	asrs	r2, r1
 800c186:	07d6      	lsls	r6, r2, #31
 800c188:	d427      	bmi.n	800c1da <__sflush_r+0xb2>
 800c18a:	2200      	movs	r2, #0
 800c18c:	6062      	str	r2, [r4, #4]
 800c18e:	04d9      	lsls	r1, r3, #19
 800c190:	6922      	ldr	r2, [r4, #16]
 800c192:	6022      	str	r2, [r4, #0]
 800c194:	d504      	bpl.n	800c1a0 <__sflush_r+0x78>
 800c196:	1c42      	adds	r2, r0, #1
 800c198:	d101      	bne.n	800c19e <__sflush_r+0x76>
 800c19a:	682b      	ldr	r3, [r5, #0]
 800c19c:	b903      	cbnz	r3, 800c1a0 <__sflush_r+0x78>
 800c19e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c1a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1a2:	602f      	str	r7, [r5, #0]
 800c1a4:	b1b9      	cbz	r1, 800c1d6 <__sflush_r+0xae>
 800c1a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1aa:	4299      	cmp	r1, r3
 800c1ac:	d002      	beq.n	800c1b4 <__sflush_r+0x8c>
 800c1ae:	4628      	mov	r0, r5
 800c1b0:	f7ff f9f6 	bl	800b5a0 <_free_r>
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1b8:	e00d      	b.n	800c1d6 <__sflush_r+0xae>
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	4628      	mov	r0, r5
 800c1be:	47b0      	blx	r6
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	1c50      	adds	r0, r2, #1
 800c1c4:	d1c9      	bne.n	800c15a <__sflush_r+0x32>
 800c1c6:	682b      	ldr	r3, [r5, #0]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d0c6      	beq.n	800c15a <__sflush_r+0x32>
 800c1cc:	2b1d      	cmp	r3, #29
 800c1ce:	d001      	beq.n	800c1d4 <__sflush_r+0xac>
 800c1d0:	2b16      	cmp	r3, #22
 800c1d2:	d11e      	bne.n	800c212 <__sflush_r+0xea>
 800c1d4:	602f      	str	r7, [r5, #0]
 800c1d6:	2000      	movs	r0, #0
 800c1d8:	e022      	b.n	800c220 <__sflush_r+0xf8>
 800c1da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1de:	b21b      	sxth	r3, r3
 800c1e0:	e01b      	b.n	800c21a <__sflush_r+0xf2>
 800c1e2:	690f      	ldr	r7, [r1, #16]
 800c1e4:	2f00      	cmp	r7, #0
 800c1e6:	d0f6      	beq.n	800c1d6 <__sflush_r+0xae>
 800c1e8:	0793      	lsls	r3, r2, #30
 800c1ea:	680e      	ldr	r6, [r1, #0]
 800c1ec:	bf08      	it	eq
 800c1ee:	694b      	ldreq	r3, [r1, #20]
 800c1f0:	600f      	str	r7, [r1, #0]
 800c1f2:	bf18      	it	ne
 800c1f4:	2300      	movne	r3, #0
 800c1f6:	eba6 0807 	sub.w	r8, r6, r7
 800c1fa:	608b      	str	r3, [r1, #8]
 800c1fc:	f1b8 0f00 	cmp.w	r8, #0
 800c200:	dde9      	ble.n	800c1d6 <__sflush_r+0xae>
 800c202:	6a21      	ldr	r1, [r4, #32]
 800c204:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c206:	4643      	mov	r3, r8
 800c208:	463a      	mov	r2, r7
 800c20a:	4628      	mov	r0, r5
 800c20c:	47b0      	blx	r6
 800c20e:	2800      	cmp	r0, #0
 800c210:	dc08      	bgt.n	800c224 <__sflush_r+0xfc>
 800c212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c21a:	81a3      	strh	r3, [r4, #12]
 800c21c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c224:	4407      	add	r7, r0
 800c226:	eba8 0800 	sub.w	r8, r8, r0
 800c22a:	e7e7      	b.n	800c1fc <__sflush_r+0xd4>
 800c22c:	dfbffffe 	.word	0xdfbffffe

0800c230 <_fflush_r>:
 800c230:	b538      	push	{r3, r4, r5, lr}
 800c232:	690b      	ldr	r3, [r1, #16]
 800c234:	4605      	mov	r5, r0
 800c236:	460c      	mov	r4, r1
 800c238:	b913      	cbnz	r3, 800c240 <_fflush_r+0x10>
 800c23a:	2500      	movs	r5, #0
 800c23c:	4628      	mov	r0, r5
 800c23e:	bd38      	pop	{r3, r4, r5, pc}
 800c240:	b118      	cbz	r0, 800c24a <_fflush_r+0x1a>
 800c242:	6a03      	ldr	r3, [r0, #32]
 800c244:	b90b      	cbnz	r3, 800c24a <_fflush_r+0x1a>
 800c246:	f7fe f975 	bl	800a534 <__sinit>
 800c24a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d0f3      	beq.n	800c23a <_fflush_r+0xa>
 800c252:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c254:	07d0      	lsls	r0, r2, #31
 800c256:	d404      	bmi.n	800c262 <_fflush_r+0x32>
 800c258:	0599      	lsls	r1, r3, #22
 800c25a:	d402      	bmi.n	800c262 <_fflush_r+0x32>
 800c25c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c25e:	f7fe fb40 	bl	800a8e2 <__retarget_lock_acquire_recursive>
 800c262:	4628      	mov	r0, r5
 800c264:	4621      	mov	r1, r4
 800c266:	f7ff ff5f 	bl	800c128 <__sflush_r>
 800c26a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c26c:	07da      	lsls	r2, r3, #31
 800c26e:	4605      	mov	r5, r0
 800c270:	d4e4      	bmi.n	800c23c <_fflush_r+0xc>
 800c272:	89a3      	ldrh	r3, [r4, #12]
 800c274:	059b      	lsls	r3, r3, #22
 800c276:	d4e1      	bmi.n	800c23c <_fflush_r+0xc>
 800c278:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c27a:	f7fe fb33 	bl	800a8e4 <__retarget_lock_release_recursive>
 800c27e:	e7dd      	b.n	800c23c <_fflush_r+0xc>

0800c280 <__swhatbuf_r>:
 800c280:	b570      	push	{r4, r5, r6, lr}
 800c282:	460c      	mov	r4, r1
 800c284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c288:	2900      	cmp	r1, #0
 800c28a:	b096      	sub	sp, #88	@ 0x58
 800c28c:	4615      	mov	r5, r2
 800c28e:	461e      	mov	r6, r3
 800c290:	da0d      	bge.n	800c2ae <__swhatbuf_r+0x2e>
 800c292:	89a3      	ldrh	r3, [r4, #12]
 800c294:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c298:	f04f 0100 	mov.w	r1, #0
 800c29c:	bf14      	ite	ne
 800c29e:	2340      	movne	r3, #64	@ 0x40
 800c2a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c2a4:	2000      	movs	r0, #0
 800c2a6:	6031      	str	r1, [r6, #0]
 800c2a8:	602b      	str	r3, [r5, #0]
 800c2aa:	b016      	add	sp, #88	@ 0x58
 800c2ac:	bd70      	pop	{r4, r5, r6, pc}
 800c2ae:	466a      	mov	r2, sp
 800c2b0:	f000 f8dc 	bl	800c46c <_fstat_r>
 800c2b4:	2800      	cmp	r0, #0
 800c2b6:	dbec      	blt.n	800c292 <__swhatbuf_r+0x12>
 800c2b8:	9901      	ldr	r1, [sp, #4]
 800c2ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c2be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c2c2:	4259      	negs	r1, r3
 800c2c4:	4159      	adcs	r1, r3
 800c2c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c2ca:	e7eb      	b.n	800c2a4 <__swhatbuf_r+0x24>

0800c2cc <__smakebuf_r>:
 800c2cc:	898b      	ldrh	r3, [r1, #12]
 800c2ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c2d0:	079d      	lsls	r5, r3, #30
 800c2d2:	4606      	mov	r6, r0
 800c2d4:	460c      	mov	r4, r1
 800c2d6:	d507      	bpl.n	800c2e8 <__smakebuf_r+0x1c>
 800c2d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c2dc:	6023      	str	r3, [r4, #0]
 800c2de:	6123      	str	r3, [r4, #16]
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	6163      	str	r3, [r4, #20]
 800c2e4:	b003      	add	sp, #12
 800c2e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2e8:	ab01      	add	r3, sp, #4
 800c2ea:	466a      	mov	r2, sp
 800c2ec:	f7ff ffc8 	bl	800c280 <__swhatbuf_r>
 800c2f0:	9f00      	ldr	r7, [sp, #0]
 800c2f2:	4605      	mov	r5, r0
 800c2f4:	4639      	mov	r1, r7
 800c2f6:	4630      	mov	r0, r6
 800c2f8:	f7ff f9c6 	bl	800b688 <_malloc_r>
 800c2fc:	b948      	cbnz	r0, 800c312 <__smakebuf_r+0x46>
 800c2fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c302:	059a      	lsls	r2, r3, #22
 800c304:	d4ee      	bmi.n	800c2e4 <__smakebuf_r+0x18>
 800c306:	f023 0303 	bic.w	r3, r3, #3
 800c30a:	f043 0302 	orr.w	r3, r3, #2
 800c30e:	81a3      	strh	r3, [r4, #12]
 800c310:	e7e2      	b.n	800c2d8 <__smakebuf_r+0xc>
 800c312:	89a3      	ldrh	r3, [r4, #12]
 800c314:	6020      	str	r0, [r4, #0]
 800c316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c31a:	81a3      	strh	r3, [r4, #12]
 800c31c:	9b01      	ldr	r3, [sp, #4]
 800c31e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c322:	b15b      	cbz	r3, 800c33c <__smakebuf_r+0x70>
 800c324:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c328:	4630      	mov	r0, r6
 800c32a:	f000 f8b1 	bl	800c490 <_isatty_r>
 800c32e:	b128      	cbz	r0, 800c33c <__smakebuf_r+0x70>
 800c330:	89a3      	ldrh	r3, [r4, #12]
 800c332:	f023 0303 	bic.w	r3, r3, #3
 800c336:	f043 0301 	orr.w	r3, r3, #1
 800c33a:	81a3      	strh	r3, [r4, #12]
 800c33c:	89a3      	ldrh	r3, [r4, #12]
 800c33e:	431d      	orrs	r5, r3
 800c340:	81a5      	strh	r5, [r4, #12]
 800c342:	e7cf      	b.n	800c2e4 <__smakebuf_r+0x18>

0800c344 <__swbuf_r>:
 800c344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c346:	460e      	mov	r6, r1
 800c348:	4614      	mov	r4, r2
 800c34a:	4605      	mov	r5, r0
 800c34c:	b118      	cbz	r0, 800c356 <__swbuf_r+0x12>
 800c34e:	6a03      	ldr	r3, [r0, #32]
 800c350:	b90b      	cbnz	r3, 800c356 <__swbuf_r+0x12>
 800c352:	f7fe f8ef 	bl	800a534 <__sinit>
 800c356:	69a3      	ldr	r3, [r4, #24]
 800c358:	60a3      	str	r3, [r4, #8]
 800c35a:	89a3      	ldrh	r3, [r4, #12]
 800c35c:	071a      	lsls	r2, r3, #28
 800c35e:	d501      	bpl.n	800c364 <__swbuf_r+0x20>
 800c360:	6923      	ldr	r3, [r4, #16]
 800c362:	b943      	cbnz	r3, 800c376 <__swbuf_r+0x32>
 800c364:	4621      	mov	r1, r4
 800c366:	4628      	mov	r0, r5
 800c368:	f000 f82a 	bl	800c3c0 <__swsetup_r>
 800c36c:	b118      	cbz	r0, 800c376 <__swbuf_r+0x32>
 800c36e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c372:	4638      	mov	r0, r7
 800c374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c376:	6823      	ldr	r3, [r4, #0]
 800c378:	6922      	ldr	r2, [r4, #16]
 800c37a:	1a98      	subs	r0, r3, r2
 800c37c:	6963      	ldr	r3, [r4, #20]
 800c37e:	b2f6      	uxtb	r6, r6
 800c380:	4283      	cmp	r3, r0
 800c382:	4637      	mov	r7, r6
 800c384:	dc05      	bgt.n	800c392 <__swbuf_r+0x4e>
 800c386:	4621      	mov	r1, r4
 800c388:	4628      	mov	r0, r5
 800c38a:	f7ff ff51 	bl	800c230 <_fflush_r>
 800c38e:	2800      	cmp	r0, #0
 800c390:	d1ed      	bne.n	800c36e <__swbuf_r+0x2a>
 800c392:	68a3      	ldr	r3, [r4, #8]
 800c394:	3b01      	subs	r3, #1
 800c396:	60a3      	str	r3, [r4, #8]
 800c398:	6823      	ldr	r3, [r4, #0]
 800c39a:	1c5a      	adds	r2, r3, #1
 800c39c:	6022      	str	r2, [r4, #0]
 800c39e:	701e      	strb	r6, [r3, #0]
 800c3a0:	6962      	ldr	r2, [r4, #20]
 800c3a2:	1c43      	adds	r3, r0, #1
 800c3a4:	429a      	cmp	r2, r3
 800c3a6:	d004      	beq.n	800c3b2 <__swbuf_r+0x6e>
 800c3a8:	89a3      	ldrh	r3, [r4, #12]
 800c3aa:	07db      	lsls	r3, r3, #31
 800c3ac:	d5e1      	bpl.n	800c372 <__swbuf_r+0x2e>
 800c3ae:	2e0a      	cmp	r6, #10
 800c3b0:	d1df      	bne.n	800c372 <__swbuf_r+0x2e>
 800c3b2:	4621      	mov	r1, r4
 800c3b4:	4628      	mov	r0, r5
 800c3b6:	f7ff ff3b 	bl	800c230 <_fflush_r>
 800c3ba:	2800      	cmp	r0, #0
 800c3bc:	d0d9      	beq.n	800c372 <__swbuf_r+0x2e>
 800c3be:	e7d6      	b.n	800c36e <__swbuf_r+0x2a>

0800c3c0 <__swsetup_r>:
 800c3c0:	b538      	push	{r3, r4, r5, lr}
 800c3c2:	4b29      	ldr	r3, [pc, #164]	@ (800c468 <__swsetup_r+0xa8>)
 800c3c4:	4605      	mov	r5, r0
 800c3c6:	6818      	ldr	r0, [r3, #0]
 800c3c8:	460c      	mov	r4, r1
 800c3ca:	b118      	cbz	r0, 800c3d4 <__swsetup_r+0x14>
 800c3cc:	6a03      	ldr	r3, [r0, #32]
 800c3ce:	b90b      	cbnz	r3, 800c3d4 <__swsetup_r+0x14>
 800c3d0:	f7fe f8b0 	bl	800a534 <__sinit>
 800c3d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3d8:	0719      	lsls	r1, r3, #28
 800c3da:	d422      	bmi.n	800c422 <__swsetup_r+0x62>
 800c3dc:	06da      	lsls	r2, r3, #27
 800c3de:	d407      	bmi.n	800c3f0 <__swsetup_r+0x30>
 800c3e0:	2209      	movs	r2, #9
 800c3e2:	602a      	str	r2, [r5, #0]
 800c3e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3e8:	81a3      	strh	r3, [r4, #12]
 800c3ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3ee:	e033      	b.n	800c458 <__swsetup_r+0x98>
 800c3f0:	0758      	lsls	r0, r3, #29
 800c3f2:	d512      	bpl.n	800c41a <__swsetup_r+0x5a>
 800c3f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c3f6:	b141      	cbz	r1, 800c40a <__swsetup_r+0x4a>
 800c3f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c3fc:	4299      	cmp	r1, r3
 800c3fe:	d002      	beq.n	800c406 <__swsetup_r+0x46>
 800c400:	4628      	mov	r0, r5
 800c402:	f7ff f8cd 	bl	800b5a0 <_free_r>
 800c406:	2300      	movs	r3, #0
 800c408:	6363      	str	r3, [r4, #52]	@ 0x34
 800c40a:	89a3      	ldrh	r3, [r4, #12]
 800c40c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c410:	81a3      	strh	r3, [r4, #12]
 800c412:	2300      	movs	r3, #0
 800c414:	6063      	str	r3, [r4, #4]
 800c416:	6923      	ldr	r3, [r4, #16]
 800c418:	6023      	str	r3, [r4, #0]
 800c41a:	89a3      	ldrh	r3, [r4, #12]
 800c41c:	f043 0308 	orr.w	r3, r3, #8
 800c420:	81a3      	strh	r3, [r4, #12]
 800c422:	6923      	ldr	r3, [r4, #16]
 800c424:	b94b      	cbnz	r3, 800c43a <__swsetup_r+0x7a>
 800c426:	89a3      	ldrh	r3, [r4, #12]
 800c428:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c42c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c430:	d003      	beq.n	800c43a <__swsetup_r+0x7a>
 800c432:	4621      	mov	r1, r4
 800c434:	4628      	mov	r0, r5
 800c436:	f7ff ff49 	bl	800c2cc <__smakebuf_r>
 800c43a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c43e:	f013 0201 	ands.w	r2, r3, #1
 800c442:	d00a      	beq.n	800c45a <__swsetup_r+0x9a>
 800c444:	2200      	movs	r2, #0
 800c446:	60a2      	str	r2, [r4, #8]
 800c448:	6962      	ldr	r2, [r4, #20]
 800c44a:	4252      	negs	r2, r2
 800c44c:	61a2      	str	r2, [r4, #24]
 800c44e:	6922      	ldr	r2, [r4, #16]
 800c450:	b942      	cbnz	r2, 800c464 <__swsetup_r+0xa4>
 800c452:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c456:	d1c5      	bne.n	800c3e4 <__swsetup_r+0x24>
 800c458:	bd38      	pop	{r3, r4, r5, pc}
 800c45a:	0799      	lsls	r1, r3, #30
 800c45c:	bf58      	it	pl
 800c45e:	6962      	ldrpl	r2, [r4, #20]
 800c460:	60a2      	str	r2, [r4, #8]
 800c462:	e7f4      	b.n	800c44e <__swsetup_r+0x8e>
 800c464:	2000      	movs	r0, #0
 800c466:	e7f7      	b.n	800c458 <__swsetup_r+0x98>
 800c468:	20000048 	.word	0x20000048

0800c46c <_fstat_r>:
 800c46c:	b538      	push	{r3, r4, r5, lr}
 800c46e:	4d07      	ldr	r5, [pc, #28]	@ (800c48c <_fstat_r+0x20>)
 800c470:	2300      	movs	r3, #0
 800c472:	4604      	mov	r4, r0
 800c474:	4608      	mov	r0, r1
 800c476:	4611      	mov	r1, r2
 800c478:	602b      	str	r3, [r5, #0]
 800c47a:	f7f4 fe94 	bl	80011a6 <_fstat>
 800c47e:	1c43      	adds	r3, r0, #1
 800c480:	d102      	bne.n	800c488 <_fstat_r+0x1c>
 800c482:	682b      	ldr	r3, [r5, #0]
 800c484:	b103      	cbz	r3, 800c488 <_fstat_r+0x1c>
 800c486:	6023      	str	r3, [r4, #0]
 800c488:	bd38      	pop	{r3, r4, r5, pc}
 800c48a:	bf00      	nop
 800c48c:	20000540 	.word	0x20000540

0800c490 <_isatty_r>:
 800c490:	b538      	push	{r3, r4, r5, lr}
 800c492:	4d06      	ldr	r5, [pc, #24]	@ (800c4ac <_isatty_r+0x1c>)
 800c494:	2300      	movs	r3, #0
 800c496:	4604      	mov	r4, r0
 800c498:	4608      	mov	r0, r1
 800c49a:	602b      	str	r3, [r5, #0]
 800c49c:	f7f4 fe93 	bl	80011c6 <_isatty>
 800c4a0:	1c43      	adds	r3, r0, #1
 800c4a2:	d102      	bne.n	800c4aa <_isatty_r+0x1a>
 800c4a4:	682b      	ldr	r3, [r5, #0]
 800c4a6:	b103      	cbz	r3, 800c4aa <_isatty_r+0x1a>
 800c4a8:	6023      	str	r3, [r4, #0]
 800c4aa:	bd38      	pop	{r3, r4, r5, pc}
 800c4ac:	20000540 	.word	0x20000540

0800c4b0 <_sbrk_r>:
 800c4b0:	b538      	push	{r3, r4, r5, lr}
 800c4b2:	4d06      	ldr	r5, [pc, #24]	@ (800c4cc <_sbrk_r+0x1c>)
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	4604      	mov	r4, r0
 800c4b8:	4608      	mov	r0, r1
 800c4ba:	602b      	str	r3, [r5, #0]
 800c4bc:	f7f4 fe9c 	bl	80011f8 <_sbrk>
 800c4c0:	1c43      	adds	r3, r0, #1
 800c4c2:	d102      	bne.n	800c4ca <_sbrk_r+0x1a>
 800c4c4:	682b      	ldr	r3, [r5, #0]
 800c4c6:	b103      	cbz	r3, 800c4ca <_sbrk_r+0x1a>
 800c4c8:	6023      	str	r3, [r4, #0]
 800c4ca:	bd38      	pop	{r3, r4, r5, pc}
 800c4cc:	20000540 	.word	0x20000540

0800c4d0 <__assert_func>:
 800c4d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c4d2:	4614      	mov	r4, r2
 800c4d4:	461a      	mov	r2, r3
 800c4d6:	4b09      	ldr	r3, [pc, #36]	@ (800c4fc <__assert_func+0x2c>)
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	4605      	mov	r5, r0
 800c4dc:	68d8      	ldr	r0, [r3, #12]
 800c4de:	b954      	cbnz	r4, 800c4f6 <__assert_func+0x26>
 800c4e0:	4b07      	ldr	r3, [pc, #28]	@ (800c500 <__assert_func+0x30>)
 800c4e2:	461c      	mov	r4, r3
 800c4e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c4e8:	9100      	str	r1, [sp, #0]
 800c4ea:	462b      	mov	r3, r5
 800c4ec:	4905      	ldr	r1, [pc, #20]	@ (800c504 <__assert_func+0x34>)
 800c4ee:	f000 f841 	bl	800c574 <fiprintf>
 800c4f2:	f000 f851 	bl	800c598 <abort>
 800c4f6:	4b04      	ldr	r3, [pc, #16]	@ (800c508 <__assert_func+0x38>)
 800c4f8:	e7f4      	b.n	800c4e4 <__assert_func+0x14>
 800c4fa:	bf00      	nop
 800c4fc:	20000048 	.word	0x20000048
 800c500:	0800c9de 	.word	0x0800c9de
 800c504:	0800c9b0 	.word	0x0800c9b0
 800c508:	0800c9a3 	.word	0x0800c9a3

0800c50c <_calloc_r>:
 800c50c:	b570      	push	{r4, r5, r6, lr}
 800c50e:	fba1 5402 	umull	r5, r4, r1, r2
 800c512:	b93c      	cbnz	r4, 800c524 <_calloc_r+0x18>
 800c514:	4629      	mov	r1, r5
 800c516:	f7ff f8b7 	bl	800b688 <_malloc_r>
 800c51a:	4606      	mov	r6, r0
 800c51c:	b928      	cbnz	r0, 800c52a <_calloc_r+0x1e>
 800c51e:	2600      	movs	r6, #0
 800c520:	4630      	mov	r0, r6
 800c522:	bd70      	pop	{r4, r5, r6, pc}
 800c524:	220c      	movs	r2, #12
 800c526:	6002      	str	r2, [r0, #0]
 800c528:	e7f9      	b.n	800c51e <_calloc_r+0x12>
 800c52a:	462a      	mov	r2, r5
 800c52c:	4621      	mov	r1, r4
 800c52e:	f7fe f948 	bl	800a7c2 <memset>
 800c532:	e7f5      	b.n	800c520 <_calloc_r+0x14>

0800c534 <__ascii_mbtowc>:
 800c534:	b082      	sub	sp, #8
 800c536:	b901      	cbnz	r1, 800c53a <__ascii_mbtowc+0x6>
 800c538:	a901      	add	r1, sp, #4
 800c53a:	b142      	cbz	r2, 800c54e <__ascii_mbtowc+0x1a>
 800c53c:	b14b      	cbz	r3, 800c552 <__ascii_mbtowc+0x1e>
 800c53e:	7813      	ldrb	r3, [r2, #0]
 800c540:	600b      	str	r3, [r1, #0]
 800c542:	7812      	ldrb	r2, [r2, #0]
 800c544:	1e10      	subs	r0, r2, #0
 800c546:	bf18      	it	ne
 800c548:	2001      	movne	r0, #1
 800c54a:	b002      	add	sp, #8
 800c54c:	4770      	bx	lr
 800c54e:	4610      	mov	r0, r2
 800c550:	e7fb      	b.n	800c54a <__ascii_mbtowc+0x16>
 800c552:	f06f 0001 	mvn.w	r0, #1
 800c556:	e7f8      	b.n	800c54a <__ascii_mbtowc+0x16>

0800c558 <__ascii_wctomb>:
 800c558:	4603      	mov	r3, r0
 800c55a:	4608      	mov	r0, r1
 800c55c:	b141      	cbz	r1, 800c570 <__ascii_wctomb+0x18>
 800c55e:	2aff      	cmp	r2, #255	@ 0xff
 800c560:	d904      	bls.n	800c56c <__ascii_wctomb+0x14>
 800c562:	228a      	movs	r2, #138	@ 0x8a
 800c564:	601a      	str	r2, [r3, #0]
 800c566:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c56a:	4770      	bx	lr
 800c56c:	700a      	strb	r2, [r1, #0]
 800c56e:	2001      	movs	r0, #1
 800c570:	4770      	bx	lr
	...

0800c574 <fiprintf>:
 800c574:	b40e      	push	{r1, r2, r3}
 800c576:	b503      	push	{r0, r1, lr}
 800c578:	4601      	mov	r1, r0
 800c57a:	ab03      	add	r3, sp, #12
 800c57c:	4805      	ldr	r0, [pc, #20]	@ (800c594 <fiprintf+0x20>)
 800c57e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c582:	6800      	ldr	r0, [r0, #0]
 800c584:	9301      	str	r3, [sp, #4]
 800c586:	f7ff fcb7 	bl	800bef8 <_vfiprintf_r>
 800c58a:	b002      	add	sp, #8
 800c58c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c590:	b003      	add	sp, #12
 800c592:	4770      	bx	lr
 800c594:	20000048 	.word	0x20000048

0800c598 <abort>:
 800c598:	b508      	push	{r3, lr}
 800c59a:	2006      	movs	r0, #6
 800c59c:	f000 f82c 	bl	800c5f8 <raise>
 800c5a0:	2001      	movs	r0, #1
 800c5a2:	f7f4 fdcc 	bl	800113e <_exit>

0800c5a6 <_raise_r>:
 800c5a6:	291f      	cmp	r1, #31
 800c5a8:	b538      	push	{r3, r4, r5, lr}
 800c5aa:	4605      	mov	r5, r0
 800c5ac:	460c      	mov	r4, r1
 800c5ae:	d904      	bls.n	800c5ba <_raise_r+0x14>
 800c5b0:	2316      	movs	r3, #22
 800c5b2:	6003      	str	r3, [r0, #0]
 800c5b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c5b8:	bd38      	pop	{r3, r4, r5, pc}
 800c5ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c5bc:	b112      	cbz	r2, 800c5c4 <_raise_r+0x1e>
 800c5be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c5c2:	b94b      	cbnz	r3, 800c5d8 <_raise_r+0x32>
 800c5c4:	4628      	mov	r0, r5
 800c5c6:	f000 f831 	bl	800c62c <_getpid_r>
 800c5ca:	4622      	mov	r2, r4
 800c5cc:	4601      	mov	r1, r0
 800c5ce:	4628      	mov	r0, r5
 800c5d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5d4:	f000 b818 	b.w	800c608 <_kill_r>
 800c5d8:	2b01      	cmp	r3, #1
 800c5da:	d00a      	beq.n	800c5f2 <_raise_r+0x4c>
 800c5dc:	1c59      	adds	r1, r3, #1
 800c5de:	d103      	bne.n	800c5e8 <_raise_r+0x42>
 800c5e0:	2316      	movs	r3, #22
 800c5e2:	6003      	str	r3, [r0, #0]
 800c5e4:	2001      	movs	r0, #1
 800c5e6:	e7e7      	b.n	800c5b8 <_raise_r+0x12>
 800c5e8:	2100      	movs	r1, #0
 800c5ea:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c5ee:	4620      	mov	r0, r4
 800c5f0:	4798      	blx	r3
 800c5f2:	2000      	movs	r0, #0
 800c5f4:	e7e0      	b.n	800c5b8 <_raise_r+0x12>
	...

0800c5f8 <raise>:
 800c5f8:	4b02      	ldr	r3, [pc, #8]	@ (800c604 <raise+0xc>)
 800c5fa:	4601      	mov	r1, r0
 800c5fc:	6818      	ldr	r0, [r3, #0]
 800c5fe:	f7ff bfd2 	b.w	800c5a6 <_raise_r>
 800c602:	bf00      	nop
 800c604:	20000048 	.word	0x20000048

0800c608 <_kill_r>:
 800c608:	b538      	push	{r3, r4, r5, lr}
 800c60a:	4d07      	ldr	r5, [pc, #28]	@ (800c628 <_kill_r+0x20>)
 800c60c:	2300      	movs	r3, #0
 800c60e:	4604      	mov	r4, r0
 800c610:	4608      	mov	r0, r1
 800c612:	4611      	mov	r1, r2
 800c614:	602b      	str	r3, [r5, #0]
 800c616:	f7f4 fd82 	bl	800111e <_kill>
 800c61a:	1c43      	adds	r3, r0, #1
 800c61c:	d102      	bne.n	800c624 <_kill_r+0x1c>
 800c61e:	682b      	ldr	r3, [r5, #0]
 800c620:	b103      	cbz	r3, 800c624 <_kill_r+0x1c>
 800c622:	6023      	str	r3, [r4, #0]
 800c624:	bd38      	pop	{r3, r4, r5, pc}
 800c626:	bf00      	nop
 800c628:	20000540 	.word	0x20000540

0800c62c <_getpid_r>:
 800c62c:	f7f4 bd6f 	b.w	800110e <_getpid>

0800c630 <_init>:
 800c630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c632:	bf00      	nop
 800c634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c636:	bc08      	pop	{r3}
 800c638:	469e      	mov	lr, r3
 800c63a:	4770      	bx	lr

0800c63c <_fini>:
 800c63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c63e:	bf00      	nop
 800c640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c642:	bc08      	pop	{r3}
 800c644:	469e      	mov	lr, r3
 800c646:	4770      	bx	lr
