{"vcs1":{"timestamp_begin":1740049487.842581686, "rt":3.86, "ut":3.62, "st":0.18}}
{"vcselab":{"timestamp_begin":1740049491.784139317, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740049492.099156093, "rt":0.24, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740049487.541672283}
{"VCS_COMP_START_TIME": 1740049487.541672283}
{"VCS_COMP_END_TIME": 1740049492.409432850}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287788}}
{"vcselab": {"peak_mem": 150360}}
