Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Oct  6 10:59:18 2024
| Host         : ashraf-Yoga-Slim-7-14ARE05 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file riscv_wrapper_control_sets_placed.rpt
| Design       : riscv_wrapper
| Device       : xc7vx485t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1742 |
|    Minimum number of control sets                        |  1578 |
|    Addition due to synthesis replication                 |   135 |
|    Addition due to physical synthesis replication        |    29 |
| Unused register locations in slices containing registers |  5140 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1742 |
| >= 0 to < 4        |   214 |
| >= 4 to < 6        |   326 |
| >= 6 to < 8        |   202 |
| >= 8 to < 10       |   242 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    60 |
| >= 14 to < 16      |    22 |
| >= 16              |   647 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8316 |         2961 |
| No           | No                    | Yes                    |             460 |          163 |
| No           | Yes                   | No                     |            3183 |         1408 |
| Yes          | No                    | No                     |           16406 |         5752 |
| Yes          | No                    | Yes                    |             120 |           33 |
| Yes          | Yes                   | No                     |            9967 |         3473 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                         Clock Signal                                                        |                                                                                                                               Enable Signal                                                                                                                              |                                                                                                Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                              |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/s_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                             |                1 |              1 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeIn_d_q/maybe_full_reg_1                                                                                                                                          |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/s_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                              |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                             |                1 |              1 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RESET_INT                                                                              |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/out_f_wivalid                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                         |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
| ~riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sdio_reset_reg_0                                                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                              |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[1]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                              |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                1 |              1 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/s_sc_areset                                                                                                                                               |                1 |              1 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              2 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                  |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/ram_id_reg[0]_1                                                                                                                                              |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                2 |              2 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                2 |              2 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6_0                                               |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                          |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                     |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4yank/Queue_2/ram_extra_id_reg_0_3_0_5_i_1__2_n_0                                                                                                                        |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                     |                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                 |                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__14_n_0  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              3 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[73]_i_1_n_0                                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__105_n_0 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              3 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__91_n_0  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              3 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__78_n_0  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                2 |              3 |         1.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__67_n_0  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              3 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__38_n_0  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                1 |              3 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag/DMCONTROLReg_dmactive_reg                                                                                                                                                                                                                   | riscv_i/RocketChip/inst/reset_reg_n_0                                                                                                                                                                         |                1 |              3 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__25_n_0  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              3 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__52_n_0  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              3 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                2 |              3 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                3 |              3 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                3 |              3 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[1]                                                                                                  |                2 |              3 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                          |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[1]                                                                                                  |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                            |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                   |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_22                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_8                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/E[0]                                                                                                                             | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                          |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_9                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_23                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_26                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_25                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_5                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_24                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/crc_bit[3]_i_1_n_0                                                                                                                                                                                                               | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                2 |              4 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rx_burst_out[3]_i_1_n_0                                                                                                                                                                                                                         | riscv_i/IO/Ethernet/inst/rx_axis_stop                                                                                                                                                                         |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_state                                                                                                                                                                                                                                            | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_out_pos[0]_i_1_n_0                                                                                                                                                                                                                               | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_buf                                                                                                                                                                                                                                              | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/tx_inp_pos[3]_i_1_n_0                                                                                                                                                                                                                               | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/tx_out_pos__0                                                                                                                                                                                                                                       | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_0                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_7                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_0                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_1                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_0                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                              |                4 |              4 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_3                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_4                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                       |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                           | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                          |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_6                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                         |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_0                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                         |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                         | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/mem_axi4_wready_0[0]                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_1                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_14                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_20                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_19                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_18                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_17                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_16                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/FSM_onehot_sbState_reg[0][0]                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/SR[0]                                                                                                                                 |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_2                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_15                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_21                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_13                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_11                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_10                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                           |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                         |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_12                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                           |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/Ethernet/inst/mdio_clock_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/Ethernet/inst/rx_axis_stop                                                                                                                                                                         |                2 |              4 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                           |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                      | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                   |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                                             |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                                          |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                     |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                              |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                                     | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/sExp_Z[12]_i_1_n_0                                                             |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/SR[0]                                                                                                               |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                           | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                           |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/wrong_path_reg                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                              |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                         |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                  |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                                                              | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/refill_way[3]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[3]_i_1_n_0                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rx_wstrb[0]_i_2_n_0                                                                                                                                                                                                                             | riscv_i/IO/Ethernet/inst/rx_wstrb[0]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/m_axi_wcnt                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/m_axi_awaddr[33]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rx_burst_inp                                                                                                                                                                                                                                    | riscv_i/IO/Ethernet/inst/rx_axis_stop                                                                                                                                                                         |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rx_pkt_out[3]_i_1_n_0                                                                                                                                                                                                                           | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                         |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rx_pkt_inp                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/state[3]_i_1__0_n_0                                                                                                                                                                                                                   | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dcsr_ebreakm                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                          |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/drt_bit[3]_i_1_n_0                                                                                                                                                                                                               | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/last_din[3]_i_1_n_0                                                                                                                                                                                                              | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                4 |              4 |         1.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_pkt_out[0]_i_1_n_0                                                                                                                                                                                                                           | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_pkt_inp                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeOut_e_q/do_enq__3                                                                                                                                                                                      |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_burst_inp[3]_i_2_n_0                                                                                                                                                                                                                         | riscv_i/IO/Ethernet/inst/tx_m_axi_stop                                                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                         | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                             |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/reset_waddr_reg[9]_inv                                                                                                                                                                |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/reset_waddr_reg[9]_inv_0                                                                                                                                                              |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_ctrl_branch_reg_0                                                                                                                                                                 |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_ctrl_branch_reg_1                                                                                                                                                                 |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_burst_out__0                                                                                                                                                                                                                                 | riscv_i/IO/Ethernet/inst/tx_m_axi_stop                                                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                         |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                    | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                           |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in1[31]_i_1_n_0                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                 | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                    | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                           |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0]                                                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[1]                                                                                                  |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_1                                                                                                                                                | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                             |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                       |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                   |                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_1_n_0                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                             |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                            |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_67_out                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[0]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                      |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/E[0]                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_1[0]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              4 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                               |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                4 |              4 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                           |                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                    |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                           |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                           |                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_1[0]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                            |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                    | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                             |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                            |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                             |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_2                            |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/do_deq                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/do_deq                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_2                                                                                                     |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              4 |         1.33 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk2                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/initialize_ram0                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__26_2[0]                                                                                                  |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              4 |         1.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                    |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                          |                3 |              4 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              4 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/do_deq                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              4 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          |                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/wb_reg_valid_reg[0]                                                                                                                       |                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/E[0]                                                                                                                                      |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_pipe_v                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_validout_pipe_v_reg                                                   |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_valid_reg_2                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/SR[0]                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                             |                2 |              5 |         2.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg5                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_cmd_master0/int_status_reg[4]_i_1_n_0                                                                                                                                                   |                3 |              5 |         1.67 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                                                                                             | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                           |                2 |              5 |         2.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_PAGE_RX_SET0                                                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                                 |                2 |              5 |         2.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |              5 |         1.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/s2_req_size                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/dcache_io_cpu_replay_next                                                                                                            |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_id_reg[0]_1                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              5 |         5.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_en_12_5_rise                                                                                                                                                       | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div2/reg5                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                          |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/count[5]_i_1_n_0                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                                                                  |                4 |              5 |         1.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mcause[63]_i_1_n_0                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_7_control_dmode                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                5 |              5 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_7_control_dmode                                                                                                                                                            |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                              |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |              5 |         1.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                 | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                           |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                 | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                           |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              5 |         1.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                             |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              5 |         2.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk2                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                           |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |                4 |              5 |         1.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/E[0]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk2                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/initialize_counter0                                                                                                                                         | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/initialize_ram0                                                                                  |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/sel                                                                                                                                                                                                                                              | riscv_i/RocketChip/inst/syn_reset/shreg[2]                                                                                                                                                                    |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/ctrlStateReg_reg[0]_1                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[11]_i_1_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/ctrlStateReg_reg[0]_1                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[24]_i_1_n_0                                                                                                                 |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                   |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                4 |              5 |         1.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk2                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN                                       |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_5_0[0]                                                                                                                                                            |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_ren2_i_1_0[0]                                                                                                                                                      |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                             |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                            |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                            |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                            |                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                            |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                            |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                            |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                            |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                            |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                           |                1 |              5 |         5.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/p_34_in                                                                                                                                                                                                                                         | riscv_i/IO/Ethernet/inst/mdio_clock_i_1_n_0                                                                                                                                                                   |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_2_control_dmode                                                                                                                                                            |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_4_control_dmode                                                                                                                                                            |                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                            |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/TxD_0                                                                                                                                                                                                                                               | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/data_index[4]_i_1_n_0                                                                                                                                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                2 |              5 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                    |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_1_control_dmode                                                                                                                                                            |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                           |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_int_enable_reg[4]_i_1_n_0                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/nodeIn_d_q/enq_ptr_value_reg_1[0]                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_5_control_dmode                                                                                                                                                            |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |         2.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                             |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_6_control_dmode                                                                                                                                                            |                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_3_control_dmode                                                                                                                                                            |                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                             |                3 |              5 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_misa                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                     |                2 |              5 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                   |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/r_btb_update_pipe_v                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                5 |              6 |         1.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/btb_io_resp_valid                                                                                                                                                             |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                               | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                   |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                           |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                               |                                                                                                                                                                                                               |                5 |              6 |         1.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                        |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                         |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_2_rd                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/maybe_full_reg[0]                                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              6 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/data_int_enable_reg[5]_i_1_n_0                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                           |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0               |                2 |              6 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                         | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0              |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                          |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                      |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                           |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                     |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                             |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                 |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                          |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[2]                                                                                        |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[1]                                                                                        |                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[0]                                                                                        |                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/ctrlStateReg_reg[0]_1                                                                                                                                                                                         |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                           |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_1                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_3                                                                                                           |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_1                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              6 |         1.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                      |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0               |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0              |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                   |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                           |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                               | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                 |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/DDR/mem_reset_control_0/inst/E[0]                                                                                                                                                                                                                                | riscv_i/DDR/mem_reset_control_0/inst/reset_cnt[5]_inv_i_1_n_0                                                                                                                                                 |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                    |                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_6_control_dmode                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_2_control_dmode                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[1]                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[1]                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[1]                                                                                                  |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                          |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                      |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                       |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_3_control_dmode                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[0]                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                 |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mie                                                                                                                                                                           |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                          |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/mdio_clock49_out                                                                                                                                                                                                                                | riscv_i/IO/Ethernet/inst/mdio_clock_i_1_n_0                                                                                                                                                                   |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                          |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_5_control_dmode                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                5 |              6 |         1.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                             |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_1[5]_i_1_n_0                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                5 |              6 |         1.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_[5]_i_1_n_0                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_data_master0/int_status[5]_i_1_n_0                                                                                                                                                      |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                          |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   |                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/mdio_cnt[5]_i_1_n_0                                                                                                                                                                                                                             | riscv_i/IO/Ethernet/inst/mdio_clock_i_1_n_0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                          |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_4_control_dmode                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                              |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_1_control_dmode                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |                4 |              6 |         1.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0               |                4 |              6 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                            |                1 |              6 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/readys_mask_reg[2][0]                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_scause[63]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_probe_reg_0                                                                                                                                                                      |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                     |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/state_3_reg_0[0]                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/state_4_reg_0[0]                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/cycleNum0                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_killed                                                                                                           |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                               | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0               |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0[0]                                                                                                  |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_2_n_0                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |              6 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |              6 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/_s1_probe_T                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_want_victimize                                                                                                        |                2 |              6 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                      |                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                |                1 |              6 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_1_pipeid                                                                                                                                                                     |                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/fifo_out_pos0                                                                                                                                                                                                                    | riscv_i/IO/SD/inst/sd_data_master0/en_rx_fifo_reg_5[0]                                                                                                                                                        |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/state[6]_i_2__0_n_0                                                                                                                                                                                                              | riscv_i/IO/SD/inst/sd_data_master0/SR[0]                                                                                                                                                                      |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag/syn_req/stb_reg[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/cycleNum0                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_killed                                                                                                           |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                                                                                                                             |                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/mem_resp_valid                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_pte_d_i_1_n_0                                                                                                             |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/int_rtc_tick_c_value_reg[5][0]                                                                                                                     |                2 |              7 |         3.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/plicDomainWrapper/plic/out_back_q/ram_index_reg[4]_0[0]                                                                                                                                                                            |                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/plicDomainWrapper/plic/out_back_q/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                        |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/clock_posedge_reg[0]                                                                                                                                                                                                             | riscv_i/IO/SD/inst/sd_data_master0/en_rx_fifo_reg_5[0]                                                                                                                                                        |                4 |              7 |         1.75 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/CRC_7/ENABLE0                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/cmd_serial_host0/crc_rst_reg_n_0                                                                                                                                                           |                1 |              7 |         7.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              7 |         2.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_aux_out0_1                                                                |                4 |              7 |         1.75 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[7]_i_2_n_0                                                                                                                                                  | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[7]_i_1_n_0                                                                                       |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              7 |         1.75 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                                     |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                5 |              7 |         1.40 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/resp_idx[6]_i_1_n_0                                                                                                                                                                                                                  | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |                2 |              7 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              7 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              7 |         1.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                             | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                              |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/clock_divider_reg[7]_i_1_n_0                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/state[7]_i_2_n_0                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                6 |              8 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/m_axi_wcnt[7]_i_2_n_0                                                                                                                                                                                                                                 | riscv_i/IO/SD/inst/sd_data_master0/m_axi_cyc_reg[0]                                                                                                                                                           |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                      |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |                5 |              8 |         1.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                       |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_data_master0/reset_sync_reg[2][0]                                                                                                                                                       |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_67_out                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[1]                                                                                                  |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                                  | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/tx_rg[7]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/s_axi_rdata[7]_i_2_n_0                                                                                                                                                                                                                              | riscv_i/IO/UART/inst/s_axi_rdata[7]_i_1_n_0                                                                                                                                                                   |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/xon_xoff_inp[7]_i_1_n_0                                                                                                                                                                                                                             | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              8 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                   |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/xon_xoff_out_1                                                                                                                                                                                                                                      | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                     | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                      |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count                                                                                                                                | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |              8 |         1.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count                                                                                                                                | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                          |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                1 |              8 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0    |                5 |              8 |         1.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                  | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                      |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                7 |              8 |         1.14 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                        |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_10[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_4[0]                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_5[0]                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_6[0]                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_4[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_5[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_6[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_7[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_8[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_9[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_1[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_14[0]                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_11[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_12[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_8[0]                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_13[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_2[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_1[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_5[0]                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_10[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_11[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_12[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_13[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_2[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_3[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_4[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_2[0]                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_9[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_10[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/wb_reg_flush_pipe_reg[0]                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_12[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_13[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_2[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_3[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_11[0]                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_12[0]                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_13[0]                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_11[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_12[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_13[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_2[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_3[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_4[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_5[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_6[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_7[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                7 |              8 |         1.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_8[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_9[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_11[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                7 |              8 |         1.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_5[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/resetting                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_7[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_9[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                     |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_7[0]                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                1 |              8 |         8.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_burst_head                                                                                                                                                                                                                                   | riscv_i/IO/Ethernet/inst/tx_burst_head[31]_i_1_n_0                                                                                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rx_addr                                                                                                                                                                                                                                         |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/_pstore1_cmd_T                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/s1_req_cmd_reg[0]                                                                                                    |                4 |              8 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_addr                                                                                                                                                                                                                                         |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]     |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_3[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_4[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_11[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_5[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_6[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_0_pipeid                                                                                                                                                                     |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_7[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_8[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_9[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_1[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_10[0]                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_4[0]                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_3[7]                                                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_3[4]                                                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_3[0]                                                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_3[6]                                                                                                                                                                                    |                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_3[2]                                                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_3[3]                                                                                                                                                                                    |                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_1[0]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_1[1]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              8 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rd_addr[7]_i_1_n_0                                                                            |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_1[2]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/state_reg1                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/wb_reg_mem_size_reg[0]_11[0]                                                                                               |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_1[3]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_1[4]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                4 |              8 |         2.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_1[5]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_1[6]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_1[7]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[2]_0[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[2][0]                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[1][0]                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                7 |              8 |         1.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[0]_1[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[0]_0[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[0][0]                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                7 |              8 |         1.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[2]_1[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                7 |              8 |         1.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[2]_2[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/beatsLeft[7]_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_4[0]                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_5[0]                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]_6[0]                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_7[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_3[0]                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_10[0]                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_11[0]                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_12[0]                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_13[0]                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |         1.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_5[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_6[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_3[5]                                                                                                                                                                                    |                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_8[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_6[0]                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_7[0]                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_8[0]                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_1[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_9[0]                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              8 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                             |                3 |              8 |         2.67 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0                                                                                                                                                    | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                         |                2 |              8 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                                                                                    |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                                                                                   |                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_3[1]                                                                                                                                                                                    |                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/wr_req014_out                                                                                                                                                                                                                                       | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/maybe_full_reg_0                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/maybe_full_reg_7[0]                                                                                                                    |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                                                                       |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                8 |              9 |         1.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                                                                       |                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                                                                       |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                                                                       |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                                                                       |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                                                                       |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                      |                8 |              9 |         1.12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/error/a_q/E[0]                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                5 |              9 |         1.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                                                                       |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                            |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/E[0]                                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/SR[0]                                                                                                                                    |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/maybe_full_reg_0[0]                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                6 |              9 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/E[0]                                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                7 |              9 |         1.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/SR[0]                                                                                                                                 |                7 |              9 |         1.29 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                      |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_bufg                                         |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg[7]_i_1_n_0                                                                                    |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_medeleg                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/deq_ptr_value_reg_0                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/reset_reg[0]                                                                                                                           |                5 |              9 |         1.80 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                        |                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                     |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/_a_first_T                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_1__1_n_0                                                                              |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeIn_d_q/maybe_full_reg_2[0]                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/maybe_full_reg_2[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/a_first_counter_reg[8][0]                                                                                                             |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                   | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                   |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_0[0]                                                                         |                5 |              9 |         1.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeIn_d_q/maybe_full_reg_2[0]                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/d_first_counter[8]_i_1__2_n_0                                                                              |                4 |              9 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[12].srl_nx1/shift                                                                |                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeOut_a_q/state_2_0_reg                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeOut_a_q/SR[0]                                                                                                                                 |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |         4.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[0]                                                                                                  |                3 |              9 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                2 |              9 |         4.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                               |                                                                                                                                                                                                               |                5 |              9 |         1.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |              9 |         1.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_6[0]                                                                                                                                     |                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_5[0]                                                                                                                                     |                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_7[0]                                                                                                                                     |                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                3 |             10 |         3.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |             10 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[0]_5[0]                                                                                                                                     |                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[0]_4[0]                                                                                                                                     |                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[0]_3[0]                                                                                                                                     |                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[0]_2[0]                                                                                                                                     |                                                                                                                                                                                                               |                7 |             10 |         1.43 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                             |                4 |             10 |         2.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                    | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0             |                2 |             10 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_4[0]                                                                                                                                     |                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                4 |             10 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/E[0]                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[9]_i_2_n_0                                                                                                                                                    | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[9]_i_1_n_0                                                                                         |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[9]_i_1_n_0                                                                                                                                                    | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[9]_i_1_n_0                                                                                                                                                    | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                4 |             10 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                5 |             10 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                                                                                                   | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                4 |             10 |         2.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |                3 |             10 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/E[0]                                                                                                                                                                |                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |             11 |         2.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_pipe_v                                                                                                                                                         |                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_pkt_offs[13]_i_1_n_0                                                                                                                                                                                                                         | riscv_i/IO/Ethernet/inst/tx_axis_byte_offs                                                                                                                                                                    |                3 |             11 |         3.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                  |                7 |             11 |         1.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/E[0]                                                                                                                                                                  |                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/E[0]                                                                                                                                                                |                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/E[0]                                                                                                                                                                |                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/drdy_A_reg_reg_0[0]                                                                                                                                                                                                | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                    | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                                                               | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                3 |             12 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                9 |             12 |         1.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                               |               12 |             12 |         1.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/block_size_reg[11]_i_1_n_0                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                5 |             12 |         2.40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___22_n_0                                                                                                             |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                 |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/p_0_in                                                                                                                                                                                                                                              |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_roll                                                                                                                                                  | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                 |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                                                                                                      | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                 |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_b_deq_q/ram_id_reg_0_1_0_3_i_1_n_0                                                                                                                              |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                               | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                3 |             12 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[0]                                                                                                  |                8 |             12 |         1.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                         |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_buf_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                                 | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                2 |             12 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/prev_sr_diff_r1                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__26_1                                                                                                     |                3 |             12 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                5 |             12 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                    | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             12 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__26_1                                                                                                     |                3 |             12 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                      |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                        |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                        |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                |                4 |             12 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                |                5 |             12 |         2.40 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rd_req0                                                                                                                                                                                                                                         | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                 |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                         |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                  | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |         2.40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                  |                6 |             12 |         2.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                         |                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/wr_req0                                                                                                                                                                                                                                         | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                3 |             12 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                       |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                7 |             13 |         1.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/uncachedReqs_0_addr                                                                                                                                                                 |                                                                                                                                                                                                               |                6 |             13 |         2.17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                     |                6 |             13 |         2.17 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk2                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                     |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mem_reset_control_0/inst/E[0]                                                                                                                                                                     |                3 |             13 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                     |                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/nodeOut_a_q/E[0]                                                                                                                                                                        |                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                6 |             13 |         2.17 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6_0                                                                                                               | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                                 |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                             |                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg[12]_i_1_n_0                                                                                                                                                             | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/reset_0                                                                                                                        |                4 |             13 |         3.25 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                                                                                                | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                                                                                  |                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                      |                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                     | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                6 |             13 |         2.17 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/command_reg[13]_i_1_n_0                                                                                                                                                                                                                               | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                8 |             14 |         1.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |               13 |             14 |         1.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/valid_4_reg[0]                                                                                                                                                             |                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1_n_0                                                                                                                                                        | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/reset_0                                                                                                                        |                5 |             14 |         2.80 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                   |                4 |             14 |         3.50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                   |                8 |             14 |         1.75 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_word_left                                                                                                                                                                                                                                    |                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/release_state_reg[0]_2[0]                                                                                                                                                           |                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                    |                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmiBypass/bar/_widx_T_1                                                                                                                                                                                               |                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |               10 |             15 |         1.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                           | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                                 |                2 |             15 |         7.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk2                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable                                                                                                                                                   | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6_0[0]                                                                                        |                4 |             15 |         3.75 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg[14]_i_1_n_0                                                                                                                                                             | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/reset_0                                                                                                                        |                5 |             15 |         3.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                                                                                                | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                5 |             15 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                                                              |                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_2                                                                                                                                                                        |                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mem_reset_control_0/inst/E[0]                                                                                                                                                                     |                5 |             15 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/blockProbeAfterGrantCount                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                2 |             15 |         7.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TX_RST_SM0                                                                             |                3 |             15 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/s1_valid_reg[0]                                                                                                                                                                 |                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_RST_SM0                                                                             |                3 |             15 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                8 |             16 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                          |               10 |             16 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/rd_req0                                                                                                                                                                                                                                               | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                4 |             16 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/repl_way_v0_prng/refill_fire                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                4 |             16 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                9 |             16 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/block_count_reg[15]_i_1_n_0                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                3 |             16 |         5.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                    |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/wr_req0                                                                                                                                                                                                                                               | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                3 |             16 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/do_enq_0                                                                                                                                               |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rd_req0                                                                                                                                                                                                                                             | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                4 |             16 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/transf_cnt[15]_i_1_n_0                                                                                                                                                                                                           | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                3 |             16 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/do_enq_3                                                                                                                                               |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/do_enq_1                                                                                                                                               |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[1]                                                                                                  |                8 |             16 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/do_enq                                                                                                                                                 |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/wr_req0                                                                                                                                                                                                                                             | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                4 |             16 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/p_0_in0_out[23]                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_reg_valid                                                                                                                                                                        |                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/do_enq                                                                                                                                                                                           |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                       |                3 |             16 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/UART/inst/rx_phase[0]_i_1_n_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/UART/inst/tx_phase[0]_i_1_n_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[14]_i_1_n_0                                                                                                                                                        | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/reset_0                                                                                                                        |                5 |             16 |         3.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                      |                5 |             16 |         3.20 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                             | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/MGT_RESET.SRESET_reg[0]                          |                5 |             16 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                                                                                                                               | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                3 |             16 |         5.33 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/p_0_in0_out[31]                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/p_0_in0_out[15]                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/p_0_in0_out[7]                                                                                                                                                                                                                                  |                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/data_cycles[15]_i_1_n_0                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                5 |             16 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/blkcnt_reg[15]_i_1_n_0                                                                                                                                                                                                           | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                4 |             16 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_2[0]                                                                                                                                                                                   | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |                3 |             16 |         5.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                                                    | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                            |                4 |             16 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sel                                                                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt0                                                                      |                4 |             16 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk                                               | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                   | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/clear                                                                               |                5 |             17 |         3.40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                5 |             17 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                   | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |                7 |             17 |         2.43 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                6 |             18 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                4 |             18 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                  |                                                                                                                                                                                                               |               10 |             18 |         1.80 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               11 |             18 |         1.64 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                8 |             18 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             18 |         1.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeOut_c_q/_T_278                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                6 |             18 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/E[0]                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                8 |             18 |         2.25 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0                                 |                5 |             18 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter                                                                                                                               | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                              |                5 |             19 |         3.80 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter                                                                                                                               | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out                                                                      |                5 |             19 |         3.80 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk2                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out                                                                                               |                5 |             20 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                5 |             20 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                              |                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                              |                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count                                                                                                                            |                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               14 |             21 |         1.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/E[0]                                                                                                                                                                       |                                                                                                                                                                                                               |               12 |             21 |         1.75 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                               |                7 |             21 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/full_reg_rep__2[0]                                                                                                                                                                                |                                                                                                                                                                                                               |               12 |             21 |         1.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                     |               11 |             21 |         1.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                6 |             21 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/debug_reset                                                                                                                                        |                7 |             21 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                8 |             22 |         2.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_satp_mode                                                                                                                                                                     |                                                                                                                                                                                                               |                9 |             22 |         2.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/_GEN_00                                                                                                                                                                      |                                                                                                                                                                                                               |               10 |             22 |         2.20 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                     | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                           |                5 |             22 |         4.40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                   |               16 |             23 |         1.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                             |               13 |             23 |         1.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/RocketChip/inst/reset_reg_n_0                                                                                                                                                                         |                6 |             23 |         3.83 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                8 |             23 |         2.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |               10 |             23 |         2.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_18                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_20                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_21                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_8                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_19                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_22                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_4                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_burst_head                                                                                                                                                                                                                                   |                                                                                                                                                                                                               |               13 |             24 |         1.85 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                7 |             24 |         3.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_6                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_5                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |               11 |             24 |         2.18 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_23                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_24                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_25                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_0                                                                                                                                |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_3                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_7                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |               11 |             24 |         2.18 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rx_status_reg_0_15_0_0_i_2_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/do_enq                                                                                                                                                                                           |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_26                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_9                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/fractB_Z0                                                                                                                                   |                                                                                                                                                                                                               |               15 |             24 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_10                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_12                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_16                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_11                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_1                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq                                                                                                                                         |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_0                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_1                                                                                                                                |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               13 |             24 |         1.85 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_0                                                                                                                                |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                           | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                9 |             24 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_15                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |               17 |             24 |         1.41 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                      |               12 |             24 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_0                                                                                                                                |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_13                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                           | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                7 |             24 |         3.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_14                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_2                                                                                                                                       |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq_17                                                                                                                                      |                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_1_reg_3[0]                                                                                                                                                             |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                  |                9 |             25 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_timeout_reg[24]_i_1_n_0                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                9 |             25 |         2.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_tag_vpn[26]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/sectored_entries_0_6_tag_vpn                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/sectored_entries_0_6_tag_vpn_1                                                                                                                                                    |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_1_reg_1[0]                                                                                                                                                             |                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_tag_vpn[26]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/sectored_entries_0_5_tag_vpn                                                                                                                                                      |                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/watchdog[24]_i_1_n_0                                                                                                                                                                                                                   | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/sectored_entries_0_1_tag_vpn                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                        |               12 |             25 |         2.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/sectored_entries_0_1_tag_vpn_0                                                                                                                                                    |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg__0                                                                                                                                                                             | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/reset_0                                                                                                                        |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/sectored_entries_0_3_tag_vpn                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_tag_vpn[26]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/sectored_entries_0_2_tag_vpn                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_1_reg_2[0]                                                                                                                                                             |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/E[0]                                                                                                                                                                                                        | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/dwe_reg_i_1_n_0                                                                                                                                                                                                    | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                   |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_5[24]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_4[24]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_3                                                                                                                                                                       |                                                                                                                                                                                                               |               11 |             25 |         2.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                  | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                   |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_2                                                                                                                                                                       |                                                                                                                                                                                                               |               12 |             25 |         2.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_1                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmiBypass/bar/_widx_T_1                                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmiBypass/bar/we_reg                                                                                                                                       |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_0                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_0_reg[0]                                                                                                                                                               |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                      |                8 |             25 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_0_reg_1[0]                                                                                                                                                             |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/resp_valid_0_reg_0[0]                                                                                                                                                             |                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                               |                9 |             26 |         2.89 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               10 |             26 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/nodeIn_d_q/maybe_full_reg_0                                                                                                                                                             |                                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_valid_reg                                                                                                                                                               |                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               12 |             26 |         2.17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |               14 |             26 |         1.86 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_detect_cnt[0]_i_2_n_0                                                                                                                                                                                                                              | riscv_i/IO/SD/inst/clear                                                                                                                                                                                      |                7 |             26 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                              | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                8 |             27 |         3.38 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                               |               10 |             27 |         2.70 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                               |               12 |             27 |         2.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                       |                                                                                                                                                                                                               |               12 |             27 |         2.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                               |               12 |             27 |         2.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[33]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               12 |             28 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/refill_paddr0                                                                                                                                                              |                                                                                                                                                                                                               |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                9 |             28 |         3.11 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                6 |             28 |         4.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/p_0_in4_out                                                                                                                                                                         |                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/sent_d_reg_1                                                                                                                                                        |                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/data_timeout_reg[27]_i_1_n_0                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                9 |             28 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/watchdog[27]_i_1_n_0                                                                                                                                                                                                                  | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                6 |             28 |         4.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/isValid[27]_i_2_n_0                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/SR[0]                                                                                                                                              |               12 |             28 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/l2_refill_reg_0                                                                                                                                                                        |                                                                                                                                                                                                               |                9 |             29 |         3.22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |               11 |             29 |         2.64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |               16 |             29 |         1.81 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_3[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               11 |             30 |         2.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_1[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               10 |             30 |         3.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_1                            |               10 |             30 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_0[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               12 |             30 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_3[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               13 |             30 |         2.31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_0[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               11 |             30 |         2.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_1[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                9 |             30 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_2[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_1[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                9 |             30 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_2                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             30 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_1[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               13 |             30 |         2.31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_0[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                7 |             30 |         4.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_3[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               11 |             30 |         2.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_0[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_1[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                9 |             30 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_2[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               10 |             30 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_3[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               10 |             30 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_2[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_1[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                6 |             30 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_0[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_2[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_3[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               12 |             30 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_0[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                6 |             30 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_1[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                9 |             30 |         3.33 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg                                                                                                                                                                                | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/reset_0                                                                                                                        |                8 |             30 |         3.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_valid_reg_2                                                                                                                                                             |                                                                                                                                                                                                               |               12 |             30 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_0[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               10 |             30 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0                                                                                                                                                                |                                                                                                                                                                                                               |               13 |             30 |         2.31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_3[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_1[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                9 |             30 |         3.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_2[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               11 |             30 |         2.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_2[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               12 |             30 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_2[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_3[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               11 |             30 |         2.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_0[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |                6 |             30 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_3[43]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               13 |             30 |         2.31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/in_in2                                                                                                          |               21 |             31 |         1.48 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/E[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |               15 |             31 |         2.07 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_valid/io_out_source_valid_0/output_chain/_widx_T_1                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/valid_reg_reg                                                                                              |               21 |             31 |         1.48 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_5                                                                                                                                                  |                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                          |                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc4_out                                                                                                                                                           | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_1__0_n_0                                                                                       |               10 |             32 |         3.20 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                                                         | riscv_i/IO/Ethernet/inst/s_axi_rdata[31]_i_1_n_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/mdio_start40_out                                                                                                                                                                                                                                | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                7 |             32 |         4.57 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/wr_req094_out                                                                                                                                                                                                                                   | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |               11 |             32 |         2.91 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/int_enable                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |                9 |             32 |         3.56 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/syn_done/E[0]                                                                                                                                                                                                                               | riscv_i/RocketChip/inst/jtag/crc[31]_i_1_n_0                                                                                                                                                                  |               10 |             32 |         3.20 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_i_1_n_0                                                                                                                                                 | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_inst/axis_gmii_rx_inst/reset_crc7_out                                                                                                 |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/E[0]                                                                                                                                            |                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/wr_req058_out                                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                6 |             32 |         5.33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/dma_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                              | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/argument_reg[31]_i_1_n_0                                                                                                                                                                                                                              | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |               13 |             32 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                  |                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/SBCSFieldsReg_sbautoincrement_reg[0]                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/SBCSFieldsReg_sbautoincrement_reg_0[0]                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                8 |             32 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/p_338_in                                                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                           | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |               14 |             32 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/m_axi_rvalid_0[0]                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                4 |             32 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                                                               | riscv_i/IO/SD/inst/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                    |               13 |             32 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_2_addr[31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag//i__n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_0_addr[31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_4_addr[31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                                                                                                                           | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |               17 |             32 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_3_addr[31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_1_addr[31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_5_addr[31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_7_addr[31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_6_addr[31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_valid_reg_1                                                                                                  |                7 |             32 |         4.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag/syn_req/E[0]                                                                                                                                                                                                                                | riscv_i/RocketChip/inst/reset_reg_n_0                                                                                                                                                                         |               11 |             32 |         2.91 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in3[31]_i_1__0_n_0                                                                                               |               15 |             32 |         2.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_tag_reg[1]_2[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |               20 |             32 |         1.60 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/crc_add                                                                                                                                                                                                                                     | riscv_i/RocketChip/inst/jtag/crc[31]_i_1_n_0                                                                                                                                                                  |               18 |             32 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in2                                                                                                              |               10 |             33 |         3.30 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |               18 |             33 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtvec[33]_i_1_n_0                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |               19 |             33 |         1.74 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/cmd_oe1_out                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |               15 |             33 |         2.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               12 |             33 |         2.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                             |               12 |             33 |         2.75 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               11 |             33 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/SR[0]                                                                               |               13 |             33 |         2.54 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_15                                                                                                                                                                       |                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_16                                                                                                                                                                       |                                                                                                                                                                                                               |               16 |             34 |         2.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_13                                                                                                                                                                       |                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_19                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/E[0]                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_17                                                                                                                                                                       |                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_12                                                                                                                                                                       |                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_14                                                                                                                                                                       |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_11                                                                                                                                                                       |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                  |                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_10                                                                                                                                                                       |                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/E[0]                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                               |               12 |             34 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                          |                                                                                                                                                                                                               |                6 |             34 |         5.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/E[0]                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_6                                                                                                                                                                        |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_18                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_1                                                                                                                                                                        |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_7                                                                                                                                                                        |                                                                                                                                                                                                               |                6 |             34 |         5.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_8                                                                                                                                                                        |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_9                                                                                                                                                                        |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_5                                                                                                                                                                        |                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_4                                                                                                                                                                        |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_3                                                                                                                                                                        |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_27                                                                                                                                                                       |                                                                                                                                                                                                               |               17 |             34 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_26                                                                                                                                                                       |                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_25                                                                                                                                                                       |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_24                                                                                                                                                                       |                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_23                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_22                                                                                                                                                                       |                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_21                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_20                                                                                                                                                                       |                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                 |                                                                                                                                                                                                               |               14 |             34 |         2.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_0                                                                                                                                                                        |                                                                                                                                                                                                               |               15 |             34 |         2.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_2                                                                                                                                                                        |                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/E[0]                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |               13 |             34 |         2.62 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                           |               15 |             35 |         2.33 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                               |                7 |             35 |         5.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                               |                6 |             35 |         5.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                               |                7 |             35 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                               |                6 |             35 |         5.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_20[0]                                                                                                                                                                                   |                                                                                                                                                                                                               |               13 |             35 |         2.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                6 |             35 |         5.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_1[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_1[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               15 |             36 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_0[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               11 |             36 |         3.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_0[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               15 |             36 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_3                                                                                                                                                     |                                                                                                                                                                                                               |               15 |             36 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_0[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_1[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_2[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               11 |             36 |         3.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_3                                                                                                                                                     |                                                                                                                                                                                                               |               17 |             36 |         2.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_0[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_0[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/wb_reg_valid_reg_2                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/sectored_entries_0_0_valid_01                                                                                                                      |               26 |             36 |         1.38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_1[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               12 |             36 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_3                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_0[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               11 |             36 |         3.27 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/m_axi_awaddr[33]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                               |               14 |             36 |         2.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_3                                                                                                                                                     |                                                                                                                                                                                                               |               15 |             36 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_2[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_2[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2                                                                                                                                                     |                                                                                                                                                                                                               |               12 |             36 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_2[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_1[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_3                                                                                                                                                     |                                                                                                                                                                                                               |               15 |             36 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_3[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               19 |             36 |         1.89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_3[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               15 |             36 |         2.40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_valid_2_i_2__0_n_0                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/sectored_entries_0_0_valid_01_0                                                                                                                    |               21 |             36 |         1.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_2[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_1[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_0[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_2[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_0[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_1[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/m_axi_araddr[33]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_1[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               14 |             36 |         2.57 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                |                                                                                                                                                                                                               |               12 |             36 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_3[43]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                               |               19 |             36 |         1.89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_2                                                                                                                                                     |                                                                                                                                                                                                               |               17 |             36 |         2.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                |                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                               |                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/state2                                                                                                                                                                          |                                                                                                                                                                                                               |               15 |             37 |         2.47 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/state3                                                                                                                                                                        |                                                                                                                                                                                                               |               12 |             37 |         3.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                           |                                                                                                                                                                                                               |               16 |             37 |         2.31 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                          |                                                                                                                                                                                                               |                9 |             37 |         4.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                               |                9 |             37 |         4.11 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                               |                6 |             37 |         6.17 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                               |                9 |             37 |         4.11 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                               |                9 |             37 |         4.11 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                               |                8 |             37 |         4.62 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                               |                9 |             37 |         4.11 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                          |                                                                                                                                                                                                               |                9 |             37 |         4.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                               |               14 |             38 |         2.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_stvec[38]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                               |               22 |             38 |         1.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_1                                                                                                                                                                       |                                                                                                                                                                                                               |               13 |             38 |         2.92 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_2                                                                                                                                                                       |                                                                                                                                                                                                               |               17 |             38 |         2.24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_3                                                                                                                                                                       |                                                                                                                                                                                                               |               16 |             38 |         2.38 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk                                               |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |               11 |             38 |         3.45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[0]_0[0]                                                                                                                                                            |                                                                                                                                                                                                               |               10 |             38 |         3.80 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/sel[0]                                                                                                                                                                                    | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/reset_0                                                                                                                        |               10 |             38 |         3.80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[2][0]                                                                                                                                                              |                                                                                                                                                                                                               |               15 |             38 |         2.53 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                            |                                                                                                                                                                                                               |               16 |             39 |         2.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_4_address[38]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               14 |             39 |         2.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_5_address[38]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               17 |             39 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_2_address[38]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               14 |             39 |         2.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_6_address[38]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               14 |             39 |         2.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_1_address[38]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               17 |             39 |         2.29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_7_address[38]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               13 |             39 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dpc[39]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                               |               10 |             39 |         3.90 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_sepc[39]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               14 |             39 |         2.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_address[38]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               16 |             39 |         2.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mepc[39]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               16 |             39 |         2.44 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                               |               12 |             39 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/en_rx_fifo_reg_2[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                               |               12 |             39 |         3.25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_3_address[38]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               16 |             39 |         2.44 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_9                                                                                                                                                  |                                                                                                                                                                                                               |               15 |             40 |         2.67 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/cmd                                                                                                                                                                                                                                         |                                                                                                                                                                                                               |                9 |             40 |         4.44 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk2                                            | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             40 |         4.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_size0_out                                                                                                                                                                                                                                    |                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval[39]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                               |               27 |             40 |         1.48 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_stval[39]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                               |               26 |             40 |         1.54 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                               |                9 |             40 |         4.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                               |                9 |             40 |         4.44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                               |                8 |             40 |         5.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rx_size0_out                                                                                                                                                                                                                                    |                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                               |                8 |             40 |         5.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                               |                                                                                                                                                                                                               |                9 |             40 |         4.44 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/dr                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                8 |             40 |         5.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                   |               24 |             40 |         1.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/E[0]                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |               21 |             40 |         1.90 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                           |               15 |             41 |         2.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_id_reg[0]_1                                                                                                                                            |                                                                                                                                                                                                               |               20 |             42 |         2.10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4yank/Queue/dma_axi4_arvalid_1[0]                                                                                                                                        |                                                                                                                                                                                                               |               19 |             42 |         2.21 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/watchdog_enable_i_1_n_0                                                                                                                                                                                                                | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |               12 |             42 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/resp_len[5]_i_1_n_0                                                                                                                                                                                                                  | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |               13 |             42 |         3.23 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             42 |         4.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain/io_deq_bits_deq_bits_reg_io_en                                                                                                                                     |                                                                                                                                                                                                               |               18 |             42 |         2.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |               20 |             43 |         2.15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1094]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                 |                                                                                                                                                                                                               |               11 |             43 |         3.91 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0[0]                                                                                                  |               13 |             43 |         3.31 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/E[0]                                                                                                                                                                                      | riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/reset_0                                                                                                                        |               13 |             44 |         3.38 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/en_rx_fifo_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_4                                                                                                                                                  |                                                                                                                                                                                                               |               17 |             44 |         2.59 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/en_rx_fifo_reg_1                                                                                                                                                                                                                      |                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/s2_req_size                                                                                                                                                                     |                                                                                                                                                                                                               |               14 |             44 |         3.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                               |               13 |             44 |         3.38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                               |                8 |             44 |         5.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                               |                8 |             44 |         5.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/p_0_in                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                     |               17 |             44 |         2.59 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                               |                8 |             44 |         5.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1094]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_id[0]_i_1__2_n_0                                                                                                                                       |                                                                                                                                                                                                               |               17 |             45 |         2.65 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[1]                                                                                                  |               18 |             45 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/maybe_full                                                                                                                                                   |                                                                                                                                                                                                               |               14 |             45 |         3.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/valid_stage0_pipe_v                                                                                                                                                        |                                                                                                                                                                                                               |               25 |             45 |         1.80 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                         |               32 |             45 |         1.41 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_3                                                                                                                                                  |                                                                                                                                                                                                               |               17 |             45 |         2.65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1032]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                               |               10 |             46 |         4.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               11 |             46 |         4.18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                               |               12 |             46 |         3.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1032]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               10 |             46 |         4.60 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                9 |             46 |         5.11 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_modified                                                                                   |               13 |             47 |         3.62 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_8                                                                                                                                                  |                                                                                                                                                                                                               |               24 |             47 |         1.96 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_2                                                                                                                                                  |                                                                                                                                                                                                               |               24 |             47 |         1.96 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |               18 |             48 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_1                                                                                                                                                  |                                                                                                                                                                                                               |               20 |             48 |         2.40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               14 |             48 |         3.43 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_axis_byte_offs                                                                                                                                                                                                                               |                                                                                                                                                                                                               |               15 |             48 |         3.20 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_enable                                                                                                                                                   | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_modified                                                                                   |               10 |             48 |         4.80 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rx_wstrb                                                                                                                                                                                                                                        |                                                                                                                                                                                                               |               13 |             48 |         3.69 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_1                                                                                                                                                                      |                                                                                                                                                                                                               |               18 |             48 |         2.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_4                                                                                                                                                  |                                                                                                                                                                                                               |               19 |             48 |         2.53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                               |               16 |             49 |         3.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_2[0]                                                                                                                                                                  |                                                                                                                                                                                                               |               15 |             49 |         3.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[1][0]                                                                                                                                                        |                                                                                                                                                                                                               |               19 |             49 |         2.58 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                  |               15 |             49 |         3.27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/superpage_entries_2_tag_vpn[26]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                               |               14 |             49 |         3.50 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                     | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                                     |               13 |             50 |         3.85 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                         |                                                                                                                                                                                                               |               23 |             51 |         2.22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/do_enq                                                                                                                                         |                                                                                                                                                                                                               |               24 |             51 |         2.12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |                7 |             52 |         7.43 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |                7 |             52 |         7.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/inReady_reg_2[0]                                                                                                                          |                                                                                                                                                                                                               |               22 |             52 |         2.36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_b_q/do_enq__1                                                                                                                                                                                       |                                                                                                                                                                                                               |                7 |             52 |         7.43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/fractB_Z0                                                                                                                                 |                                                                                                                                                                                                               |               30 |             53 |         1.77 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN                                                                                                                                                    |                                                                                                                                                                                                               |               21 |             53 |         2.52 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                     |                                                                                                                                                                                                               |               14 |             53 |         3.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__7                                                                                                                                                                                |                                                                                                                                                                                                               |               21 |             53 |         2.52 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 |                                                                                                                                                                                                               |               18 |             53 |         2.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__6                                                                                                                                                                                |                                                                                                                                                                                                               |               17 |             53 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__5                                                                                                                                                                                |                                                                                                                                                                                                               |               17 |             53 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__4                                                                                                                                                                                |                                                                                                                                                                                                               |               19 |             53 |         2.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__3                                                                                                                                                                                |                                                                                                                                                                                                               |               17 |             53 |         3.12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__0                                                                                                                                                                                |                                                                                                                                                                                                               |               20 |             53 |         2.65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__1                                                                                                                                                                                |                                                                                                                                                                                                               |               21 |             53 |         2.52 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_pipe_v                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundRawFNToRecFN_io_roundingMode_pipe_b_reg[0]                          |               10 |             53 |         5.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__2                                                                                                                                                                                |                                                                                                                                                                                                               |               18 |             53 |         2.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/doneAW_reg                                                                                                                                             |                                                                                                                                                                                                               |               28 |             54 |         1.93 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_7                                                                                                                                                  |                                                                                                                                                                                                               |               19 |             54 |         2.84 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk2                                            |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |               13 |             54 |         4.15 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk2                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/SR[0]                                                                                                   |               17 |             55 |         3.24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_5[0]                                                                                                                                                                  |                                                                                                                                                                                                               |               21 |             55 |         2.62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_4[0]                                                                                                                                                                  |                                                                                                                                                                                                               |               18 |             55 |         3.06 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_3[0]                                                                                                                                                                  |                                                                                                                                                                                                               |               23 |             55 |         2.39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_2[0]                                                                                                                                                                  |                                                                                                                                                                                                               |               17 |             55 |         3.24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/subsystem_fbus_xbar/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                               |               18 |             56 |         3.11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_wen_reg[0]_1                                                                                                                                       |                                                                                                                                                                                                               |                7 |             56 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_1[0]                                                                                                                                                                  |                                                                                                                                                                                                               |               17 |             57 |         3.35 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_1[57]_i_1_n_0                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |               13 |             58 |         4.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_[57]_i_1_n_0                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |               13 |             58 |         4.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s0_clk_en                                                                                                                                                                           |                                                                                                                                                                                                               |               23 |             59 |         2.57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_1[0]                                                                                                                                                                  |                                                                                                                                                                                                               |               20 |             59 |         2.95 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/riscv_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                                 |               20 |             61 |         3.05 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               13 |             62 |         4.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/mem_reg_valid_reg[0]                                                                                                                                                           |                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[126]_i_1_n_0                                                                                                 |               30 |             63 |         2.10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_debug_sb/widget/repeated_repeater/_GEN_00                                                                                                                                                              |                                                                                                                                                                                                               |               19 |             63 |         3.32 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |               38 |             63 |         1.66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                |                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/in_in3[63]_i_1_n_0                                                                                                  |               51 |             64 |         1.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                               |                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                            |                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_2                                                                                                                                       |                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_data_en                                                                                                                                                                          |                                                                                                                                                                                                               |               53 |             64 |         1.21 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                    |                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dscratch0                                                                                                                                                                     |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_rs2                                                                                                                                                                           |                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mscratch                                                                                                                                                                      |                                                                                                                                                                                                               |               35 |             64 |         1.83 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/CRC_16_gen[3].CRC_16_i/E[0]                                                                                                                                                                                                      | riscv_i/IO/SD/inst/sd_data_serial_host0/crc_rst_reg_n_0                                                                                                                                                       |               16 |             64 |         4.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                            |                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_sscratch                                                                                                                                                                      |                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1156_out                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               19 |             64 |         3.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/in_pipe_b_in1[64]_i_1_n_0                                                                                           |               23 |             65 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/divisor[64]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                               |               26 |             65 |         2.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               15 |             65 |         4.33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/in_in2[64]_i_1__0_n_0                                                                                               |               23 |             65 |         2.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/in_pipe_b_in2[64]_i_1_n_0                                                                                           |               25 |             65 |         2.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_unshelve_reg[0]_0[0]                                                                                        |                                                                                                                                                                                                               |               17 |             66 |         3.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                   |                                                                                                                                                                                                               |               17 |             66 |         3.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                               |               17 |             66 |         3.88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/in_pipe_v                                                                                                                                                                      |                                                                                                                                                                                                               |               40 |             66 |         1.65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/deq_ptr_value_reg_2[0]                                                                                                                                                                            |                                                                                                                                                                                                               |               25 |             66 |         2.64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                               |               19 |             66 |         3.47 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                               |               16 |             66 |         4.12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                          |                                                                                                                                                                                                               |               32 |             67 |         2.09 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                               |               46 |             67 |         1.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeIn_d_q/E[0]                                                                                                                                                      |                                                                                                                                                                                                               |               19 |             67 |         3.53 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_5                                                                                                                                                  |                                                                                                                                                                                                               |               22 |             67 |         3.05 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/in_pipe_v                                                                                                                                                                      |                                                                                                                                                                                                               |               48 |             69 |         1.44 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN                                                                                                                                                    |                                                                                                                                                                                                               |               20 |             70 |         3.50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_tag_reg[1]_3[0]                                                                                                                                                              |                                                                                                                                                                                                               |               36 |             70 |         1.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/in_in1[64]_i_1__0_n_0                                                                                               |               29 |             70 |         2.41 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/ifpu_io_in_valid                                                                                                                                                               |                                                                                                                                                                                                               |               25 |             71 |         2.84 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               13 |             71 |         5.46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_valid_reg_4[0]                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             71 |         2.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                 | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               18 |             71 |         3.94 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                                                   |                                                                                                                                                                                                               |               20 |             72 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/E[0]                                                                                                                                                       |                                                                                                                                                                                                               |               23 |             72 |         3.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |               23 |             72 |         3.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                               |               26 |             72 |         2.77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                               |               17 |             72 |         4.24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                               |               18 |             72 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                               |               14 |             72 |         5.14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                              |                                                                                                                                                                                                               |               20 |             72 |         3.60 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                               |               19 |             72 |         3.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                             |                                                                                                                                                                                                               |               24 |             72 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                               |               24 |             72 |         3.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                               |               23 |             72 |         3.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/E[0]                                                                                                                                           |                                                                                                                                                                                                               |               39 |             73 |         1.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                      |                                                                                                                                                                                                               |               21 |             73 |         3.48 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/doneAW_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                               |               44 |             73 |         1.66 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                          |                                                                                                                                                                                                               |               25 |             74 |         2.96 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               15 |             75 |         5.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               16 |             75 |         4.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_6                                                                                                                                                  |                                                                                                                                                                                                               |               23 |             76 |         3.30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               17 |             76 |         4.47 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                 | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               25 |             77 |         3.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/valid_stage0_pipe_v                                                                                                                                                        |                                                                                                                                                                                                               |               38 |             77 |         2.03 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               15 |             77 |         5.13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               15 |             78 |         5.20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                          |                                                                                                                                                                                                               |               33 |             78 |         2.36 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |               21 |             79 |         3.76 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |               10 |             80 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                  | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               18 |             82 |         4.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/reg_dcsr_step_reg[0]                                                                                                                                                           |                                                                                                                                                                                                               |               22 |             82 |         3.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               14 |             82 |         5.86 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/_pstore1_cmd_T                                                                                                                                                                  |                                                                                                                                                                                                               |               33 |             83 |         2.52 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/advance_pstore1                                                                                                                                                                     |                                                                                                                                                                                                               |               68 |             85 |         1.25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_4                                                                                                                                                                          |                                                                                                                                                                                                               |               16 |             89 |         5.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_3                                                                                                                                                                          |                                                                                                                                                                                                               |               15 |             89 |         5.93 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_2                                                                                                                                                                          |                                                                                                                                                                                                               |               16 |             89 |         5.56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_1                                                                                                                                                                          |                                                                                                                                                                                                               |               17 |             89 |         5.24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen                                                                                                                                                                            |                                                                                                                                                                                                               |               23 |             89 |         3.87 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                               |               12 |             92 |         7.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                               |               12 |             92 |         7.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                               |               12 |             92 |         7.67 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                               |               12 |             92 |         7.67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/ram_mask_reg_0_7_0_5_i_1__1_n_0                                                                                                                                     |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/ram_mask_reg_0_7_0_5_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/s1_probe_reg[0]                                                                                                                                                                 |                                                                                                                                                                                                               |               22 |             96 |         4.36 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/ram_mask_reg_0_7_0_5_i_1__2_n_0                                                                                                                                     |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_mask_reg_0_7_0_5_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_2                                                                                                                                                  |                                                                                                                                                                                                               |               28 |             97 |         3.46 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                          |                                                                                                                                                                                                               |               38 |             98 |         2.58 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/do_enq__0                                                                                                                                              |                                                                                                                                                                                                               |               13 |             98 |         7.54 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_3                                                                                                                                                  |                                                                                                                                                                                                               |               27 |            101 |         3.74 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_last_reg_0_1_0_0_i_1_n_0                                                                                                                            |                                                                                                                                                                                                               |               13 |            102 |         7.85 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                          |                                                                                                                                                                                                               |               42 |            103 |         2.45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/valid                                                                                                                                                                          |                                                                                                                                                                                                               |               40 |            106 |         2.65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                               |               14 |            108 |         7.71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/rem_Z0                                                                                                                                    |                                                                                                                                                                                                               |               51 |            110 |         2.16 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_1                                                                                                                                                  |                                                                                                                                                                                                               |               29 |            111 |         3.83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/maybe_full_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            116 |         7.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |               34 |            116 |         3.41 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeIn_d_q/do_enq                                                                                                                                                                                            |                                                                                                                                                                                                               |               15 |            116 |         7.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeIn_d_q/maybe_full_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            116 |         7.73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/cam_s_0_state2                                                                                                                                                                                              |                                                                                                                                                                                                               |               80 |            117 |         1.46 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          | riscv_i/IO/Ethernet/inst/reset_sync_reg[2]_0                                                                                                                                                                  |               42 |            117 |         2.79 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/do_enq__0                                                                                                                                                                                       |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/maybe_full_reg_5                                                                                                                                        |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/maybe_full_reg_7                                                                                                                                        |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/maybe_full_reg_8                                                                                                                                        |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/clock_0                                                                                                                                                 |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/maybe_full_reg_6                                                                                                                                        |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/do_enq                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            118 |         7.87 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_6                                                                                                                                                  |                                                                                                                                                                                                               |               30 |            120 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/response_0[31]_i_1_n_0                                                                                                                                                                                                                 | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |               30 |            120 |         4.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/response[119]_i_1_n_0                                                                                                                                                                                                                | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |               22 |            122 |         5.55 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/tx_addr_reg_r1_0_15_0_0_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                               |               16 |            128 |         8.00 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              | riscv_i/IO/Ethernet/inst/rx_addr_reg_r1_0_15_0_0_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                               |               16 |            128 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s1_valid_0                                                                                                                                                                 |                                                                                                                                                                                                               |               37 |            133 |         3.59 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/p_15_in                                                                                                                                                                               |                                                                                                                                                                                                               |               68 |            136 |         2.00 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |               47 |            139 |         2.96 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeOut_c_q/do_enq__2                                                                                                                                                                                      |                                                                                                                                                                                                               |               19 |            152 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/ram_opcode_reg_0_1_0_2_i_1__3_n_0                                                                                                                                                                |                                                                                                                                                                                                               |               20 |            160 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_ctrl_csr                                                                                                                                                                          |                                                                                                                                                                                                               |               49 |            165 |         3.37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeOut_a_q/do_enq__0                                                                                                                                                                                        |                                                                                                                                                                                                               |               21 |            168 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeOut_a_q/do_enq                                                                                                                                                   |                                                                                                                                                                                                               |               21 |            168 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeOut_a_q/do_enq                                                                                                                                                                                         |                                                                                                                                                                                                               |               22 |            172 |         7.82 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/wb_ctrl_wxd_reg                                                                                                                                                                   |                                                                                                                                                                                                               |               22 |            176 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/valid                                                                                                                                                                          |                                                                                                                                                                                                               |               64 |            197 |         3.08 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/clock_3                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/wb_ctrl_fence_i_reg_0[0]                                                                                                   |               86 |            256 |         2.98 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                           |                                                                                                                                                                                                               |              129 |            512 |         3.97 |
|  riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                              |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |              166 |            533 |         3.21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |              157 |            536 |         3.41 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/E[0]                                                                                                | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |              205 |            597 |         2.91 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_indx.ram_init_done_r_lcl_reg                                                                                                       |                                                                                                                                                                                                               |               86 |            688 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                               |               88 |            704 |         8.00 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                  |                                                                                                                                                                                                               |               96 |            768 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                               |               99 |            792 |         8.00 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0                                                                                                                                        |              382 |            849 |         2.22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |             1502 |           3700 |         2.46 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |             1231 |           3933 |         3.19 |
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


