// Seed: 4121107736
program module_0 (
    input wire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply1 id_3
    , id_7,
    input uwire id_4,
    input supply1 id_5
);
  wire id_8;
  ;
  assign module_2.id_11 = 0;
endprogram
module module_1 (
    inout tri0 id_0,
    input wand id_1
    , id_5,
    input wire id_2,
    input wor  id_3
);
  wire [1 : -1] id_6 = id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri0 id_5,
    output logic id_6#(
        .id_11(-1),
        .id_12(-1 ^ -1'b0)
    ),
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9
);
  always id_6 <= -1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_4,
      id_5,
      id_0,
      id_5
  );
  assign id_11 = 1;
endmodule
