ARM GAS  /tmp/ccZzTULR.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_MspInit:
  26              	.LFB1499:
  27              		.file 1 "Src/stm32l4xx_hal_msp.c"
   1:Src/stm32l4xx_hal_msp.c **** /**
   2:Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32l4xx_hal_msp.c ****   * File Name          : stm32l4xx_hal_msp.c
   4:Src/stm32l4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32l4xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32l4xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32l4xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32l4xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32l4xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32l4xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32l4xx_hal_msp.c ****   *
  13:Src/stm32l4xx_hal_msp.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
  14:Src/stm32l4xx_hal_msp.c ****   *
  15:Src/stm32l4xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32l4xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32l4xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32l4xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32l4xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32l4xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32l4xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32l4xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32l4xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32l4xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32l4xx_hal_msp.c ****   *
  26:Src/stm32l4xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32l4xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32l4xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32l4xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32l4xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32l4xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  /tmp/ccZzTULR.s 			page 2


  32:Src/stm32l4xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/stm32l4xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32l4xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32l4xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32l4xx_hal_msp.c ****   *
  37:Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32l4xx_hal_msp.c ****   */
  39:Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32l4xx_hal_msp.c **** #include "stm32l4xx_hal.h"
  41:Src/stm32l4xx_hal_msp.c **** 
  42:Src/stm32l4xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  43:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  44:Src/stm32l4xx_hal_msp.c **** 
  45:Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  46:Src/stm32l4xx_hal_msp.c **** /**
  47:Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  48:Src/stm32l4xx_hal_msp.c ****   */
  49:Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  50:Src/stm32l4xx_hal_msp.c **** {
  28              		.loc 1 50 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39              	.LBB2:
  51:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  52:Src/stm32l4xx_hal_msp.c **** 
  53:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  54:Src/stm32l4xx_hal_msp.c **** 
  55:Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 55 0
  41 0004 214B     		ldr	r3, .L3
  42 0006 1A6E     		ldr	r2, [r3, #96]
  43 0008 42F00102 		orr	r2, r2, #1
  44 000c 1A66     		str	r2, [r3, #96]
  45 000e 1A6E     		ldr	r2, [r3, #96]
  46 0010 02F00102 		and	r2, r2, #1
  47 0014 0092     		str	r2, [sp]
  48 0016 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              	.LBB3:
  56:Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 56 0
  52 0018 9A6D     		ldr	r2, [r3, #88]
  53 001a 42F08052 		orr	r2, r2, #268435456
  54 001e 9A65     		str	r2, [r3, #88]
  55 0020 9B6D     		ldr	r3, [r3, #88]
  56 0022 03F08053 		and	r3, r3, #268435456
  57 0026 0193     		str	r3, [sp, #4]
  58 0028 019B     		ldr	r3, [sp, #4]
  59              	.LBE3:
ARM GAS  /tmp/ccZzTULR.s 			page 3


  57:Src/stm32l4xx_hal_msp.c **** 
  58:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  60              		.loc 1 58 0
  61 002a 0320     		movs	r0, #3
  62 002c FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  63              	.LVL0:
  59:Src/stm32l4xx_hal_msp.c **** 
  60:Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  61:Src/stm32l4xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  62:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  64              		.loc 1 62 0
  65 0030 0022     		movs	r2, #0
  66 0032 1146     		mov	r1, r2
  67 0034 6FF00B00 		mvn	r0, #11
  68 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  69              	.LVL1:
  63:Src/stm32l4xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  64:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  70              		.loc 1 64 0
  71 003c 0022     		movs	r2, #0
  72 003e 1146     		mov	r1, r2
  73 0040 6FF00A00 		mvn	r0, #10
  74 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  75              	.LVL2:
  65:Src/stm32l4xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  66:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  76              		.loc 1 66 0
  77 0048 0022     		movs	r2, #0
  78 004a 1146     		mov	r1, r2
  79 004c 6FF00900 		mvn	r0, #9
  80 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  81              	.LVL3:
  67:Src/stm32l4xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  68:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  82              		.loc 1 68 0
  83 0054 0022     		movs	r2, #0
  84 0056 1146     		mov	r1, r2
  85 0058 6FF00400 		mvn	r0, #4
  86 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  87              	.LVL4:
  69:Src/stm32l4xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  70:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  88              		.loc 1 70 0
  89 0060 0022     		movs	r2, #0
  90 0062 1146     		mov	r1, r2
  91 0064 6FF00300 		mvn	r0, #3
  92 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  93              	.LVL5:
  71:Src/stm32l4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  72:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  94              		.loc 1 72 0
  95 006c 0022     		movs	r2, #0
  96 006e 1146     		mov	r1, r2
  97 0070 6FF00100 		mvn	r0, #1
  98 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  99              	.LVL6:
  73:Src/stm32l4xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
ARM GAS  /tmp/ccZzTULR.s 			page 4


  74:Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 100              		.loc 1 74 0
 101 0078 0022     		movs	r2, #0
 102 007a 1146     		mov	r1, r2
 103 007c 4FF0FF30 		mov	r0, #-1
 104 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 105              	.LVL7:
  75:Src/stm32l4xx_hal_msp.c **** 
  76:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Src/stm32l4xx_hal_msp.c **** 
  78:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Src/stm32l4xx_hal_msp.c **** }
 106              		.loc 1 79 0
 107 0084 03B0     		add	sp, sp, #12
 108              	.LCFI2:
 109              		.cfi_def_cfa_offset 4
 110              		@ sp needed
 111 0086 5DF804FB 		ldr	pc, [sp], #4
 112              	.L4:
 113 008a 00BF     		.align	2
 114              	.L3:
 115 008c 00100240 		.word	1073876992
 116              		.cfi_endproc
 117              	.LFE1499:
 119              		.section	.text.HAL_SAI_MspInit,"ax",%progbits
 120              		.align	1
 121              		.global	HAL_SAI_MspInit
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 125              		.fpu fpv4-sp-d16
 127              	HAL_SAI_MspInit:
 128              	.LFB1500:
  80:Src/stm32l4xx_hal_msp.c **** 
  81:Src/stm32l4xx_hal_msp.c **** static uint32_t SAI1_client =0;
  82:Src/stm32l4xx_hal_msp.c **** 
  83:Src/stm32l4xx_hal_msp.c **** void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
  84:Src/stm32l4xx_hal_msp.c **** {
 129              		.loc 1 84 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 24
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              	.LVL8:
  85:Src/stm32l4xx_hal_msp.c **** 
  86:Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  87:Src/stm32l4xx_hal_msp.c **** /* SAI1 */
  88:Src/stm32l4xx_hal_msp.c ****     if(hsai->Instance==SAI1_Block_B)
 134              		.loc 1 88 0
 135 0000 0268     		ldr	r2, [r0]
 136 0002 134B     		ldr	r3, .L13
 137 0004 9A42     		cmp	r2, r3
 138 0006 00D0     		beq	.L12
 139 0008 7047     		bx	lr
 140              	.L12:
  84:Src/stm32l4xx_hal_msp.c **** 
 141              		.loc 1 84 0
 142 000a 00B5     		push	{lr}
ARM GAS  /tmp/ccZzTULR.s 			page 5


 143              	.LCFI3:
 144              		.cfi_def_cfa_offset 4
 145              		.cfi_offset 14, -4
 146 000c 87B0     		sub	sp, sp, #28
 147              	.LCFI4:
 148              		.cfi_def_cfa_offset 32
  89:Src/stm32l4xx_hal_msp.c ****     {
  90:Src/stm32l4xx_hal_msp.c ****       /* Peripheral clock enable */
  91:Src/stm32l4xx_hal_msp.c ****       if (SAI1_client == 0)
 149              		.loc 1 91 0
 150 000e 114B     		ldr	r3, .L13+4
 151 0010 1B68     		ldr	r3, [r3]
 152 0012 4BB9     		cbnz	r3, .L7
 153              	.LBB4:
  92:Src/stm32l4xx_hal_msp.c ****       {
  93:Src/stm32l4xx_hal_msp.c ****        __HAL_RCC_SAI1_CLK_ENABLE();
 154              		.loc 1 93 0
 155 0014 104A     		ldr	r2, .L13+8
 156 0016 116E     		ldr	r1, [r2, #96]
 157 0018 41F40011 		orr	r1, r1, #2097152
 158 001c 1166     		str	r1, [r2, #96]
 159 001e 126E     		ldr	r2, [r2, #96]
 160 0020 02F40012 		and	r2, r2, #2097152
 161 0024 0092     		str	r2, [sp]
 162 0026 009A     		ldr	r2, [sp]
 163              	.L7:
 164              	.LBE4:
  94:Src/stm32l4xx_hal_msp.c ****       }
  95:Src/stm32l4xx_hal_msp.c ****     SAI1_client ++;
 165              		.loc 1 95 0
 166 0028 0133     		adds	r3, r3, #1
 167 002a 0A4A     		ldr	r2, .L13+4
 168 002c 1360     		str	r3, [r2]
  96:Src/stm32l4xx_hal_msp.c ****     
  97:Src/stm32l4xx_hal_msp.c ****     /**SAI1_B_Block_B GPIO Configuration    
  98:Src/stm32l4xx_hal_msp.c ****     PB3 (JTDO-TRACESWO)     ------> SAI1_SCK_B
  99:Src/stm32l4xx_hal_msp.c ****     PB4 (NJTRST)     ------> SAI1_MCLK_B
 100:Src/stm32l4xx_hal_msp.c ****     PB5     ------> SAI1_SD_B
 101:Src/stm32l4xx_hal_msp.c ****     PB6     ------> SAI1_FS_B 
 102:Src/stm32l4xx_hal_msp.c ****     */
 103:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 169              		.loc 1 103 0
 170 002e 7823     		movs	r3, #120
 171 0030 0193     		str	r3, [sp, #4]
 104:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172              		.loc 1 104 0
 173 0032 0223     		movs	r3, #2
 174 0034 0293     		str	r3, [sp, #8]
 105:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 105 0
 176 0036 0023     		movs	r3, #0
 177 0038 0393     		str	r3, [sp, #12]
 106:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 178              		.loc 1 106 0
 179 003a 0493     		str	r3, [sp, #16]
 107:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 180              		.loc 1 107 0
ARM GAS  /tmp/ccZzTULR.s 			page 6


 181 003c 0D23     		movs	r3, #13
 182 003e 0593     		str	r3, [sp, #20]
 108:Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 183              		.loc 1 108 0
 184 0040 01A9     		add	r1, sp, #4
 185 0042 0648     		ldr	r0, .L13+12
 186              	.LVL9:
 187 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL10:
 109:Src/stm32l4xx_hal_msp.c **** 
 110:Src/stm32l4xx_hal_msp.c ****     }
 111:Src/stm32l4xx_hal_msp.c **** }
 189              		.loc 1 111 0
 190 0048 07B0     		add	sp, sp, #28
 191              	.LCFI5:
 192              		.cfi_def_cfa_offset 4
 193              		@ sp needed
 194 004a 5DF804FB 		ldr	pc, [sp], #4
 195              	.L14:
 196 004e 00BF     		.align	2
 197              	.L13:
 198 0050 24540140 		.word	1073828900
 199 0054 00000000 		.word	.LANCHOR0
 200 0058 00100240 		.word	1073876992
 201 005c 00040048 		.word	1207960576
 202              		.cfi_endproc
 203              	.LFE1500:
 205              		.section	.text.HAL_SAI_MspDeInit,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_SAI_MspDeInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu fpv4-sp-d16
 213              	HAL_SAI_MspDeInit:
 214              	.LFB1501:
 112:Src/stm32l4xx_hal_msp.c **** 
 113:Src/stm32l4xx_hal_msp.c **** void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
 114:Src/stm32l4xx_hal_msp.c **** {
 215              		.loc 1 114 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              	.LVL11:
 220 0000 08B5     		push	{r3, lr}
 221              	.LCFI6:
 222              		.cfi_def_cfa_offset 8
 223              		.cfi_offset 3, -8
 224              		.cfi_offset 14, -4
 115:Src/stm32l4xx_hal_msp.c **** 
 116:Src/stm32l4xx_hal_msp.c **** /* SAI1 */
 117:Src/stm32l4xx_hal_msp.c ****     if(hsai->Instance==SAI1_Block_B)
 225              		.loc 1 117 0
 226 0002 0268     		ldr	r2, [r0]
 227 0004 094B     		ldr	r3, .L20
 228 0006 9A42     		cmp	r2, r3
 229 0008 00D0     		beq	.L19
ARM GAS  /tmp/ccZzTULR.s 			page 7


 230              	.LVL12:
 231              	.L15:
 232 000a 08BD     		pop	{r3, pc}
 233              	.LVL13:
 234              	.L19:
 118:Src/stm32l4xx_hal_msp.c ****     {
 119:Src/stm32l4xx_hal_msp.c ****     SAI1_client --;
 235              		.loc 1 119 0
 236 000c 084A     		ldr	r2, .L20+4
 237 000e 1368     		ldr	r3, [r2]
 238 0010 013B     		subs	r3, r3, #1
 239 0012 1360     		str	r3, [r2]
 120:Src/stm32l4xx_hal_msp.c ****       if (SAI1_client == 0)
 240              		.loc 1 120 0
 241 0014 23B9     		cbnz	r3, .L17
 121:Src/stm32l4xx_hal_msp.c ****       {
 122:Src/stm32l4xx_hal_msp.c ****       /* Peripheral clock disable */
 123:Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_SAI1_CLK_DISABLE();
 242              		.loc 1 123 0
 243 0016 074A     		ldr	r2, .L20+8
 244 0018 136E     		ldr	r3, [r2, #96]
 245 001a 23F40013 		bic	r3, r3, #2097152
 246 001e 1366     		str	r3, [r2, #96]
 247              	.L17:
 124:Src/stm32l4xx_hal_msp.c ****       }
 125:Src/stm32l4xx_hal_msp.c ****     
 126:Src/stm32l4xx_hal_msp.c ****     /**SAI1_B_Block_B GPIO Configuration    
 127:Src/stm32l4xx_hal_msp.c ****     PB3 (JTDO-TRACESWO)     ------> SAI1_SCK_B
 128:Src/stm32l4xx_hal_msp.c ****     PB4 (NJTRST)     ------> SAI1_MCLK_B
 129:Src/stm32l4xx_hal_msp.c ****     PB5     ------> SAI1_SD_B
 130:Src/stm32l4xx_hal_msp.c ****     PB6     ------> SAI1_FS_B 
 131:Src/stm32l4xx_hal_msp.c ****     */
 132:Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 248              		.loc 1 132 0
 249 0020 7821     		movs	r1, #120
 250 0022 0548     		ldr	r0, .L20+12
 251              	.LVL14:
 252 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 253              	.LVL15:
 133:Src/stm32l4xx_hal_msp.c **** 
 134:Src/stm32l4xx_hal_msp.c ****     }
 135:Src/stm32l4xx_hal_msp.c **** }
 254              		.loc 1 135 0
 255 0028 EFE7     		b	.L15
 256              	.L21:
 257 002a 00BF     		.align	2
 258              	.L20:
 259 002c 24540140 		.word	1073828900
 260 0030 00000000 		.word	.LANCHOR0
 261 0034 00100240 		.word	1073876992
 262 0038 00040048 		.word	1207960576
 263              		.cfi_endproc
 264              	.LFE1501:
 266              		.section	.bss.SAI1_client,"aw",%nobits
 267              		.align	2
 268              		.set	.LANCHOR0,. + 0
 271              	SAI1_client:
ARM GAS  /tmp/ccZzTULR.s 			page 8


 272 0000 00000000 		.space	4
 273              		.text
 274              	.Letext0:
 275              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 276              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 277              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 278              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 279              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 280              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h"
 281              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h"
 282              		.file 9 "/usr/arm-none-eabi/include/sys/lock.h"
 283              		.file 10 "/usr/arm-none-eabi/include/sys/_types.h"
 284              		.file 11 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 285              		.file 12 "/usr/arm-none-eabi/include/sys/reent.h"
 286              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 287              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 288              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 289              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sai.h"
 290              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  /tmp/ccZzTULR.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccZzTULR.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccZzTULR.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccZzTULR.s:115    .text.HAL_MspInit:000000000000008c $d
     /tmp/ccZzTULR.s:120    .text.HAL_SAI_MspInit:0000000000000000 $t
     /tmp/ccZzTULR.s:127    .text.HAL_SAI_MspInit:0000000000000000 HAL_SAI_MspInit
     /tmp/ccZzTULR.s:198    .text.HAL_SAI_MspInit:0000000000000050 $d
     /tmp/ccZzTULR.s:206    .text.HAL_SAI_MspDeInit:0000000000000000 $t
     /tmp/ccZzTULR.s:213    .text.HAL_SAI_MspDeInit:0000000000000000 HAL_SAI_MspDeInit
     /tmp/ccZzTULR.s:259    .text.HAL_SAI_MspDeInit:000000000000002c $d
     /tmp/ccZzTULR.s:267    .bss.SAI1_client:0000000000000000 $d
     /tmp/ccZzTULR.s:271    .bss.SAI1_client:0000000000000000 SAI1_client
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
