$date
	Fri Oct 03 18:02:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cmd_parser $end
$var wire 8 ! freq_div [7:0] $end
$var wire 1 " enable_pwm $end
$var wire 8 # duty_cycle [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 8 & rx_data [7:0] $end
$var reg 1 ' rx_valid $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 8 ( rx_data [7:0] $end
$var wire 1 ' rx_valid $end
$var reg 8 ) cmd_reg [7:0] $end
$var reg 8 * data_reg [7:0] $end
$var reg 8 + duty_cycle [7:0] $end
$var reg 1 " enable_pwm $end
$var reg 8 , freq_div [7:0] $end
$var reg 2 - next_state [1:0] $end
$var reg 2 . state [1:0] $end
$upscope $end
$scope task send_cmd $end
$var reg 8 / cmd [7:0] $end
$var reg 8 0 value [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
b0 .
b0 -
b1 ,
b0 +
b0 *
b0 )
b0 (
0'
b0 &
1%
0$
b0 #
0"
b1 !
$end
#5000
1$
#10000
0$
#15000
1$
#20000
0$
b10000000 0
b1000100 /
0%
#25000
b1 -
b1000100 &
b1000100 (
1'
1$
#30000
0$
#35000
b10 -
b1000100 )
b1 .
b10000000 &
b10000000 (
1$
#40000
0$
#45000
b0 -
b10 .
b0 &
b0 (
0'
1$
#50000
0$
#55000
b0 .
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
#85000
b1 -
b1000110 &
b1000110 (
1'
1$
b1010 0
b1000110 /
#90000
0$
#95000
b10 -
b1000110 )
b1 .
b1010 &
b1010 (
1$
#100000
0$
#105000
b0 -
b10 .
b0 &
b0 (
0'
1$
#110000
0$
#115000
b0 .
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
b1 -
b1000101 &
b1000101 (
1'
1$
b1 0
b1000101 /
#150000
0$
#155000
b10 -
b1000101 )
b1 .
b1 &
b1 (
1$
#160000
0$
#165000
b0 -
b10 .
b0 &
b0 (
0'
1$
#170000
0$
#175000
b0 .
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
b1 -
b1000101 &
b1000101 (
1'
1$
b0 0
#210000
0$
#215000
b10 -
b1 .
b0 &
b0 (
1$
#220000
0$
#225000
b0 -
b10 .
0'
1$
#230000
0$
#235000
b0 .
1$
#240000
0$
#245000
1$
#250000
0$
#255000
1$
#260000
0$
#265000
1$
