
           CHEETAH, System Verilog Analyzer, Version 5.1.37.b
        Last compiled on Mon Jul 18 18:52:07 IST 2011

 All Rights Reserved. Use, disclosure or duplication without 
   prior written permission of Interra Systems, Inc. is prohibited.

 For technical support send email to  cheetah_support@interrasystems.com
                   or call (408) 873-1212

INFO[001] Analyzing source file "port-0.sv" ....

INFO[004] FILE port-0.sv LINE 1 Analyzing module ( M ).

ERROR[643] FILE port-0.sv LINE 1 Port ( a ) not defined as input, output or inout.

INFO[025] 1 error(s)   0 warning(s).

