{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674518533132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674518533133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 08:02:06 2023 " "Processing started: Tue Jan 24 08:02:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674518533133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1674518533133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dc2677a_c5soc -c dc2677a_c5soc " "Command: quartus_sta dc2677a_c5soc -c dc2677a_c5soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1674518533133 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1674518533156 ""}
{ "Warning" "WMSG_UNKNOWN_ID_FOR_MESSAGE_SUPPRESSION" "19527 " "Assignment to suppress message # 19527 has no effect." {  } {  } 0 114045 "Assignment to suppress message # %1!u! has no effect." 0 0 "Timing Analyzer" 0 -1 1674518534438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1674518535095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1674518535095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518535132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518535132 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674518537717 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674518537717 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674518537717 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674518537717 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674518537717 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674518537717 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1674518537717 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518537980 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518538077 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/up_xfer_cntrl_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518538485 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/up_xfer_status_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518538488 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/up_clock_mon_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518538490 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/up_rst_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518538496 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/axi_hdmi_tx_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/axi_hdmi_tx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518538627 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518538633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1674518538656 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1674518538656 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1674518539594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539697 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539703 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539703 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1674518539705 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518539705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539706 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539706 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539706 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539706 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539707 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539707 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539707 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539707 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539707 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539707 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539708 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539708 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539708 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539708 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539708 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539709 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539709 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539709 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539709 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539709 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539709 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539710 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539710 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539710 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539710 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539710 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539710 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539710 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539711 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539711 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539711 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539711 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539711 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539711 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539712 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539712 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539712 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539712 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539712 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539712 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539713 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539713 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539713 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539713 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539713 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539713 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539713 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539714 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539714 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539714 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539714 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539714 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539714 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539715 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539715 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539715 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539715 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539715 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539716 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539716 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539716 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539716 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539716 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518539716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539738 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539740 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539741 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539743 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539744 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539745 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539747 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539748 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539749 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539749 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539750 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539750 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539751 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539752 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539753 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 96 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(96): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539754 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 98 *\|fpga_interfaces\|peripheral_i2c0\|out_clk pin " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(98): *\|fpga_interfaces\|peripheral_i2c0\|out_clk could not be matched with a pin" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system_bd_sys_hps_fpga_interfaces.sdc 98 Argument <targets> is an empty collection " "Ignored create_clock at system_bd_sys_hps_fpga_interfaces.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10.0 \[get_pins -compatibility_mode *\|fpga_interfaces\|peripheral_i2c0\|out_clk\] " "create_clock -period 10.0 \[get_pins -compatibility_mode *\|fpga_interfaces\|peripheral_i2c0\|out_clk\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674518539772 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674518539772 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/axi_dmac_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/axi_dmac_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518539773 ""}
{ "Info" "ISTA_SDC_FOUND" "system_constr.sdc " "Reading SDC File: 'system_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674518539827 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674518539840 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674518539840 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 52 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 52 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674518539840 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518539840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1674518539841 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674518539926 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674518539926 "|system_top|usb1_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518540020 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674518540020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518550609 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1674518550610 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518550628 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1674518550628 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT = /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/scripts/adi_tquest.tcl" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT = /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1674518550631 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1674518550631 ""}
{ "Info" "0" "" "Using custom scripts: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/scripts/adi_tquest.tcl" {  } {  } 0 0 "Using custom scripts: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1674518550631 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674518550658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.435 " "Worst-case setup slack is 1.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.435               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.084               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    2.084               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.783               0.000 sys_clk  " "    3.783               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.431               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    6.431               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.247               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    7.247               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.366               0.000 altera_reserved_tck  " "    7.366               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518551437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 sys_clk  " "    0.275               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.371               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.389               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.493               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 altera_reserved_tck  " "    0.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518551625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.839 " "Worst-case recovery slack is 2.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.839               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.839               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.098               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    8.098               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.178               0.000 sys_clk  " "    8.178               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.598               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   10.598               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.792               0.000 altera_reserved_tck  " "   26.792               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518551697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.593               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.164               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    1.164               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.173               0.000 sys_clk  " "    1.173               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.286               0.000 altera_reserved_tck  " "    1.286               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.364               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.364               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518551775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.384 " "Worst-case minimum pulse width slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.384               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.390               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.406               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.385               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    3.385               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.628               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    4.628               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.094               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    6.094               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.188               0.000 sys_clk  " "    8.188               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.625               0.000 altera_reserved_tck  " "   14.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518551797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518551797 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 186 synchronizer chains. " "Report Metastability: Found 186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 186 " "Number of Synchronizer Chains Found: 186" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.844 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.844" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.223 ns " "Worst Case Available Settling Time: 14.223 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518552344 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518552344 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1674518552499 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1674518553528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.435 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.435" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554683 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518554683 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518554731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.839 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554771 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518554771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518554811 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518554811 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1674518554901 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1674518554901 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.573  0.549" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.573  0.549" 0 0 "Timing Analyzer" 0 0 1674518554901 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.209     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.209     --" 0 0 "Timing Analyzer" 0 0 1674518554901 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.435  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.435  0.188" 0 0 "Timing Analyzer" 0 0 1674518554901 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  2.839  0.593" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  2.839  0.593" 0 0 "Timing Analyzer" 0 0 1674518554901 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.556  0.203" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.556  0.203" 0 0 "Timing Analyzer" 0 0 1674518554901 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.417  0.417" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.417  0.417" 0 0 "Timing Analyzer" 0 0 1674518554901 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.144  0.097" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.144  0.097" 0 0 "Timing Analyzer" 0 0 1674518554901 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.152  0.152" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.152  0.152" 0 0 "Timing Analyzer" 0 0 1674518554901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.435 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.435" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555018 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.435  " "Path #1: Setup slack is 1.435 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      3.032  R        clock network delay " "     3.032      3.032  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     3.032      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.228 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     3.260      0.228 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     3.260      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.640      0.380 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.640      0.380 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500           latch edge time " "     2.500      2.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.385      1.885  R        clock network delay " "     4.385      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.135      0.750           clock pessimism removed " "     5.135      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.075     -0.060           clock uncertainty " "     5.075     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.075      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     5.075      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.640 " "Data Arrival Time  :     3.640" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.075 " "Data Required Time :     5.075" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.435  " "Slack              :     1.435 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555018 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555018 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.084 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555023 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.084  " "Path #1: Setup slack is 2.084 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.223     11.223  R        clock network delay " "    11.223     11.223  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.223      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763 " "    11.223      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.487      0.264 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[33\] " "    11.487      0.264 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[33\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.951      5.464 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[4\] " "    16.951      5.464 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.634      0.683 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "    17.634      0.683 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.735      8.735  R        clock network delay " "    18.735      8.735  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.798      1.063           clock pessimism removed " "    19.798      1.063           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.718     -0.080           clock uncertainty " "    19.718     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.718      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "    19.718      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.634 " "Data Arrival Time  :    17.634" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.718 " "Data Required Time :    19.718" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.084  " "Slack              :     2.084 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555023 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555023 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.783 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.783" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555139 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555139 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.783  " "Path #1: Setup slack is 3.783 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE " "From Node    : system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "To Node      : system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.545      5.545  R        clock network delay " "     5.545      5.545  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.545      0.000     uTco  system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE " "     5.545      0.000     uTco  system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.545      0.000 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE\|q " "     5.545      0.000 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.443      0.898 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|dataa " "     6.443      0.898 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.156      0.713 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|combout " "     7.156      0.713 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.427      0.271 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|datab " "     7.427      0.271 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.117      0.690 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|combout " "     8.117      0.690 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.849      0.732 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|break_loop~16\|dataa " "     8.849      0.732 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|break_loop~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.528      0.679 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|break_loop~16\|combout " "     9.528      0.679 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|break_loop~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.390      0.862 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~24\|datae " "    10.390      0.862 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~24\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.745      0.355 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~24\|combout " "    10.745      0.355 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.044      0.299 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~31\|dataf " "    11.044      0.299 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~31\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.150      0.106 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~31\|combout " "    11.150      0.106 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.431      0.281 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~34\|dataa " "    11.431      0.281 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~34\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.144      0.713 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~34\|combout " "    12.144      0.713 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.509      0.365 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~38\|datab " "    12.509      0.365 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~38\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.188      0.679 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~38\|combout " "    13.188      0.679 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.164      0.976 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|dataa " "    14.164      0.976 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.836      0.672 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|combout " "    14.836      0.672 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.172      0.336 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|datac " "    15.172      0.336 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.751      0.579 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|combout " "    15.751      0.579 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.349      0.598 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|datad " "    16.349      0.598 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.849      0.500 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|combout " "    16.849      0.500 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.156      0.307 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|datac " "    17.156      0.307 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.735      0.579 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|combout " "    17.735      0.579 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.093      1.358 FF    IC  i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|PLL_RECONFIG\|din\[15\] " "    19.093      1.358 FF    IC  i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|PLL_RECONFIG\|din\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.093      0.000 FF  CELL  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "    19.093      0.000 FF  CELL  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.658      4.658  R        clock network delay " "    24.658      4.658  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.146      0.488           clock pessimism removed " "    25.146      0.488           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.976     -0.170           clock uncertainty " "    24.976     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.876     -2.100     uTsu  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "    22.876     -2.100     uTsu  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.093 " "Data Arrival Time  :    19.093" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.876 " "Data Required Time :    22.876" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.783  " "Slack              :     3.783 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555140 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555140 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.431 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.431" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.431  " "Path #1: Setup slack is 6.431 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.672      4.672  R        clock network delay " "     4.672      4.672  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.672      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826 " "     4.672      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.086      0.414 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wrack_valid_3 " "     5.086      0.414 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wrack_valid_3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.441      1.355 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|datac " "     6.441      1.355 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.003      0.562 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|combout " "     7.003      0.562 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.835      0.832 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|datad " "     7.835      0.832 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.274      0.439 FR  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|combout " "     8.274      0.439 FR  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.207      0.933 RR    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[6\]\|ena " "     9.207      0.933 RR    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[6\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.034      0.827 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\] " "    10.034      0.827 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.043      3.543  R        clock network delay " "    16.043      3.543  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.525      0.482           clock pessimism removed " "    16.525      0.482           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.465     -0.060           clock uncertainty " "    16.465     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.465      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\] " "    16.465      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.034 " "Data Arrival Time  :    10.034" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.465 " "Data Required Time :    16.465" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.431  " "Slack              :     6.431 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555146 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.247 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.247" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.247  " "Path #1: Setup slack is 7.247 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[177\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[177\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[11\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.361     10.361  R        clock network delay " "    10.361     10.361  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.361      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[177\] " "    10.361      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[177\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.361      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[177\]\|q " "    10.361      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[177\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.366      1.005 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~45\|datac " "    11.366      1.005 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~45\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.420      1.054 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~45\|cout " "    12.420      1.054 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.420      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~41\|cin " "    12.420      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~41\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.470      0.050 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~41\|cout " "    12.470      0.050 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.470      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~37\|cin " "    12.470      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~37\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.470      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~37\|cout " "    12.470      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~37\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.470      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~33\|cin " "    12.470      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~33\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.520      0.050 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~33\|cout " "    12.520      0.050 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~33\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.520      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~61\|cin " "    12.520      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~61\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.520      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~61\|cout " "    12.520      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~61\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.520      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~57\|cin " "    12.520      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~57\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.570      0.050 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~57\|cout " "    12.570      0.050 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~57\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.570      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~53\|cin " "    12.570      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.570      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~53\|cout " "    12.570      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~53\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.570      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~29\|cin " "    12.570      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.633      0.063 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~29\|cout " "    12.633      0.063 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.633      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~21\|cin " "    12.633      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.633      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~21\|cout " "    12.633      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.633      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~25\|cin " "    12.633      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~25\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.766      0.133 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~25\|cout " "    12.766      0.133 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~25\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.766      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~17\|cin " "    12.766      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.766      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~17\|cout " "    12.766      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.766      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~13\|cin " "    12.766      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.816      0.050 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~13\|cout " "    12.816      0.050 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.816      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~9\|cin " "    12.816      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.970      0.154 FR  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~9\|sumout " "    12.970      0.154 FR  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.265      0.295 RR    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~4\|datab " "    13.265      0.295 RR    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.930      0.665 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~4\|combout " "    13.930      0.665 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.606      0.676 RR    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~5\|datab " "    14.606      0.676 RR    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.287      0.681 RF  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~5\|combout " "    15.287      0.681 RF  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.546      0.259 FF    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~15\|datac " "    15.546      0.259 FF    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.122      0.576 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~15\|combout " "    16.122      0.576 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.416      1.294 FF    IC  i_system_bd\|vga_out\|i_tx_core\|hdmi_vs_count\[11\]\|ena " "    17.416      1.294 FF    IC  i_system_bd\|vga_out\|i_tx_core\|hdmi_vs_count\[11\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.276      0.860 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[11\] " "    18.276      0.860 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.384     15.384           latch edge time " "    15.384     15.384           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.140      8.756  R        clock network delay " "    24.140      8.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.603      1.463           clock pessimism removed " "    25.603      1.463           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.523     -0.080           clock uncertainty " "    25.523     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.523      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[11\] " "    25.523      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.276 " "Data Arrival Time  :    18.276" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    25.523 " "Data Required Time :    25.523" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.247  " "Slack              :     7.247 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555151 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.366 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.366" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555168 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.366  " "Path #1: Setup slack is 7.366 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.102      4.102  R        clock network delay " "     4.102      4.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.102      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] " "     4.102      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.102      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\|q " "     4.102      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.612      2.510 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|datac " "     6.612      2.510 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.169      0.557 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|combout " "     7.169      0.557 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.081      0.912 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datad " "     8.081      0.912 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.747      0.666 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     8.747      0.666 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.574      0.827 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac " "     9.574      0.827 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.136      0.562 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "    10.136      0.562 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.955      0.819 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|dataf " "    10.955      0.819 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.041      0.086 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "    11.041      0.086 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.041      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "    11.041      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.348      0.307 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    11.348      0.307 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.965      2.299  F        clock network delay " "    18.965      2.299  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.024      0.059           clock pessimism removed " "    19.024      0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.714     -0.310           clock uncertainty " "    18.714     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.714      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.714      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.348 " "Data Arrival Time  :    11.348" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.714 " "Data Required Time :    18.714" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.366  " "Slack              :     7.366 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555168 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555168 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.188  " "Path #1: Hold slack is 0.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      1.958  R        clock network delay " "     1.958      1.958  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     1.958      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     1.993      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     1.993      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.836      0.843 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.836      0.843 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.476      3.476  R        clock network delay " "     3.476      3.476  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648     -0.828           clock pessimism removed " "     2.648     -0.828           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.000           clock uncertainty " "     2.648      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.648      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.836 " "Data Arrival Time  :     2.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.648 " "Data Required Time :     2.648" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.188  " "Slack              :     0.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555170 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.275 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.275" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.275  " "Path #1: Hold slack is 0.275 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]~DUPLICATE " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.995      4.995  R        clock network delay " "     4.995      4.995  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.995      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]~DUPLICATE " "     4.995      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.995      0.000 FF  CELL  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|address_burst\[16\]~DUPLICATE\|q " "     4.995      0.000 FF  CELL  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|address_burst\[16\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.261      0.266 FF    IC  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|Add0~49\|dataf " "     5.261      0.266 FF    IC  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|Add0~49\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      0.078 FF  CELL  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|Add0~49\|sumout " "     5.339      0.078 FF  CELL  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|Add0~49\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      0.000 FF    IC  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|address_burst\[16\]\|d " "     5.339      0.000 FF    IC  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|address_burst\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.416      0.077 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\] " "     5.416      0.077 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.660      5.660  R        clock network delay " "     5.660      5.660  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.141     -0.519           clock pessimism removed " "     5.141     -0.519           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.141      0.000           clock uncertainty " "     5.141      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.141      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\] " "     5.141      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.416 " "Data Arrival Time  :     5.416" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.141 " "Data Required Time :     5.141" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.275  " "Slack              :     0.275 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555285 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.371 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.371" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.371  " "Path #1: Hold slack is 0.371 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[101\] " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[101\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data0\[101\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data0\[101\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.545      3.545  R        clock network delay " "     3.545      3.545  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.545      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[101\] " "     3.545      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[101\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.545      0.000 FF  CELL  i_system_bd\|mm_interconnect_2\|mux_pipeline\|core\|data1\[101\]\|q " "     3.545      0.000 FF  CELL  i_system_bd\|mm_interconnect_2\|mux_pipeline\|core\|data1\[101\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.346      0.801 FF    IC  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data0\[101\]~feeder\|dataf " "     4.346      0.801 FF    IC  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data0\[101\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.401      0.055 FF  CELL  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data0\[101\]~feeder\|combout " "     4.401      0.055 FF  CELL  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data0\[101\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.401      0.000 FF    IC  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data0\[101\]\|d " "     4.401      0.000 FF    IC  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data0\[101\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.484      0.083 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data0\[101\] " "     4.484      0.083 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data0\[101\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.143      4.143  R        clock network delay " "     4.143      4.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.113     -0.030           clock pessimism removed " "     4.113     -0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.113      0.000           clock uncertainty " "     4.113      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.113      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data0\[101\] " "     4.113      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data0\[101\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.484 " "Data Arrival Time  :     4.484" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.113 " "Data Required Time :     4.113" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.371  " "Slack              :     0.371 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555290 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.389 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.389" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555294 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555294 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.389  " "Path #1: Hold slack is 0.389 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.782      8.782  R        clock network delay " "     8.782      8.782  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.782      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\] " "     8.782      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.782      0.000 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[1\]\|q " "     8.782      0.000 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.632      0.850 RR    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[1\] " "     9.632      0.850 RR    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.704      0.072 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "     9.704      0.072 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.807     10.807  R        clock network delay " "    10.807     10.807  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.315     -1.492           clock pessimism removed " "     9.315     -1.492           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.315      0.000           clock uncertainty " "     9.315      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.315      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "     9.315      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.704 " "Data Arrival Time  :     9.704" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.315 " "Data Required Time :     9.315" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.389  " "Slack              :     0.389 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555295 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555295 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.493 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.493" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.493  " "Path #1: Hold slack is 0.493 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\|address\[14\] " "From Node    : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\|address\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\|address\[14\] " "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\|address\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.696      8.696  R        clock network delay " "     8.696      8.696  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.696      0.000     uTco  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\|address\[14\] " "     8.696      0.000     uTco  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\|address\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.696      0.000 FF  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_src_dma_mm\|i_addr_gen\|address\[14\]\|q " "     8.696      0.000 FF  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_src_dma_mm\|i_addr_gen\|address\[14\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.963      0.267 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_src_dma_mm\|i_addr_gen\|Add0~41\|datac " "     8.963      0.267 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_src_dma_mm\|i_addr_gen\|Add0~41\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.229      0.266 FR  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_src_dma_mm\|i_addr_gen\|Add0~41\|sumout " "     9.229      0.266 FR  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_src_dma_mm\|i_addr_gen\|Add0~41\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.229      0.000 RR    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_src_dma_mm\|i_addr_gen\|address\[14\]\|d " "     9.229      0.000 RR    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_src_dma_mm\|i_addr_gen\|address\[14\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.312      0.083 RR  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\|address\[14\] " "     9.312      0.083 RR  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\|address\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.300     10.300  R        clock network delay " "    10.300     10.300  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.819     -1.481           clock pessimism removed " "     8.819     -1.481           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.819      0.000           clock uncertainty " "     8.819      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.819      0.000      uTh  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\|address\[14\] " "     8.819      0.000      uTh  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\|address\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.312 " "Data Arrival Time  :     9.312" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.819 " "Data Required Time :     8.819" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.493  " "Slack              :     0.493 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555299 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.522 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.522" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.522  " "Path #1: Hold slack is 0.522 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_8l84:auto_generated\|ram_block1a494~PORT_B_WRITE_ENABLE_REG " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_8l84:auto_generated\|ram_block1a494~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[494\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[494\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.714      3.714  R        clock network delay " "     3.714      3.714  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.714      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_8l84:auto_generated\|ram_block1a494~PORT_B_WRITE_ENABLE_REG " "     3.714      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_8l84:auto_generated\|ram_block1a494~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.801      0.087 RF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a494\|portbdataout\[0\] " "     3.801      0.087 RF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a494\|portbdataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.375      0.574 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[494\]~feeder\|dataf " "     4.375      0.574 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[494\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.430      0.055 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[494\]~feeder\|combout " "     4.430      0.055 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[494\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.430      0.000 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[494\]\|d " "     4.430      0.000 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[494\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.512      0.082 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[494\] " "     4.512      0.082 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[494\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.049      4.049  R        clock network delay " "     4.049      4.049  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.990     -0.059           clock pessimism removed " "     3.990     -0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.990      0.000           clock uncertainty " "     3.990      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.990      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[494\] " "     3.990      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\|dffs\[494\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.512 " "Data Arrival Time  :     4.512" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.990 " "Data Required Time :     3.990" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.522  " "Slack              :     0.522 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555316 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.839 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.839  " "Path #1: Recovery slack is 2.839 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      3.946  R        clock network delay " "     3.946      3.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     3.946      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.049 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     3.995      0.049 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      0.123 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     4.118      0.123 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.736      0.618 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     4.736      0.618 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.885      1.885  R        clock network delay " "     6.885      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.635      0.750           clock pessimism removed " "     7.635      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.575     -0.060           clock uncertainty " "     7.575     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     7.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.736 " "Data Arrival Time  :     4.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.575 " "Data Required Time :     7.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.839  " "Slack              :     2.839 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.098 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.098" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555322 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.098  " "Path #1: Recovery slack is 8.098 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.366     10.366  R        clock network delay " "    10.366     10.366  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.366      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "    10.366      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.366      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q " "    10.366      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.354      0.988 RR    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_count\[2\]\|clrn " "    11.354      0.988 RR    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_count\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.094      0.740 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "    12.094      0.740 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.787      8.787  R        clock network delay " "    18.787      8.787  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.272      1.485           clock pessimism removed " "    20.272      1.485           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.192     -0.080           clock uncertainty " "    20.192     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.192      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "    20.192      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.094 " "Data Arrival Time  :    12.094" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.192 " "Data Required Time :    20.192" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.098  " "Slack              :     8.098 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.178 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.178" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.178  " "Path #1: Recovery slack is 8.178 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.574      5.574  R        clock network delay " "     5.574      5.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.574      0.000     uTco  system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst " "     5.574      0.000     uTco  system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.574      0.000 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst\|q " "     5.574      0.000 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.095      7.521 FF    IC  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|inclk " "    13.095      7.521 FF    IC  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.492      0.397 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|outclk " "    13.492      0.397 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.831      2.339 FF    IC  i_system_bd\|mm_interconnect_1\|agent_pipeline_005\|core\|data0\[94\]\|clrn " "    15.831      2.339 FF    IC  i_system_bd\|mm_interconnect_1\|agent_pipeline_005\|core\|data0\[94\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.562      0.731 FR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\] " "    16.562      0.731 FR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.826      4.826  R        clock network delay " "    24.826      4.826  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.910      0.084           clock pessimism removed " "    24.910      0.084           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.740     -0.170           clock uncertainty " "    24.740     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.740      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\] " "    24.740      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.562 " "Data Arrival Time  :    16.562" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.740 " "Data Required Time :    24.740" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.178  " "Slack              :     8.178 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555368 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555368 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.598 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.598" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555372 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.598  " "Path #1: Recovery slack is 10.598 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.374     10.374  R        clock network delay " "    10.374     10.374  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.374      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "    10.374      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.374      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q " "    10.374      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.238      3.864 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[42\]\|clrn " "    14.238      3.864 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[42\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.923      0.685 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "    14.923      0.685 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.384     15.384           latch edge time " "    15.384     15.384           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.130      8.746  R        clock network delay " "    24.130      8.746  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.601      1.471           clock pessimism removed " "    25.601      1.471           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.521     -0.080           clock uncertainty " "    25.521     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.521      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "    25.521      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.923 " "Data Arrival Time  :    14.923" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    25.521 " "Data Required Time :    25.521" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.598  " "Slack              :    10.598 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555372 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555372 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 26.792 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 26.792" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 26.792  " "Path #1: Recovery slack is 26.792 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569      3.569  R        clock network delay " "     3.569      3.569  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     3.569      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     3.569      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.563      5.994 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[708\]\|clrn " "     9.563      5.994 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[708\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.248      0.685 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "    10.248      0.685 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.333     33.333           latch edge time " "    33.333     33.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.251      3.918  R        clock network delay " "    37.251      3.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.350      0.099           clock pessimism removed " "    37.350      0.099           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.040     -0.310           clock uncertainty " "    37.040     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.040      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "    37.040      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.248 " "Data Arrival Time  :    10.248" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    37.040 " "Data Required Time :    37.040" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    26.792  " "Slack              :    26.792 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555383 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555383 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555384 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.593  " "Path #1: Removal slack is 0.593 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      1.948  R        clock network delay " "     1.948      1.948  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     1.948      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.026 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     1.974      0.026 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.232      0.258 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     2.232      0.258 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.680      0.448 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     2.680      0.448 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.837      2.837  R        clock network delay " "     2.837      2.837  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087     -0.750           clock pessimism removed " "     2.087     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000           clock uncertainty " "     2.087      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     2.087      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.680 " "Data Arrival Time  :     2.680" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.087 " "Data Required Time :     2.087" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.593  " "Slack              :     0.593 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555384 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555384 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.164 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.164  " "Path #1: Removal slack is 1.164 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.778      8.778  R        clock network delay " "     8.778      8.778  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.778      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     8.778      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.778      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q " "     8.778      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.423      0.645 FF    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_state_m2\|clrn " "     9.423      0.645 FF    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_state_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.045      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "    10.045      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.366     10.366  R        clock network delay " "    10.366     10.366  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.881     -1.485           clock pessimism removed " "     8.881     -1.485           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.881      0.000           clock uncertainty " "     8.881      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.881      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "     8.881      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.045 " "Data Arrival Time  :    10.045" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.881 " "Data Required Time :     8.881" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.164  " "Slack              :     1.164 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555388 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.173 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.173" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555426 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.173  " "Path #1: Removal slack is 1.173 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\] " "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\] " "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.878      4.878  R        clock network delay " "     4.878      4.878  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.878      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\] " "     4.878      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.878      0.000 FF  CELL  i_system_bd\|axi_ltc235x\|i_up_adc_common\|i_xfer_cntrl\|d_data_cntrl_int\[0\]\|q " "     4.878      0.000 FF  CELL  i_system_bd\|axi_ltc235x\|i_up_adc_common\|i_xfer_cntrl\|d_data_cntrl_int\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.032      1.154 FF    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[0\].i_up_adc_channel\|i_xfer_cntrl\|d_data_cntrl_int\[72\]\|clrn " "     6.032      1.154 FF    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[0\].i_up_adc_channel\|i_xfer_cntrl\|d_data_cntrl_int\[72\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.668      0.636 FF  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\] " "     6.668      0.636 FF  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.579      5.579  R        clock network delay " "     5.579      5.579  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.495     -0.084           clock pessimism removed " "     5.495     -0.084           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.495      0.000           clock uncertainty " "     5.495      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.495      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\] " "     5.495      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.668 " "Data Arrival Time  :     6.668" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.495 " "Data Required Time :     5.495" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.173  " "Slack              :     1.173 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555426 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555426 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.286 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.286" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555437 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.286  " "Path #1: Removal slack is 1.286 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.179      3.179  R        clock network delay " "     3.179      3.179  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.179      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     3.179      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.179      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     3.179      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      1.309 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1010\]\|clrn " "     4.488      1.309 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1010\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.110      0.622 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\] " "     5.110      0.622 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.923      3.923  R        clock network delay " "     3.923      3.923  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.824     -0.099           clock pessimism removed " "     3.824     -0.099           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.824      0.000           clock uncertainty " "     3.824      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.824      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\] " "     3.824      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.110 " "Data Arrival Time  :     5.110" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.824 " "Data Required Time :     3.824" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.286  " "Slack              :     1.286 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555437 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555437 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.364 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.364" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.364  " "Path #1: Removal slack is 1.364 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.777      8.777  R        clock network delay " "     8.777      8.777  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.777      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     8.777      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.777      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q " "     8.777      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.614      0.837 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[213\]\|clrn " "     9.614      0.837 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[213\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.236      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "    10.236      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.367     10.367  R        clock network delay " "    10.367     10.367  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.872     -1.495           clock pessimism removed " "     8.872     -1.495           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.872      0.000           clock uncertainty " "     8.872      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.872      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "     8.872      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.236 " "Data Arrival Time  :    10.236" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.872 " "Data Required Time :     8.872" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.364  " "Slack              :     1.364 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518555441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518555441 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674518555444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674518555533 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1674518555533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674518567287 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674518568867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674518568867 "|system_top|usb1_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518568957 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674518568957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518579385 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1674518579386 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518579403 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1674518579403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.408 " "Worst-case setup slack is 1.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518579898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518579898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.408               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518579898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.196               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    2.196               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518579898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.604               0.000 sys_clk  " "    3.604               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518579898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.525               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    6.525               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518579898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.060               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    7.060               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518579898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.692               0.000 altera_reserved_tck  " "    7.692               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518579898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518579898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.215               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.263               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 sys_clk  " "    0.266               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.458               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 altera_reserved_tck  " "    0.664               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518580073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.037 " "Worst-case recovery slack is 3.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.037               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.037               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.217               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    8.217               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.299               0.000 sys_clk  " "    8.299               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.760               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   10.760               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.970               0.000 altera_reserved_tck  " "   26.970               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518580147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.564               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 sys_clk  " "    1.090               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    1.141               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 altera_reserved_tck  " "    1.222               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.305               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518580218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.384 " "Worst-case minimum pulse width slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.384               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.399               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.420               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.349               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    3.349               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.607               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    4.607               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.052               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    6.052               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.138               0.000 sys_clk  " "    8.138               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.478               0.000 altera_reserved_tck  " "   14.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518580262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518580262 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 186 synchronizer chains. " "Report Metastability: Found 186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 186 " "Number of Synchronizer Chains Found: 186" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.844 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.844" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.232 ns " "Worst Case Available Settling Time: 14.232 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518580537 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518580537 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1674518580723 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1674518581655 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.408 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.408" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582787 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518582787 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518582851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.037 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582909 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518582909 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518582967 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518582967 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1674518583067 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1674518583067 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.559   0.54" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.559   0.54" 0 0 "Timing Analyzer" 0 0 1674518583067 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.245     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.245     --" 0 0 "Timing Analyzer" 0 0 1674518583067 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.408  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.408  0.228" 0 0 "Timing Analyzer" 0 0 1674518583067 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.037  0.564" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.037  0.564" 0 0 "Timing Analyzer" 0 0 1674518583068 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.612  0.208" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.612  0.208" 0 0 "Timing Analyzer" 0 0 1674518583068 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.398  0.398" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.398  0.398" 0 0 "Timing Analyzer" 0 0 1674518583068 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.152  0.105" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.152  0.105" 0 0 "Timing Analyzer" 0 0 1674518583068 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|   0.18   0.18" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|   0.18   0.18" 0 0 "Timing Analyzer" 0 0 1674518583068 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.408 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.408" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583216 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.408  " "Path #1: Setup slack is 1.408 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      3.099  R        clock network delay " "     3.099      3.099  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     3.099      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.222 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     3.321      0.222 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     3.321      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.407 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.728      0.407 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500           latch edge time " "     2.500      2.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.446      1.946  R        clock network delay " "     4.446      1.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.196      0.750           clock pessimism removed " "     5.196      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.136     -0.060           clock uncertainty " "     5.136     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.136      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     5.136      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.728 " "Data Arrival Time  :     3.728" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.136 " "Data Required Time :     5.136" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.408  " "Slack              :     1.408 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583216 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583216 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.196 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.196" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.196  " "Path #1: Setup slack is 2.196 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.466     11.466  R        clock network delay " "    11.466     11.466  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.466      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763 " "    11.466      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.746      0.280 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[33\] " "    11.746      0.280 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[33\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.008      5.262 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[4\] " "    17.008      5.262 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.701      0.693 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "    17.701      0.693 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.022      9.022  R        clock network delay " "    19.022      9.022  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.977      0.955           clock pessimism removed " "    19.977      0.955           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.897     -0.080           clock uncertainty " "    19.897     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.897      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "    19.897      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.701 " "Data Arrival Time  :    17.701" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.897 " "Data Required Time :    19.897" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.196  " "Slack              :     2.196 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583220 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.604 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.604" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583334 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.604  " "Path #1: Setup slack is 3.604 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE " "From Node    : system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "To Node      : system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.718      5.718  R        clock network delay " "     5.718      5.718  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.718      0.000     uTco  system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE " "     5.718      0.000     uTco  system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.718      0.000 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE\|q " "     5.718      0.000 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.545      0.827 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|dataa " "     6.545      0.827 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.351      0.806 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|combout " "     7.351      0.806 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.605      0.254 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|datab " "     7.605      0.254 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.385      0.780 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|combout " "     8.385      0.780 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.071      0.686 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|break_loop~16\|dataa " "     9.071      0.686 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|break_loop~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.836      0.765 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|break_loop~16\|combout " "     9.836      0.765 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|break_loop~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.608      0.772 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~24\|datae " "    10.608      0.772 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~24\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.004      0.396 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~24\|combout " "    11.004      0.396 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.255      0.251 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~31\|dataf " "    11.255      0.251 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~31\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.371      0.116 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~31\|combout " "    11.371      0.116 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.636      0.265 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~34\|dataa " "    11.636      0.265 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~34\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.442      0.806 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~34\|combout " "    12.442      0.806 RR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.773      0.331 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~38\|datab " "    12.773      0.331 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~38\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.540      0.767 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~38\|combout " "    13.540      0.767 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.456      0.916 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|dataa " "    14.456      0.916 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.216      0.760 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|combout " "    15.216      0.760 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.528      0.312 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|datac " "    15.528      0.312 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.192      0.664 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|combout " "    16.192      0.664 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.755      0.563 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|datad " "    16.755      0.563 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.273      0.518 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|combout " "    17.273      0.518 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.548      0.275 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|datac " "    17.548      0.275 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.207      0.659 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|combout " "    18.207      0.659 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.467      1.260 FF    IC  i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|PLL_RECONFIG\|din\[15\] " "    19.467      1.260 FF    IC  i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|PLL_RECONFIG\|din\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.467      0.000 FF  CELL  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "    19.467      0.000 FF  CELL  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.864      4.864  R        clock network delay " "    24.864      4.864  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.341      0.477           clock pessimism removed " "    25.341      0.477           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.171     -0.170           clock uncertainty " "    25.171     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.071     -2.100     uTsu  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "    23.071     -2.100     uTsu  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.467 " "Data Arrival Time  :    19.467" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.071 " "Data Required Time :    23.071" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.604  " "Slack              :     3.604 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583334 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583334 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.525 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.525" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.525  " "Path #1: Setup slack is 6.525 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.870      4.870  R        clock network delay " "     4.870      4.870  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.870      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826 " "     4.870      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.310      0.440 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wrack_valid_3 " "     5.310      0.440 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wrack_valid_3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.640      1.330 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|datac " "     6.640      1.330 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.273      0.633 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|combout " "     7.273      0.633 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.041      0.768 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|datad " "     8.041      0.768 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.452      0.411 FR  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|combout " "     8.452      0.411 FR  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.255      0.803 RR    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[6\]\|ena " "     9.255      0.803 RR    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[6\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.029      0.774 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\] " "    10.029      0.774 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.131      3.631  R        clock network delay " "    16.131      3.631  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.614      0.483           clock pessimism removed " "    16.614      0.483           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.554     -0.060           clock uncertainty " "    16.554     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.554      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\] " "    16.554      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.029 " "Data Arrival Time  :    10.029" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.554 " "Data Required Time :    16.554" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.525  " "Slack              :     6.525 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583339 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.060 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.060" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583344 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.060  " "Path #1: Setup slack is 7.060 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[177\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[177\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[12\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.486     10.486  R        clock network delay " "    10.486     10.486  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.486      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[177\] " "    10.486      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[177\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.486      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[177\]\|q " "    10.486      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[177\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.441      0.955 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~45\|datac " "    11.441      0.955 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~45\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.641      1.200 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~45\|cout " "    12.641      1.200 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.641      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~41\|cin " "    12.641      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~41\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.698      0.057 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~41\|cout " "    12.698      0.057 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.698      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~37\|cin " "    12.698      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~37\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.698      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~37\|cout " "    12.698      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~37\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.698      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~33\|cin " "    12.698      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~33\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.755      0.057 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~33\|cout " "    12.755      0.057 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~33\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.755      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~61\|cin " "    12.755      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~61\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.755      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~61\|cout " "    12.755      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~61\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.755      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~57\|cin " "    12.755      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~57\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.812      0.057 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~57\|cout " "    12.812      0.057 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~57\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.812      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~53\|cin " "    12.812      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.812      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~53\|cout " "    12.812      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~53\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.812      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~29\|cin " "    12.812      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.884      0.072 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~29\|cout " "    12.884      0.072 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.884      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~21\|cin " "    12.884      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.884      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~21\|cout " "    12.884      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.884      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~25\|cin " "    12.884      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~25\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.028      0.144 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~25\|cout " "    13.028      0.144 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~25\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.028      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~17\|cin " "    13.028      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.028      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~17\|cout " "    13.028      0.000 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.028      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~13\|cin " "    13.028      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.085      0.057 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~13\|cout " "    13.085      0.057 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.085      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~9\|cin " "    13.085      0.000 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Add0~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.238      0.153 FR  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~9\|sumout " "    13.238      0.153 FR  CELL  i_system_bd\|vga_out\|i_tx_core\|Add0~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.519      0.281 RR    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~4\|datab " "    13.519      0.281 RR    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.272      0.753 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~4\|combout " "    14.272      0.753 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.888      0.616 RR    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~5\|datab " "    14.888      0.616 RR    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.656      0.768 RF  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~5\|combout " "    15.656      0.768 RF  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.872      0.216 FF    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~15\|datac " "    15.872      0.216 FF    IC  i_system_bd\|vga_out\|i_tx_core\|LessThan0~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.551      0.679 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~15\|combout " "    16.551      0.679 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|LessThan0~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.555      1.004 FF    IC  i_system_bd\|vga_out\|i_tx_core\|hdmi_hs_count\[12\]\|sclr " "    17.555      1.004 FF    IC  i_system_bd\|vga_out\|i_tx_core\|hdmi_hs_count\[12\]\|sclr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.601      1.046 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[12\] " "    18.601      1.046 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.384     15.384           latch edge time " "    15.384     15.384           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.383      8.999  R        clock network delay " "    24.383      8.999  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.741      1.358           clock pessimism removed " "    25.741      1.358           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.661     -0.080           clock uncertainty " "    25.661     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.661      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[12\] " "    25.661      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.601 " "Data Arrival Time  :    18.601" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    25.661 " "Data Required Time :    25.661" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.060  " "Slack              :     7.060 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583345 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583345 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.692 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.692" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.692  " "Path #1: Setup slack is 7.692 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.956      3.956  R        clock network delay " "     3.956      3.956  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.956      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] " "     3.956      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.956      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\|q " "     3.956      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.362      2.406 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|datac " "     6.362      2.406 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.994      0.632 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|combout " "     6.994      0.632 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.853      0.859 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datad " "     7.853      0.859 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.613      0.760 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     8.613      0.760 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.364      0.751 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac " "     9.364      0.751 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.997      0.633 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     9.997      0.633 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.747      0.750 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|dataf " "    10.747      0.750 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.839      0.092 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "    10.839      0.092 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.839      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "    10.839      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.158      0.319 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    11.158      0.319 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.104      2.438  F        clock network delay " "    19.104      2.438  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.160      0.056           clock pessimism removed " "    19.160      0.056           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.850     -0.310           clock uncertainty " "    18.850     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.850      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.850      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.158 " "Data Arrival Time  :    11.158" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.850 " "Data Required Time :    18.850" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.692  " "Slack              :     7.692 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.013      9.013  R        clock network delay " "     9.013      9.013  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.013      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\] " "     9.013      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.013      0.000 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[1\]\|q " "     9.013      0.000 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.795      0.782 RR    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[1\] " "     9.795      0.782 RR    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.871      0.076 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "     9.871      0.076 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.046     11.046  R        clock network delay " "    11.046     11.046  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.656     -1.390           clock pessimism removed " "     9.656     -1.390           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.656      0.000           clock uncertainty " "     9.656      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.656      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "     9.656      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.871 " "Data Arrival Time  :     9.871" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.656 " "Data Required Time :     9.656" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583368 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583368 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583368 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.228  " "Path #1: Hold slack is 0.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      2.037  R        clock network delay " "     2.037      2.037  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     2.037      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     2.072      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     2.072      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.950      0.878 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.950      0.878 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.544      3.544  R        clock network delay " "     3.544      3.544  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722     -0.822           clock pessimism removed " "     2.722     -0.822           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000           clock uncertainty " "     2.722      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.722      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.950 " "Data Arrival Time  :     2.950" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.722 " "Data Required Time :     2.722" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.228  " "Slack              :     0.228 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583369 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.263 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.263" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.263  " "Path #1: Hold slack is 0.263 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\] " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980 " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.600      3.600  R        clock network delay " "     3.600      3.600  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.600      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\] " "     3.600      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.600      0.000 RR  CELL  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data1\[79\]\|q " "     3.600      0.000 RR  CELL  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data1\[79\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.141      0.541 RR    IC  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_data_3\[10\] " "     4.141      0.541 RR    IC  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_data_3\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.141      0.000 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980 " "     4.141      0.000 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.905      3.905  R        clock network delay " "     3.905      3.905  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.878     -0.027           clock pessimism removed " "     3.878     -0.027           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.878      0.000           clock uncertainty " "     3.878      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.878      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980 " "     3.878      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.141 " "Data Arrival Time  :     4.141" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.878 " "Data Required Time :     3.878" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.263  " "Slack              :     0.263 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583374 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.266 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.266" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583487 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.266  " "Path #1: Hold slack is 0.266 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]~DUPLICATE " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.169      5.169  R        clock network delay " "     5.169      5.169  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.169      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]~DUPLICATE " "     5.169      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.169      0.000 FF  CELL  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|address_burst\[16\]~DUPLICATE\|q " "     5.169      0.000 FF  CELL  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|address_burst\[16\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.409      0.240 FF    IC  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|Add0~49\|dataf " "     5.409      0.240 FF    IC  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|Add0~49\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.491      0.082 FF  CELL  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|Add0~49\|sumout " "     5.491      0.082 FF  CELL  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|Add0~49\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.491      0.000 FF    IC  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|address_burst\[16\]\|d " "     5.491      0.000 FF    IC  i_system_bd\|mm_interconnect_2\|axi_adc_dma_m_dest_axi_agent\|align_address_to_size\|address_burst\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.571      0.080 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\] " "     5.571      0.080 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.819      5.819  R        clock network delay " "     5.819      5.819  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.305     -0.514           clock pessimism removed " "     5.305     -0.514           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.305      0.000           clock uncertainty " "     5.305      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.305      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\] " "     5.305      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\|address_burst\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.571 " "Data Arrival Time  :     5.571" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.305 " "Data Required Time :     5.305" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.266  " "Slack              :     0.266 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583487 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583487 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.458 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.458" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.458  " "Path #1: Hold slack is 0.458 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[1\] " "From Node    : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~29 " "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~29" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.959      8.959  R        clock network delay " "     8.959      8.959  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.959      0.000     uTco  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[1\] " "     8.959      0.000     uTco  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.959      0.000 RR  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[1\]\|q " "     8.959      0.000 RR  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.824      0.865 RR    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~29feeder\|dataf " "     9.824      0.865 RR    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~29feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.893      0.069 RR  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~29feeder\|combout " "     9.893      0.069 RR  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~29feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.893      0.000 RR    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~29\|d " "     9.893      0.000 RR    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|burst_len_mem~29\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.978      0.085 RR  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~29 " "     9.978      0.085 RR  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~29" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.475     10.475  R        clock network delay " "    10.475     10.475  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.520     -0.955           clock pessimism removed " "     9.520     -0.955           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.520      0.000           clock uncertainty " "     9.520      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.520      0.000      uTh  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~29 " "     9.520      0.000      uTh  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem~29" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.978 " "Data Arrival Time  :     9.978" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.520 " "Data Required Time :     9.520" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.458  " "Slack              :     0.458 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.664 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.664" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583507 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.664  " "Path #1: Hold slack is 0.664 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_4ci:auto_generated\|counter_reg_bit\[9\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_4ci:auto_generated\|counter_reg_bit\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_4ci:auto_generated\|counter_reg_bit\[9\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_4ci:auto_generated\|counter_reg_bit\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.274      3.274  R        clock network delay " "     3.274      3.274  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.274      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_4ci:auto_generated\|counter_reg_bit\[9\] " "     3.274      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_4ci:auto_generated\|counter_reg_bit\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.274      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|\\adv_point_3_and_more:advance_pointer_counter\|auto_generated\|counter_reg_bit\[9\]\|q " "     3.274      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|\\adv_point_3_and_more:advance_pointer_counter\|auto_generated\|counter_reg_bit\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.732      0.458 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|\\adv_point_3_and_more:advance_pointer_counter\|auto_generated\|counter_comb_bita9\|datac " "     3.732      0.458 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|\\adv_point_3_and_more:advance_pointer_counter\|auto_generated\|counter_comb_bita9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.039      0.307 FR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|\\adv_point_3_and_more:advance_pointer_counter\|auto_generated\|counter_comb_bita9\|sumout " "     4.039      0.307 FR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|\\adv_point_3_and_more:advance_pointer_counter\|auto_generated\|counter_comb_bita9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.039      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|\\adv_point_3_and_more:advance_pointer_counter\|auto_generated\|counter_reg_bit\[9\]\|d " "     4.039      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|\\adv_point_3_and_more:advance_pointer_counter\|auto_generated\|counter_reg_bit\[9\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.123      0.084 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_4ci:auto_generated\|counter_reg_bit\[9\] " "     4.123      0.084 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_4ci:auto_generated\|counter_reg_bit\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.686      3.686  R        clock network delay " "     3.686      3.686  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.459     -0.227           clock pessimism removed " "     3.459     -0.227           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.459      0.000           clock uncertainty " "     3.459      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.459      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_4ci:auto_generated\|counter_reg_bit\[9\] " "     3.459      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_4ci:auto_generated\|counter_reg_bit\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.123 " "Data Arrival Time  :     4.123" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.459 " "Data Required Time :     3.459" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.664  " "Slack              :     0.664 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583508 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.037 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583509 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583509 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.037  " "Path #1: Recovery slack is 3.037 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      3.799  R        clock network delay " "     3.799      3.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     3.799      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.850      0.051 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     3.850      0.051 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.974      0.124 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     3.974      0.124 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.599      0.625 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     4.599      0.625 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.946      1.946  R        clock network delay " "     6.946      1.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.696      0.750           clock pessimism removed " "     7.696      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.636     -0.060           clock uncertainty " "     7.636     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     7.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.599 " "Data Arrival Time  :     4.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.636 " "Data Required Time :     7.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.037  " "Slack              :     3.037 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583510 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583510 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.217 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.217" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583513 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583513 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.217  " "Path #1: Recovery slack is 8.217 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.480     10.480  R        clock network delay " "    10.480     10.480  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.480      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "    10.480      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.480      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q " "    10.480      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.380      0.900 RR    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_count\[2\]\|clrn " "    11.380      0.900 RR    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_count\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.099      0.719 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "    12.099      0.719 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.012      9.012  R        clock network delay " "    19.012      9.012  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.396      1.384           clock pessimism removed " "    20.396      1.384           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.316     -0.080           clock uncertainty " "    20.316     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.316      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "    20.316      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.099 " "Data Arrival Time  :    12.099" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.316 " "Data Required Time :    20.316" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.217  " "Slack              :     8.217 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.299 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.299" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583557 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583557 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.299  " "Path #1: Recovery slack is 8.299 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.732      5.732  R        clock network delay " "     5.732      5.732  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.732      0.000     uTco  system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst " "     5.732      0.000     uTco  system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.732      0.000 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst\|q " "     5.732      0.000 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.051      7.319 FF    IC  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|inclk " "    13.051      7.319 FF    IC  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.472      0.421 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|outclk " "    13.472      0.421 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.891      2.419 FF    IC  i_system_bd\|mm_interconnect_1\|agent_pipeline_005\|core\|data0\[94\]\|clrn " "    15.891      2.419 FF    IC  i_system_bd\|mm_interconnect_1\|agent_pipeline_005\|core\|data0\[94\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.616      0.725 FR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\] " "    16.616      0.725 FR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.013      5.013  R        clock network delay " "    25.013      5.013  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.085      0.072           clock pessimism removed " "    25.085      0.072           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.915     -0.170           clock uncertainty " "    24.915     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.915      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\] " "    24.915      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data0\[94\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.616 " "Data Arrival Time  :    16.616" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.915 " "Data Required Time :    24.915" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.299  " "Slack              :     8.299 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583558 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583558 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.760 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.760" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583561 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.760  " "Path #1: Recovery slack is 10.760 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.492     10.492  R        clock network delay " "    10.492     10.492  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.492      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "    10.492      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.492      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q " "    10.492      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.206      3.714 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[42\]\|clrn " "    14.206      3.714 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[42\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.884      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "    14.884      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.384     15.384           latch edge time " "    15.384     15.384           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.360      8.976  R        clock network delay " "    24.360      8.976  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.724      1.364           clock pessimism removed " "    25.724      1.364           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.644     -0.080           clock uncertainty " "    25.644     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.644      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "    25.644      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.884 " "Data Arrival Time  :    14.884" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    25.644 " "Data Required Time :    25.644" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.760  " "Slack              :    10.760 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583561 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583561 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 26.970 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 26.970" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 26.970  " "Path #1: Recovery slack is 26.970 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      3.460  R        clock network delay " "     3.460      3.460  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     3.460      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     3.460      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.218      5.758 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[708\]\|clrn " "     9.218      5.758 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[708\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.896      0.678 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "     9.896      0.678 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.333     33.333           latch edge time " "    33.333     33.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.081      3.748  R        clock network delay " "    37.081      3.748  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.176      0.095           clock pessimism removed " "    37.176      0.095           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.866     -0.310           clock uncertainty " "    36.866     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.866      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "    36.866      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.896 " "Data Arrival Time  :     9.896" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    36.866 " "Data Required Time :    36.866" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    26.970  " "Slack              :    26.970 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583572 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583574 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.564  " "Path #1: Removal slack is 0.564 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      2.081  R        clock network delay " "     2.081      2.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32 " "     2.081      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.138      0.057 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[2\] " "     2.138      0.057 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.240      0.102 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[3\].read_fifo\|rstn " "     2.240      0.102 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[3\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.691      0.451 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "     2.691      0.451 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      2.877  R        clock network delay " "     2.877      2.877  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127     -0.750           clock pessimism removed " "     2.127     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000           clock uncertainty " "     2.127      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "     2.127      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.691 " "Data Arrival Time  :     2.691" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.127 " "Data Required Time :     2.127" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.564  " "Slack              :     0.564 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583574 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583574 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.090 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.090" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.090  " "Path #1: Removal slack is 1.090 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\] " "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\] " "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.057      5.057  R        clock network delay " "     5.057      5.057  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.057      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\] " "     5.057      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.057      0.000 FF  CELL  i_system_bd\|axi_ltc235x\|i_up_adc_common\|i_xfer_cntrl\|d_data_cntrl_int\[0\]\|q " "     5.057      0.000 FF  CELL  i_system_bd\|axi_ltc235x\|i_up_adc_common\|i_xfer_cntrl\|d_data_cntrl_int\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.147      1.090 FF    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[0\].i_up_adc_channel\|i_xfer_cntrl\|d_data_cntrl_int\[72\]\|clrn " "     6.147      1.090 FF    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[0\].i_up_adc_channel\|i_xfer_cntrl\|d_data_cntrl_int\[72\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.750      0.603 FF  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\] " "     6.750      0.603 FF  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.732      5.732  R        clock network delay " "     5.732      5.732  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.660     -0.072           clock pessimism removed " "     5.660     -0.072           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.660      0.000           clock uncertainty " "     5.660      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.660      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\] " "     5.660      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[72\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.750 " "Data Arrival Time  :     6.750" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.660 " "Data Required Time :     5.660" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.090  " "Slack              :     1.090 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583608 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583608 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.141 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.141" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583611 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.141  " "Path #1: Removal slack is 1.141 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.000      9.000  R        clock network delay " "     9.000      9.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.000      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     9.000      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.000      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q " "     9.000      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.615      0.615 FF    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_state_m2\|clrn " "     9.615      0.615 FF    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_state_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.237      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "    10.237      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.480     10.480  R        clock network delay " "    10.480     10.480  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.096     -1.384           clock pessimism removed " "     9.096     -1.384           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.096      0.000           clock uncertainty " "     9.096      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.096      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "     9.096      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.237 " "Data Arrival Time  :    10.237" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.096 " "Data Required Time :     9.096" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.141  " "Slack              :     1.141 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583611 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583611 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.222 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583622 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.222  " "Path #1: Removal slack is 1.222 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.074      3.074  R        clock network delay " "     3.074      3.074  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.074      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     3.074      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.074      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     3.074      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.262      1.188 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1010\]\|clrn " "     4.262      1.188 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1010\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.885      0.623 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\] " "     4.885      0.623 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.758      3.758  R        clock network delay " "     3.758      3.758  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.663     -0.095           clock pessimism removed " "     3.663     -0.095           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.663      0.000           clock uncertainty " "     3.663      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.663      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\] " "     3.663      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[1010\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.885 " "Data Arrival Time  :     4.885" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.663 " "Data Required Time :     3.663" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.222  " "Slack              :     1.222 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583622 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583622 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.305 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.305" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583626 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583626 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.305  " "Path #1: Removal slack is 1.305 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.006      9.006  R        clock network delay " "     9.006      9.006  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.006      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     9.006      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.006      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q " "     9.006      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.784      0.778 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[213\]\|clrn " "     9.784      0.778 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[213\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.406      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "    10.406      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.491     10.491  R        clock network delay " "    10.491     10.491  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.101     -1.390           clock pessimism removed " "     9.101     -1.390           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.101      0.000           clock uncertainty " "     9.101      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.101      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "     9.101      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.406 " "Data Arrival Time  :    10.406" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.101 " "Data Required Time :     9.101" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.305  " "Slack              :     1.305 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518583627 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518583627 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674518583630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674518583931 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1674518583931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674518593204 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674518594671 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674518594671 "|system_top|usb1_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518594761 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674518594761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518605226 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1674518605226 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518605244 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1674518605244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.584               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    5.584               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.793               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    9.793               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.308               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   11.308               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.895               0.000 sys_clk  " "   11.895               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.564               0.000 altera_reserved_tck  " "   12.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518605447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 sys_clk  " "    0.111               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.142               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 altera_reserved_tck  " "    0.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.170               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.179               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518605645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.127               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    9.127               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.785               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   12.785               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.400               0.000 sys_clk  " "   14.400               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.594               0.000 altera_reserved_tck  " "   29.594               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518605737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.371 " "Worst-case removal slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 altera_reserved_tck  " "    0.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.453               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 sys_clk  " "    0.511               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.540               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518605829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.384 " "Worst-case minimum pulse width slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.384               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.891               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    3.891               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.149               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    5.149               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.586               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    6.586               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.806               0.000 sys_clk  " "    8.806               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.524               0.000 altera_reserved_tck  " "   14.524               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518605891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518605891 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 186 synchronizer chains. " "Report Metastability: Found 186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 186 " "Number of Synchronizer Chains Found: 186" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.844 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.844" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.381 ns " "Worst Case Available Settling Time: 17.381 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518606169 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518606169 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1674518606413 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1674518607336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608620 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518608620 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608704 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518608704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518608781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518608860 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518608860 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1674518608982 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1674518608982 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.659   0.63" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.659   0.63" 0 0 "Timing Analyzer" 0 0 1674518608982 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "Timing Analyzer" 0 0 1674518608982 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Timing Analyzer" 0 0 1674518608982 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Timing Analyzer" 0 0 1674518608982 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.73   0.42" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.73   0.42" 0 0 "Timing Analyzer" 0 0 1674518608982 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "Timing Analyzer" 0 0 1674518608982 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.367  0.319" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.367  0.319" 0 0 "Timing Analyzer" 0 0 1674518608982 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.317  0.317" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.317  0.317" 0 0 "Timing Analyzer" 0 0 1674518608982 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609167 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.110  " "Path #1: Setup slack is 2.110 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      1.632  R        clock network delay " "     1.632      1.632  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     1.632      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.089 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     1.721      0.089 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     1.721      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.860      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     1.860      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500           latch edge time " "     2.500      2.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.280      0.780  R        clock network delay " "     3.280      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.030      0.750           clock pessimism removed " "     4.030      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.970     -0.060           clock uncertainty " "     3.970     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.970      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.970      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.860 " "Data Arrival Time  :     1.860" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.970 " "Data Required Time :     3.970" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.110  " "Slack              :     2.110 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609167 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609167 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.584 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.584" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609172 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.584  " "Path #1: Setup slack is 5.584 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.977      4.977  R        clock network delay " "     4.977      4.977  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.977      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763 " "     4.977      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.083      0.106 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[33\] " "     5.083      0.106 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[33\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.486      3.403 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[4\] " "     8.486      3.403 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.764      0.278 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "     8.764      0.278 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.036      4.036  R        clock network delay " "    14.036      4.036  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.428      0.392           clock pessimism removed " "    14.428      0.392           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.348     -0.080           clock uncertainty " "    14.348     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.348      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "    14.348      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.764 " "Data Arrival Time  :     8.764" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.348 " "Data Required Time :    14.348" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.584  " "Slack              :     5.584 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609172 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609172 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.793 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.793" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609177 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.793  " "Path #1: Setup slack is 9.793 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.989      1.989  R        clock network delay " "     1.989      1.989  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.989      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826 " "     1.989      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.156      0.167 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wrack_valid_3 " "     2.156      0.167 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wrack_valid_3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.921      0.765 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|datac " "     2.921      0.765 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.114      0.193 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|combout " "     3.114      0.193 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.533      0.419 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|datad " "     3.533      0.419 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.664      0.131 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|combout " "     3.664      0.131 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.094      0.430 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[6\]\|ena " "     4.094      0.430 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[6\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.343      0.249 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\] " "     4.343      0.249 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.000      1.500  R        clock network delay " "    14.000      1.500  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.196      0.196           clock pessimism removed " "    14.196      0.196           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.136     -0.060           clock uncertainty " "    14.136     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.136      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\] " "    14.136      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.343 " "Data Arrival Time  :     4.343" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.136 " "Data Required Time :    14.136" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.793  " "Slack              :     9.793 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609177 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609177 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.308 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.308" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609182 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.308  " "Path #1: Setup slack is 11.308 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.587      4.587  R        clock network delay " "     4.587      4.587  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.587      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "     4.587      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.587      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[233\]\|q " "     4.587      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[233\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.390      0.803 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Mux6~0\|datab " "     5.390      0.803 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Mux6~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.610      0.220 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Mux6~0\|combout " "     5.610      0.220 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Mux6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.471      0.861 FF    IC  i_system_bd\|vga_out\|i_tx_core\|hdmi_data\[17\]~SCLR_LUT\|dataf " "     6.471      0.861 FF    IC  i_system_bd\|vga_out\|i_tx_core\|hdmi_data\[17\]~SCLR_LUT\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.510      0.039 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|hdmi_data\[17\]~SCLR_LUT\|combout " "     6.510      0.039 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|hdmi_data\[17\]~SCLR_LUT\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.444      1.934 FF    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult0~8\|ax\[1\] " "     8.444      1.934 FF    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult0~8\|ax\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.580      0.136 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\] " "     8.580      0.136 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.384     15.384           latch edge time " "    15.384     15.384           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.575      4.191  R        clock network delay " "    19.575      4.191  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.968      0.393           clock pessimism removed " "    19.968      0.393           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.888     -0.080           clock uncertainty " "    19.888     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.888      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\] " "    19.888      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.580 " "Data Arrival Time  :     8.580" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.888 " "Data Required Time :    19.888" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.308  " "Slack              :    11.308 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609182 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609182 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.895 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.895" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.895  " "Path #1: Setup slack is 11.895 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE " "From Node    : system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "To Node      : system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.520      2.520  R        clock network delay " "     2.520      2.520  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.520      0.000     uTco  system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE " "     2.520      0.000     uTco  system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.520      0.000 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE\|q " "     2.520      0.000 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.986      0.466 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|dataa " "     2.986      0.466 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.210      0.224 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|combout " "     3.210      0.224 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.117 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|datab " "     3.327      0.117 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.550      0.223 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|combout " "     3.550      0.223 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.148      0.598 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~3\|datad " "     4.148      0.598 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.283      0.135 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~3\|combout " "     4.283      0.135 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.706      0.423 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~43\|dataf " "     4.706      0.423 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~43\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.746      0.040 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~43\|combout " "     4.746      0.040 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~43\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.297      0.551 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~45\|datac " "     5.297      0.551 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~45\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.489      0.192 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~45\|combout " "     5.489      0.192 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.613      0.124 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~46\|datab " "     5.613      0.124 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~46\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.825      0.212 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~46\|combout " "     5.825      0.212 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.950      0.125 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~50\|datad " "     5.950      0.125 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.081      0.131 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~50\|combout " "     6.081      0.131 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.263      0.182 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|datad " "     6.263      0.182 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.422      0.159 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|combout " "     6.422      0.159 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.555      0.133 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|datac " "     6.555      0.133 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.765      0.210 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|combout " "     6.765      0.210 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.041      0.276 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|datad " "     7.041      0.276 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.200      0.159 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|combout " "     7.200      0.159 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.321      0.121 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|datac " "     7.321      0.121 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.529      0.208 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|combout " "     7.529      0.208 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.267      0.738 FF    IC  i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|PLL_RECONFIG\|din\[15\] " "     8.267      0.738 FF    IC  i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|PLL_RECONFIG\|din\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.267      0.000 FF  CELL  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "     8.267      0.000 FF  CELL  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.220      2.220  R        clock network delay " "    22.220      2.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.432      0.212           clock pessimism removed " "    22.432      0.212           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.262     -0.170           clock uncertainty " "    22.262     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.162     -2.100     uTsu  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "    20.162     -2.100     uTsu  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.267 " "Data Arrival Time  :     8.267" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.162 " "Data Required Time :    20.162" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.895  " "Slack              :    11.895 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.564 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609314 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 12.564  " "Path #1: Setup slack is 12.564 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.651      1.651  R        clock network delay " "     1.651      1.651  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.651      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] " "     1.651      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.651      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\|q " "     1.651      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.143      1.492 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|datac " "     3.143      1.492 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.191 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|combout " "     3.334      0.191 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.791      0.457 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datad " "     3.791      0.457 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.019      0.228 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     4.019      0.228 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.445      0.426 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac " "     4.445      0.426 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.638      0.193 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     4.638      0.193 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.071      0.433 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|dataf " "     5.071      0.433 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.109      0.038 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     5.109      0.038 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.109      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     5.109      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.238      0.129 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     5.238      0.129 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.094      1.428  F        clock network delay " "    18.094      1.428  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.112      0.018           clock pessimism removed " "    18.112      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.802     -0.310           clock uncertainty " "    17.802     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.802      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.802      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.238 " "Data Arrival Time  :     5.238" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.802 " "Data Required Time :    17.802" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.564  " "Slack              :    12.564 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609315 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.084  " "Path #1: Hold slack is 0.084 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.781  R        clock network delay " "     0.781      0.781  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     0.781      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.793      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     0.793      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.793      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     0.793      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.094      0.301 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.094      0.301 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      1.784  R        clock network delay " "     1.784      1.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010     -0.774           clock pessimism removed " "     1.010     -0.774           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010      0.000           clock uncertainty " "     1.010      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.010      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.094 " "Data Arrival Time  :     1.094" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.010 " "Data Required Time :     1.010" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.084  " "Slack              :     0.084 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.111  " "Path #1: Hold slack is 0.111 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\] " "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\] " "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.275      2.275  R        clock network delay " "     2.275      2.275  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.275      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\] " "     2.275      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.275      0.000 RR  CELL  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\]\|q " "     2.275      0.000 RR  CELL  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.419      0.144 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int~35\|datab " "     2.419      0.144 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int~35\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.589      0.170 RR  CELL  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int~35\|combout " "     2.589      0.170 RR  CELL  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.589      0.000 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\]\|d " "     2.589      0.000 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.614      0.025 RR  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\] " "     2.614      0.025 RR  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.545      2.545  R        clock network delay " "     2.545      2.545  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503     -0.042           clock pessimism removed " "     2.503     -0.042           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      0.000           clock uncertainty " "     2.503      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\] " "     2.503      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.614 " "Data Arrival Time  :     2.614" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.503 " "Data Required Time :     2.503" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.111  " "Slack              :     0.111 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.142  " "Path #1: Hold slack is 0.142 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\] " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980 " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.484      1.484  R        clock network delay " "     1.484      1.484  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.484      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\] " "     1.484      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.484      0.000 RR  CELL  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data1\[79\]\|q " "     1.484      0.000 RR  CELL  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data1\[79\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.759      0.275 RR    IC  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_data_3\[10\] " "     1.759      0.275 RR    IC  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_data_3\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.759      0.000 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980 " "     1.759      0.000 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.624      1.624  R        clock network delay " "     1.624      1.624  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.617     -0.007           clock pessimism removed " "     1.617     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.617      0.000           clock uncertainty " "     1.617      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.617      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980 " "     1.617      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.759 " "Data Arrival Time  :     1.759" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.617 " "Data Required Time :     1.617" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.142  " "Slack              :     0.142 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.156 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.156" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.156  " "Path #1: Hold slack is 0.156 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[391\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[391\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[390\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[390\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.389      1.389  R        clock network delay " "     1.389      1.389  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.389      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[391\] " "     1.389      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[391\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.389      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[391\]\|q " "     1.389      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[391\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.814      0.425 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[390\]~feeder\|dataa " "     1.814      0.425 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[390\]~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.985      0.171 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[390\]~feeder\|combout " "     1.985      0.171 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[390\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.985      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[390\]\|d " "     1.985      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[390\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.010      0.025 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[390\] " "     2.010      0.025 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[390\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.906      1.906  R        clock network delay " "     1.906      1.906  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854     -0.052           clock pessimism removed " "     1.854     -0.052           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.000           clock uncertainty " "     1.854      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[390\] " "     1.854      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[390\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.010 " "Data Arrival Time  :     2.010" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.854 " "Data Required Time :     1.854" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.156  " "Slack              :     0.156 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609463 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609463 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.170  " "Path #1: Hold slack is 0.170 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.980      3.980  R        clock network delay " "     3.980      3.980  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.980      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\] " "     3.980      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.980      0.000 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[1\]\|q " "     3.980      0.000 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.349      0.369 RR    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[1\] " "     4.349      0.369 RR    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.398      0.049 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "     4.398      0.049 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.800      4.800  R        clock network delay " "     4.800      4.800  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.228     -0.572           clock pessimism removed " "     4.228     -0.572           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.228      0.000           clock uncertainty " "     4.228      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.228      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "     4.228      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.398 " "Data Arrival Time  :     4.398" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.228 " "Data Required Time :     4.228" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.170  " "Slack              :     0.170 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609464 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609464 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.179 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.179" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609468 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.179  " "Path #1: Hold slack is 0.179 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\] " "From Node    : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\] " "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.957      3.957  R        clock network delay " "     3.957      3.957  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.957      0.000     uTco  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\] " "     3.957      0.000     uTco  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.957      0.000 FF  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter\[2\]\|q " "     3.957      0.000 FF  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.957      0.000 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter~4\|datae " "     3.957      0.000 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter~4\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.146      0.189 FF  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter~4\|combout " "     4.146      0.189 FF  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.146      0.000 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter\[2\]\|d " "     4.146      0.000 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.172      0.026 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\] " "     4.172      0.026 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.560      4.560  R        clock network delay " "     4.560      4.560  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.993     -0.567           clock pessimism removed " "     3.993     -0.567           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.993      0.000           clock uncertainty " "     3.993      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.993      0.000      uTh  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\] " "     3.993      0.000      uTh  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.172 " "Data Arrival Time  :     4.172" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.993 " "Data Required Time :     3.993" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.179  " "Slack              :     0.179 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609468 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609468 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609470 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.727  " "Path #1: Recovery slack is 3.727 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      2.405  R        clock network delay " "     2.405      2.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     2.405      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.440      0.035 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     2.440      0.035 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.487      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     2.487      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.743      0.256 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     2.743      0.256 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.780      0.780  R        clock network delay " "     5.780      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.530      0.750           clock pessimism removed " "     6.530      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.470     -0.060           clock uncertainty " "     6.470     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     6.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.743 " "Data Arrival Time  :     2.743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.470 " "Data Required Time :     6.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.727  " "Slack              :     3.727 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609470 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609470 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.127 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.127" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609473 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.127  " "Path #1: Recovery slack is 9.127 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.583      4.583  R        clock network delay " "     4.583      4.583  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.583      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     4.583      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.583      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q " "     4.583      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.114      0.531 FF    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_count\[2\]\|clrn " "     5.114      0.531 FF    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_count\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.345      0.231 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "     5.345      0.231 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.983      3.983  R        clock network delay " "    13.983      3.983  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.552      0.569           clock pessimism removed " "    14.552      0.569           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.472     -0.080           clock uncertainty " "    14.472     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.472      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "    14.472      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.345 " "Data Arrival Time  :     5.345" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.472 " "Data Required Time :    14.472" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.127  " "Slack              :     9.127 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609473 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609473 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.785 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.785" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609477 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.785  " "Path #1: Recovery slack is 12.785 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.584      4.584  R        clock network delay " "     4.584      4.584  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.584      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     4.584      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.584      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q " "     4.584      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.822      2.238 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[42\]\|clrn " "     6.822      2.238 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[42\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.053      0.231 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "     7.053      0.231 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.384     15.384           latch edge time " "    15.384     15.384           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.353      3.969  R        clock network delay " "    19.353      3.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.918      0.565           clock pessimism removed " "    19.918      0.565           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.838     -0.080           clock uncertainty " "    19.838     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.838      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "    19.838      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.053 " "Data Arrival Time  :     7.053" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.838 " "Data Required Time :    19.838" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.785  " "Slack              :    12.785 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609477 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609477 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.400 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.400" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609519 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609519 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.400  " "Path #1: Recovery slack is 14.400 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.542      2.542  R        clock network delay " "     2.542      2.542  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.542      0.000     uTco  system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst " "     2.542      0.000     uTco  system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.542      0.000 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst\|q " "     2.542      0.000 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.260      3.718 FF    IC  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|inclk " "     6.260      3.718 FF    IC  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.420      0.160 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|outclk " "     6.420      0.160 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.543      1.123 FF    IC  i_system_bd\|mm_interconnect_2\|async_fifo_002\|out_rd_ptr_gray\[2\]\|clrn " "     7.543      1.123 FF    IC  i_system_bd\|mm_interconnect_2\|async_fifo_002\|out_rd_ptr_gray\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.785      0.242 FR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\] " "     7.785      0.242 FR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.313      2.313  R        clock network delay " "    22.313      2.313  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.355      0.042           clock pessimism removed " "    22.355      0.042           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.185     -0.170           clock uncertainty " "    22.185     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.185      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\] " "    22.185      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.785 " "Data Arrival Time  :     7.785" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.185 " "Data Required Time :    22.185" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.400  " "Slack              :    14.400 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609520 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609520 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 29.594 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 29.594" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609530 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609530 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609530 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 29.594  " "Path #1: Recovery slack is 29.594 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.342      1.342  R        clock network delay " "     1.342      1.342  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.342      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     1.342      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.342      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     1.342      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.720      3.378 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[708\]\|clrn " "     4.720      3.378 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[708\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.951      0.231 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "     4.951      0.231 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.333     33.333           latch edge time " "    33.333     33.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.819      1.486  R        clock network delay " "    34.819      1.486  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.855      0.036           clock pessimism removed " "    34.855      0.036           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.545     -0.310           clock uncertainty " "    34.545     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.545      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "    34.545      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.951 " "Data Arrival Time  :     4.951" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    34.545 " "Data Required Time :    34.545" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    29.594  " "Slack              :    29.594 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609531 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609531 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.371 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.371" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.371  " "Path #1: Removal slack is 0.371 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.123      1.123  R        clock network delay " "     1.123      1.123  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.123      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     1.123      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.123      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     1.123      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.505      0.382 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\|clrn " "     1.505      0.382 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.711      0.206 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out " "     1.711      0.206 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.358      1.358  R        clock network delay " "     1.358      1.358  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340     -0.018           clock pessimism removed " "     1.340     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340      0.000           clock uncertainty " "     1.340      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out " "     1.340      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.711 " "Data Arrival Time  :     1.711" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.340 " "Data Required Time :     1.340" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.371  " "Slack              :     0.371 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609542 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.453 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.453" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609546 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.453  " "Path #1: Removal slack is 0.453 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.982      3.982  R        clock network delay " "     3.982      3.982  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.982      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.982      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.982      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.982      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.261      0.279 RR    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_state_m2\|clrn " "     4.261      0.279 RR    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_state_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.467      0.206 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "     4.467      0.206 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.583      4.583  R        clock network delay " "     4.583      4.583  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.014     -0.569           clock pessimism removed " "     4.014     -0.569           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.014      0.000           clock uncertainty " "     4.014      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.014      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "     4.014      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.467 " "Data Arrival Time  :     4.467" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.014 " "Data Required Time :     4.014" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.453  " "Slack              :     0.453 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609546 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609546 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.497  " "Path #1: Removal slack is 0.497 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.016      1.016  R        clock network delay " "     1.016      1.016  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     1.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.031      0.015 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     1.031      0.015 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     1.131      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.339      0.208 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     1.339      0.208 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.592      1.592  R        clock network delay " "     1.592      1.592  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842     -0.750           clock pessimism removed " "     0.842     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842      0.000           clock uncertainty " "     0.842      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     0.842      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.339 " "Data Arrival Time  :     1.339" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.842 " "Data Required Time :     0.842" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.497  " "Slack              :     0.497 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.511 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.511" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.511  " "Path #1: Removal slack is 0.511 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\] " "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[2\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[2\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.249      2.249  R        clock network delay " "     2.249      2.249  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.249      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\] " "     2.249      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.249      0.000 RR  CELL  i_system_bd\|axi_ltc235x\|i_up_adc_common\|i_xfer_cntrl\|d_data_cntrl_int\[0\]\|q " "     2.249      0.000 RR  CELL  i_system_bd\|axi_ltc235x\|i_up_adc_common\|i_xfer_cntrl\|d_data_cntrl_int\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.782      0.533 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[2\].i_up_adc_channel\|i_xfer_cntrl\|d_xfer_toggle\|clrn " "     2.782      0.533 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[2\].i_up_adc_channel\|i_xfer_cntrl\|d_xfer_toggle\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.014      0.232 RR  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[2\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "     3.014      0.232 RR  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[2\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.545      2.545  R        clock network delay " "     2.545      2.545  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503     -0.042           clock pessimism removed " "     2.503     -0.042           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      0.000           clock uncertainty " "     2.503      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[2\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "     2.503      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[2\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.014 " "Data Arrival Time  :     3.014" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.503 " "Data Required Time :     2.503" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.511  " "Slack              :     0.511 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609582 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.540 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.540  " "Path #1: Removal slack is 0.540 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.978      3.978  R        clock network delay " "     3.978      3.978  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.978      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.978      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.978      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q " "     3.978      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.346      0.368 RR    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[213\]\|clrn " "     4.346      0.368 RR    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[213\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.552      0.206 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "     4.552      0.206 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.585      4.585  R        clock network delay " "     4.585      4.585  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.012     -0.573           clock pessimism removed " "     4.012     -0.573           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.012      0.000           clock uncertainty " "     4.012      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.012      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "     4.012      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.552 " "Data Arrival Time  :     4.552" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.012 " "Data Required Time :     4.012" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.540  " "Slack              :     0.540 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518609586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518609586 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674518609590 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674518610765 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674518610765 "|system_top|usb1_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518610853 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674518610853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518620947 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1674518620947 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518620964 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1674518620964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.055               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    6.055               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.995               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    9.995               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.846               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   11.846               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.468               0.000 sys_clk  " "   12.468               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.121               0.000 altera_reserved_tck  " "   13.121               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518621178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.090               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 sys_clk  " "    0.102               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.103               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.169               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518621405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.214               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    9.214               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.107               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   13.107               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.790               0.000 sys_clk  " "   14.790               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.037               0.000 altera_reserved_tck  " "   30.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518621511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.305 " "Worst-case removal slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.409               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 sys_clk  " "    0.446               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.483               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518621616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.384 " "Worst-case minimum pulse width slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.384               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.890               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    3.890               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.154               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    5.154               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.583               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    6.583               0.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.811               0.000 sys_clk  " "    8.811               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.520               0.000 altera_reserved_tck  " "   14.520               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674518621693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518621693 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 186 synchronizer chains. " "Report Metastability: Found 186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 186 " "Number of Synchronizer Chains Found: 186" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.844 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.844" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.607 ns " "Worst Case Available Settling Time: 17.607 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674518621964 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518621964 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1674518622286 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1674518623218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624628 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518624628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518624731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624828 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518624828 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518624922 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518624922 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1674518625055 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1674518625055 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.622  0.655" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.622  0.655" 0 0 "Timing Analyzer" 0 0 1674518625055 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "Timing Analyzer" 0 0 1674518625055 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Timing Analyzer" 0 0 1674518625055 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Timing Analyzer" 0 0 1674518625055 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.727  0.448" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.727  0.448" 0 0 "Timing Analyzer" 0 0 1674518625055 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "Timing Analyzer" 0 0 1674518625055 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.366  0.319" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.366  0.319" 0 0 "Timing Analyzer" 0 0 1674518625055 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.331  0.331" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.331  0.331" 0 0 "Timing Analyzer" 0 0 1674518625055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625275 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.110  " "Path #1: Setup slack is 2.110 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      1.614  R        clock network delay " "     1.614      1.614  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     1.614      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.083 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     1.697      0.083 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     1.697      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     1.836      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500           latch edge time " "     2.500      2.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.256      0.756  R        clock network delay " "     3.256      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.006      0.750           clock pessimism removed " "     4.006      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946     -0.060           clock uncertainty " "     3.946     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.946      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.836 " "Data Arrival Time  :     1.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.946 " "Data Required Time :     3.946" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.110  " "Slack              :     2.110 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625275 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625275 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.055 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.055" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625279 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.055  " "Path #1: Setup slack is 6.055 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.918      4.918  R        clock network delay " "     4.918      4.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.918      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763 " "     4.918      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.026      0.108 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[33\] " "     5.026      0.108 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[33\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.947      2.921 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[4\] " "     7.947      2.921 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.219      0.272 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "     8.219      0.272 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.988      3.988  R        clock network delay " "    13.988      3.988  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.354      0.366           clock pessimism removed " "    14.354      0.366           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.274     -0.080           clock uncertainty " "    14.274     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.274      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4 " "    14.274      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a1~porta_datain_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.219 " "Data Arrival Time  :     8.219" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.274 " "Data Required Time :    14.274" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.055  " "Slack              :     6.055 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625279 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625279 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.995 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.995" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625284 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.995  " "Path #1: Setup slack is 9.995 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[5\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.976      1.976  R        clock network delay " "     1.976      1.976  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.976      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826 " "     1.976      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3826" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.146      0.170 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wrack_valid_3 " "     2.146      0.170 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wrack_valid_3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.818      0.672 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|datac " "     2.818      0.672 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.012      0.194 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|combout " "     3.012      0.194 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|read~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.379      0.367 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|datad " "     3.379      0.367 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.500      0.121 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|combout " "     3.500      0.121 FF  CELL  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[12\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.875      0.375 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[5\]\|ena " "     3.875      0.375 FF    IC  i_system_bd\|mm_interconnect_2\|sys_hps_f2h_sdram1_data_agent\|write_rsp_fifo\|mem_used\[5\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.100      0.225 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[5\] " "     4.100      0.225 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.958      1.458  R        clock network delay " "    13.958      1.458  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.155      0.197           clock pessimism removed " "    14.155      0.197           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.095     -0.060           clock uncertainty " "    14.095     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.095      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[5\] " "    14.095      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\|mem_used\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.100 " "Data Arrival Time  :     4.100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.095 " "Data Required Time :    14.095" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.995  " "Slack              :     9.995 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625284 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625284 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.846 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.846" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625289 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.846  " "Path #1: Setup slack is 11.846 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.493      4.493  R        clock network delay " "     4.493      4.493  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.493      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "     4.493      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.493      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[233\]\|q " "     4.493      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[233\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.187      0.694 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Mux6~0\|datab " "     5.187      0.694 FF    IC  i_system_bd\|vga_out\|i_tx_core\|Mux6~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.407      0.220 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Mux6~0\|combout " "     5.407      0.220 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|Mux6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.150      0.743 FF    IC  i_system_bd\|vga_out\|i_tx_core\|hdmi_data\[17\]~SCLR_LUT\|dataf " "     6.150      0.743 FF    IC  i_system_bd\|vga_out\|i_tx_core\|hdmi_data\[17\]~SCLR_LUT\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.189      0.039 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|hdmi_data\[17\]~SCLR_LUT\|combout " "     6.189      0.039 FF  CELL  i_system_bd\|vga_out\|i_tx_core\|hdmi_data\[17\]~SCLR_LUT\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.842      1.653 FF    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult0~8\|ax\[1\] " "     7.842      1.653 FF    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult0~8\|ax\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.988      0.146 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\] " "     7.988      0.146 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.384     15.384           latch edge time " "    15.384     15.384           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.548      4.164  R        clock network delay " "    19.548      4.164  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.914      0.366           clock pessimism removed " "    19.914      0.366           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.834     -0.080           clock uncertainty " "    19.834     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.834      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\] " "    19.834      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.988 " "Data Arrival Time  :     7.988" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.834 " "Data Required Time :    19.834" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.846  " "Slack              :    11.846 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625289 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625289 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.468 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625402 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 12.468  " "Path #1: Setup slack is 12.468 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE " "From Node    : system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "To Node      : system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.482      2.482  R        clock network delay " "     2.482      2.482  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.482      0.000     uTco  system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE " "     2.482      0.000     uTco  system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.482      0.000 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE\|q " "     2.482      0.000 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|c_cnt_done_q\[5\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.890      0.408 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|dataa " "     2.890      0.408 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.113      0.223 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|combout " "     3.113      0.223 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.210      0.097 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|datab " "     3.210      0.097 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.432      0.222 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|combout " "     3.432      0.222 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.956      0.524 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~3\|datad " "     3.956      0.524 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.081      0.125 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~3\|combout " "     4.081      0.125 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|avmm_dprio_address~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.443      0.362 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~43\|dataf " "     4.443      0.362 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~43\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.483      0.040 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~43\|combout " "     4.483      0.040 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|always5~43\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.964      0.481 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~45\|datac " "     4.964      0.481 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~45\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.157      0.193 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~45\|combout " "     5.157      0.193 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.261      0.104 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~46\|datab " "     5.261      0.104 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~46\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.471      0.210 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~46\|combout " "     5.471      0.210 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.577      0.106 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~50\|datad " "     5.577      0.106 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.698      0.121 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~50\|combout " "     5.698      0.121 FF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.859      0.161 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|datad " "     5.859      0.161 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.006      0.147 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|combout " "     6.006      0.147 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~63\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.125      0.119 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|datac " "     6.125      0.119 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.333      0.208 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|combout " "     6.333      0.208 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[14\]~66\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.576      0.243 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|datad " "     6.576      0.243 FF    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.723      0.147 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|combout " "     6.723      0.147 FR  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux_inst\|dprio_writedata\[15\]~90\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.828      0.105 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|datac " "     6.828      0.105 RR    IC  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.032      0.204 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|combout " "     7.032      0.204 RF  CELL  i_system_bd\|pixel_clk_pll_reconfig\|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_writedata\[15\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.671      0.639 FF    IC  i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|PLL_RECONFIG\|din\[15\] " "     7.671      0.639 FF    IC  i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|PLL_RECONFIG\|din\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.671      0.000 FF  CELL  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "     7.671      0.000 FF  CELL  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.196      2.196  R        clock network delay " "    22.196      2.196  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.409      0.213           clock pessimism removed " "    22.409      0.213           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.239     -0.170           clock uncertainty " "    22.239     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.139     -2.100     uTsu  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF " "    20.139     -2.100     uTsu  system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|PLL_RECONFIG~FMAX_CAP_FF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.671 " "Data Arrival Time  :     7.671" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.139 " "Data Required Time :    20.139" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.468  " "Slack              :    12.468 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625402 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625402 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.121 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.121" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625419 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.121  " "Path #1: Setup slack is 13.121 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.474      1.474  R        clock network delay " "     1.474      1.474  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.474      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] " "     1.474      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.474      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\|q " "     1.474      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.759      1.285 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|datac " "     2.759      1.285 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      0.192 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|combout " "     2.951      0.192 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.349      0.398 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datad " "     3.349      0.398 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.580      0.231 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     3.580      0.231 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.952      0.372 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac " "     3.952      0.372 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.146      0.194 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     4.146      0.194 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.523      0.377 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|dataf " "     4.523      0.377 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.561      0.038 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     4.561      0.038 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.561      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     4.561      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.687      0.126 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     4.687      0.126 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.101      1.435  F        clock network delay " "    18.101      1.435  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.118      0.017           clock pessimism removed " "    18.118      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.808     -0.310           clock uncertainty " "    17.808     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.808      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.808      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.687 " "Data Arrival Time  :     4.687" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.808 " "Data Required Time :    17.808" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.121  " "Slack              :    13.121 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625419 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625419 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625421 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.077  " "Path #1: Hold slack is 0.077 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.762  R        clock network delay " "     0.762      0.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     0.762      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.774      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     0.774      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.774      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     0.774      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.064      0.290 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.064      0.290 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      1.760  R        clock network delay " "     1.760      1.760  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987     -0.773           clock pessimism removed " "     0.987     -0.773           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.000           clock uncertainty " "     0.987      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     0.987      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.064 " "Data Arrival Time  :     1.064" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.987 " "Data Required Time :     0.987" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.077  " "Slack              :     0.077 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625421 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625421 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.090 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.090" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625426 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625426 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.090  " "Path #1: Hold slack is 0.090 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\] " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980 " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.442      1.442  R        clock network delay " "     1.442      1.442  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.442      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\] " "     1.442      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|data1\[79\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.442      0.000 RR  CELL  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data1\[79\]\|q " "     1.442      0.000 RR  CELL  i_system_bd\|mm_interconnect_2\|agent_pipeline\|core\|data1\[79\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.686      0.244 RR    IC  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_data_3\[10\] " "     1.686      0.244 RR    IC  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_data_3\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.686      0.000 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980 " "     1.686      0.000 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.604      1.604  R        clock network delay " "     1.604      1.604  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.596     -0.008           clock pessimism removed " "     1.596     -0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.596      0.000           clock uncertainty " "     1.596      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.596      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980 " "     1.596      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.686 " "Data Arrival Time  :     1.686" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.596 " "Data Required Time :     1.596" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.090  " "Slack              :     0.090 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625427 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625427 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.102 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.102" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.102  " "Path #1: Hold slack is 0.102 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\] " "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\] " "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.236      2.236  R        clock network delay " "     2.236      2.236  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.236      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\] " "     2.236      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.236      0.000 RR  CELL  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\]\|q " "     2.236      0.000 RR  CELL  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_adc_dcfilt_offset\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.366      0.130 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int~35\|datab " "     2.366      0.130 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int~35\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.538      0.172 RR  CELL  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int~35\|combout " "     2.538      0.172 RR  CELL  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.538      0.000 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\]\|d " "     2.538      0.000 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      0.023 RR  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\] " "     2.561      0.023 RR  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      2.502  R        clock network delay " "     2.502      2.502  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.459     -0.043           clock pessimism removed " "     2.459     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.459      0.000           clock uncertainty " "     2.459      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.459      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\] " "     2.459      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\|up_rdata_int\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.561 " "Data Arrival Time  :     2.561" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.459 " "Data Required Time :     2.459" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.102  " "Slack              :     0.102 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625545 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.103 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.103" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625550 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.103  " "Path #1: Hold slack is 0.103 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.918      3.918  R        clock network delay " "     3.918      3.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.918      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\] " "     3.918      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.918      0.000 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[1\]\|q " "     3.918      0.000 RR  CELL  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.244      0.326 RR    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[1\] " "     4.244      0.326 RR    IC  i_system_bd\|vga_out\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.306      0.062 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "     4.306      0.062 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.749      4.749  R        clock network delay " "     4.749      4.749  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.203     -0.546           clock pessimism removed " "     4.203     -0.546           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.203      0.000           clock uncertainty " "     4.203      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.203      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2 " "     4.203      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[1\]~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.306 " "Data Arrival Time  :     4.306" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.203 " "Data Required Time :     4.203" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.103  " "Slack              :     0.103 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625550 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625550 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.148 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.148" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.148  " "Path #1: Hold slack is 0.148 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_82j:auto_generated\|counter_reg_bit\[11\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_82j:auto_generated\|counter_reg_bit\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_82j:auto_generated\|counter_reg_bit\[11\]~DUPLICATE " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_82j:auto_generated\|counter_reg_bit\[11\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      1.258  R        clock network delay " "     1.258      1.258  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_82j:auto_generated\|counter_reg_bit\[11\] " "     1.258      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_82j:auto_generated\|counter_reg_bit\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\]\|q " "     1.258      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.349      0.091 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11\|dataa " "     1.349      0.091 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.522      0.173 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11\|sumout " "     1.522      0.173 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.522      0.000 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\]~DUPLICATE\|d " "     1.522      0.000 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\]~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.547      0.025 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_82j:auto_generated\|counter_reg_bit\[11\]~DUPLICATE " "     1.547      0.025 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_82j:auto_generated\|counter_reg_bit\[11\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.522      1.522  R        clock network delay " "     1.522      1.522  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.399     -0.123           clock pessimism removed " "     1.399     -0.123           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.399      0.000           clock uncertainty " "     1.399      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.399      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_82j:auto_generated\|counter_reg_bit\[11\]~DUPLICATE " "     1.399      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_82j:auto_generated\|counter_reg_bit\[11\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.547 " "Data Arrival Time  :     1.547" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.399 " "Data Required Time :     1.399" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.148  " "Slack              :     0.148 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.169 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.169  " "Path #1: Hold slack is 0.169 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\] " "From Node    : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\] " "To Node      : system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.893      3.893  R        clock network delay " "     3.893      3.893  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.893      0.000     uTco  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\] " "     3.893      0.000     uTco  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.893      0.000 FF  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter\[2\]\|q " "     3.893      0.000 FF  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.893      0.000 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter~4\|datae " "     3.893      0.000 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter~4\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.070      0.177 FF  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter~4\|combout " "     4.070      0.177 FF  CELL  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.070      0.000 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter\[2\]\|d " "     4.070      0.000 FF    IC  i_system_bd\|video_dmac\|i_transfer\|i_request_arb\|i_store_and_forward\|dest_beat_counter\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.094      0.024 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\] " "     4.094      0.024 FF  CELL  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.465      4.465  R        clock network delay " "     4.465      4.465  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.925     -0.540           clock pessimism removed " "     3.925     -0.540           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.925      0.000           clock uncertainty " "     3.925      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.925      0.000      uTh  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\] " "     3.925      0.000      uTh  system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|dest_beat_counter\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.094 " "Data Arrival Time  :     4.094" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.925 " "Data Required Time :     3.925" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.169  " "Slack              :     0.169 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625573 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.825  " "Path #1: Recovery slack is 3.825 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.286      2.286  R        clock network delay " "     2.286      2.286  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.286      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     2.286      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.325      0.039 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     2.325      0.039 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     2.372      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621      0.249 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     2.621      0.249 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.756      0.756  R        clock network delay " "     5.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.506      0.750           clock pessimism removed " "     6.506      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.446     -0.060           clock uncertainty " "     6.446     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     6.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.621 " "Data Arrival Time  :     2.621" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.446 " "Data Required Time :     6.446" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.825  " "Slack              :     3.825 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.214 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.214" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.214  " "Path #1: Recovery slack is 9.214 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      4.488  R        clock network delay " "     4.488      4.488  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     4.488      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q " "     4.488      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.951      0.463 FF    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_count\[2\]\|clrn " "     4.951      0.463 FF    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_count\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.167      0.216 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "     5.167      0.216 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.918      3.918  R        clock network delay " "    13.918      3.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.461      0.543           clock pessimism removed " "    14.461      0.543           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.381     -0.080           clock uncertainty " "    14.381     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.381      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\] " "    14.381      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.167 " "Data Arrival Time  :     5.167" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.381 " "Data Required Time :    14.381" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.214  " "Slack              :     9.214 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625579 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.107 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.107" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625583 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.107  " "Path #1: Recovery slack is 13.107 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.490      4.490  R        clock network delay " "     4.490      4.490  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.490      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     4.490      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.490      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q " "     4.490      0.000 FF  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.426      1.936 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[42\]\|clrn " "     6.426      1.936 FF    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[42\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.642      0.216 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "     6.642      0.216 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.384     15.384           latch edge time " "    15.384     15.384           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.291      3.907  R        clock network delay " "    19.291      3.907  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.829      0.538           clock pessimism removed " "    19.829      0.538           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.749     -0.080           clock uncertainty " "    19.749     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.749      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\] " "    19.749      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[42\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.642 " "Data Arrival Time  :     6.642" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.749 " "Data Required Time :    19.749" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.107  " "Slack              :    13.107 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625583 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625583 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.790 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.790" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625626 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625626 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.790  " "Path #1: Recovery slack is 14.790 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.499      2.499  R        clock network delay " "     2.499      2.499  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.499      0.000     uTco  system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst " "     2.499      0.000     uTco  system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.499      0.000 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst\|q " "     2.499      0.000 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.869      3.370 FF    IC  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|inclk " "     5.869      3.370 FF    IC  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.032      0.163 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|outclk " "     6.032      0.163 FF  CELL  i_system_bd\|rst_controller\|r_sync_rst~CLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.131      1.099 FF    IC  i_system_bd\|mm_interconnect_2\|async_fifo_002\|out_rd_ptr_gray\[2\]\|clrn " "     7.131      1.099 FF    IC  i_system_bd\|mm_interconnect_2\|async_fifo_002\|out_rd_ptr_gray\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.357      0.226 FR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\] " "     7.357      0.226 FR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.274      2.274  R        clock network delay " "    22.274      2.274  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.317      0.043           clock pessimism removed " "    22.317      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.147     -0.170           clock uncertainty " "    22.147     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.147      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\] " "    22.147      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo_002\|out_rd_ptr_gray\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.357 " "Data Arrival Time  :     7.357" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.147 " "Data Required Time :    22.147" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.790  " "Slack              :    14.790 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625627 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625627 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 30.037 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 30.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 30.037  " "Path #1: Recovery slack is 30.037 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      1.207  R        clock network delay " "     1.207      1.207  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     1.207      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     1.207      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.124      2.917 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[708\]\|clrn " "     4.124      2.917 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[708\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.340      0.216 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "     4.340      0.216 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.333     33.333           latch edge time " "    33.333     33.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.652      1.319  R        clock network delay " "    34.652      1.319  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.687      0.035           clock pessimism removed " "    34.687      0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.377     -0.310           clock uncertainty " "    34.377     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.377      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\] " "    34.377      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[708\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.340 " "Data Arrival Time  :     4.340" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    34.377 " "Data Required Time :    34.377" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    30.037  " "Slack              :    30.037 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.305 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.305" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625649 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.305  " "Path #1: Removal slack is 0.305 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.999      0.999  R        clock network delay " "     0.999      0.999  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.999      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     0.999      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.999      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     0.999      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.335      0.336 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\|clrn " "     1.335      0.336 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.528      0.193 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out " "     1.528      0.193 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.241      1.241  R        clock network delay " "     1.241      1.241  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.223     -0.018           clock pessimism removed " "     1.223     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.223      0.000           clock uncertainty " "     1.223      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.223      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out " "     1.223      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|bypass_reg_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.528 " "Data Arrival Time  :     1.528" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.223 " "Data Required Time :     1.223" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.305  " "Slack              :     0.305 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625649 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625649 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.409 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.409" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.409  " "Path #1: Removal slack is 0.409 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      3.916  R        clock network delay " "     3.916      3.916  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.916      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.916      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.161      0.245 RR    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_state_m2\|clrn " "     4.161      0.245 RR    IC  i_system_bd\|vga_out\|i_up\|i_vdma_xfer_status\|d_xfer_state_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.354      0.193 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "     4.354      0.193 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      4.488  R        clock network delay " "     4.488      4.488  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945     -0.543           clock pessimism removed " "     3.945     -0.543           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945      0.000           clock uncertainty " "     3.945      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2 " "     3.945      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\|d_xfer_state_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.354 " "Data Arrival Time  :     4.354" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.945 " "Data Required Time :     3.945" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.409  " "Slack              :     0.409 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.446 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.446" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625688 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625688 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.446  " "Path #1: Removal slack is 0.446 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\] " "From Node    : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[3\].i_up_adc_channel\|up_xfer_status:i_xfer_status\|d_acc_data\[38\] " "To Node      : system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[3\].i_up_adc_channel\|up_xfer_status:i_xfer_status\|d_acc_data\[38\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.212      2.212  R        clock network delay " "     2.212      2.212  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.212      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\] " "     2.212      0.000     uTco  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.212      0.000 RR  CELL  i_system_bd\|axi_ltc235x\|i_up_adc_common\|i_xfer_cntrl\|d_data_cntrl_int\[0\]\|q " "     2.212      0.000 RR  CELL  i_system_bd\|axi_ltc235x\|i_up_adc_common\|i_xfer_cntrl\|d_data_cntrl_int\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.682      0.470 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[3\].i_up_adc_channel\|i_xfer_status\|d_acc_data\[38\]\|clrn " "     2.682      0.470 RR    IC  i_system_bd\|axi_ltc235x\|regmap_channels\[3\].i_up_adc_channel\|i_xfer_status\|d_acc_data\[38\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.902      0.220 RR  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[3\].i_up_adc_channel\|up_xfer_status:i_xfer_status\|d_acc_data\[38\] " "     2.902      0.220 RR  CELL  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[3\].i_up_adc_channel\|up_xfer_status:i_xfer_status\|d_acc_data\[38\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.499      2.499  R        clock network delay " "     2.499      2.499  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.456     -0.043           clock pessimism removed " "     2.456     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.456      0.000           clock uncertainty " "     2.456      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.456      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[3\].i_up_adc_channel\|up_xfer_status:i_xfer_status\|d_acc_data\[38\] " "     2.456      0.000      uTh  system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[3\].i_up_adc_channel\|up_xfer_status:i_xfer_status\|d_acc_data\[38\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.902 " "Data Arrival Time  :     2.902" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.456 " "Data Required Time :     2.456" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.446  " "Slack              :     0.446 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625689 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.473  " "Path #1: Removal slack is 0.473 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.974  R        clock network delay " "     0.974      0.974  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     0.974      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.991      0.017 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     0.991      0.017 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     1.091      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.293      0.202 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     1.293      0.202 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      1.570  R        clock network delay " "     1.570      1.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820     -0.750           clock pessimism removed " "     0.820     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.000           clock uncertainty " "     0.820      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     0.820      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.293 " "Data Arrival Time  :     1.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.820 " "Data Required Time :     0.820" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.473  " "Slack              :     0.473 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625690 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.483 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.483" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625693 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.483  " "Path #1: Removal slack is 0.483 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Launch Clock : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Latch Clock  : i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.915      3.915  R        clock network delay " "     3.915      3.915  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.915      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.915      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.915      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q " "     3.915      0.000 RR  CELL  i_system_bd\|vga_out\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.235      0.320 RR    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[213\]\|clrn " "     4.235      0.320 RR    IC  i_system_bd\|vga_out\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[213\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.428      0.193 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "     4.428      0.193 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.490      4.490  R        clock network delay " "     4.490      4.490  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945     -0.545           clock pessimism removed " "     3.945     -0.545           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945      0.000           clock uncertainty " "     3.945      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\] " "     3.945      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[213\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.428 " "Data Arrival Time  :     4.428" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.945 " "Data Required Time :     3.945" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.483  " "Slack              :     0.483 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518625693 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518625693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674518627752 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674518627755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518627980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674518627980 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674518629045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674518629045 "|system_top|usb1_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674518629131 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674518629131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518639386 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1674518639386 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1674518639403 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1674518639403 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 1.435 " "Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 1.435" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 20 " "-npaths 20" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639550 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-file \{timing_impl.log\} " "-file \{timing_impl.log\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639550 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518639550 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 20 " "-npaths 20" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-file \{timing_impl.log\} " "-file \{timing_impl.log\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-append " "-append" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639713 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518639713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 2.839 " "Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 2.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 20 " "-npaths 20" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-file \{timing_impl.log\} " "-file \{timing_impl.log\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-append " "-append" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639779 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518639779 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 20 " "-npaths 20" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-file \{timing_impl.log\} " "-file \{timing_impl.log\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-append " "-append" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1674518639848 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674518639848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 153 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2289 " "Peak virtual memory: 2289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674518640737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 08:04:00 2023 " "Processing ended: Tue Jan 24 08:04:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674518640737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674518640737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:57 " "Total CPU time (on all processors): 00:02:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674518640737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674518640737 ""}
