/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [5:0] _06_;
  reg [11:0] _07_;
  wire [18:0] _08_;
  reg [2:0] _09_;
  wire [10:0] _10_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire [24:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [26:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [2:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_1z[7] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_0_9z = !(celloutsig_0_7z ? celloutsig_0_0z[1] : celloutsig_0_6z[2]);
  assign celloutsig_0_15z = !(celloutsig_0_4z[1] ? celloutsig_0_1z[7] : celloutsig_0_4z[2]);
  assign celloutsig_0_31z = celloutsig_0_3z[0] | ~(celloutsig_0_20z[4]);
  assign celloutsig_0_33z = celloutsig_0_31z | ~(celloutsig_0_13z[5]);
  assign celloutsig_0_5z = celloutsig_0_2z[1] ^ celloutsig_0_4z[1];
  assign celloutsig_1_3z = _04_ ^ in_data[143];
  assign celloutsig_1_6z = celloutsig_1_5z[1] ^ in_data[165];
  assign celloutsig_1_11z = celloutsig_1_10z[7] ^ celloutsig_1_7z[2];
  assign celloutsig_0_11z = celloutsig_0_3z[1] ^ in_data[37];
  assign celloutsig_0_12z = celloutsig_0_9z ^ celloutsig_0_2z[0];
  assign celloutsig_0_23z = celloutsig_0_5z ^ celloutsig_0_0z[4];
  assign celloutsig_0_25z = celloutsig_0_10z ^ celloutsig_0_18z;
  reg [5:0] _24_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 6'h00;
    else _24_ <= { in_data[44], celloutsig_0_8z, celloutsig_0_7z };
  assign { _06_[5:3], _01_, _06_[1], _03_ } = _24_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 12'h000;
    else _07_ <= { celloutsig_0_41z[13:8], celloutsig_0_39z };
  reg [18:0] _26_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 19'h00000;
    else _26_ <= { in_data[166:165], celloutsig_1_1z };
  assign { _08_[18:4], _05_, _04_, _08_[1:0] } = _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 3'h0;
    else _09_ <= { in_data[158:157], celloutsig_1_6z };
  reg [10:0] _28_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 11'h000;
    else _28_ <= { celloutsig_0_0z[11:5], celloutsig_0_18z, celloutsig_0_4z };
  assign { _10_[10:8], _00_, _10_[6:2], _02_, _10_[0] } = _28_;
  assign celloutsig_0_41z = { _10_[8], _00_, _10_[6:2], _02_, _10_[0], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_30z } * { celloutsig_0_17z[9:4], celloutsig_0_36z, celloutsig_0_10z };
  assign celloutsig_0_51z = { celloutsig_0_41z[3:0], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_25z } * { celloutsig_0_20z[13:7], celloutsig_0_42z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_31z };
  assign celloutsig_0_8z = celloutsig_0_1z[8:5] * { in_data[54], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_10z[22:7], celloutsig_1_17z } * in_data[169:146];
  assign celloutsig_0_13z = { celloutsig_0_3z[2:0], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_4z } * { celloutsig_0_0z[10], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_20z = { in_data[89:76], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z } * { celloutsig_0_14z[9:6], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_20z[5:3], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z, _10_[10:8], _00_, _10_[6:2], _02_, _10_[0] } * { celloutsig_0_20z[15:6], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_1z[7:2], celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_26z } * { celloutsig_0_20z[11:3], celloutsig_0_14z };
  assign celloutsig_0_30z = celloutsig_0_20z[12:7] * celloutsig_0_27z[12:7];
  assign celloutsig_0_21z = { celloutsig_0_1z[6:5], celloutsig_0_3z } | { celloutsig_0_0z[5:1], celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[34:30] | celloutsig_0_1z[4:0];
  assign celloutsig_0_38z = | celloutsig_0_13z[8:5];
  assign celloutsig_0_60z = | _07_[11:6];
  assign celloutsig_0_7z = | { in_data[88:86], celloutsig_0_4z };
  assign celloutsig_1_0z = | in_data[119:113];
  assign celloutsig_1_18z = | { in_data[169:168], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_18z = | { celloutsig_0_13z[4:2], celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_22z = | { celloutsig_0_13z[9:0], celloutsig_0_12z };
  assign celloutsig_0_82z = | celloutsig_0_51z[7:4];
  assign celloutsig_0_10z = | celloutsig_0_6z[3:1];
  assign celloutsig_0_0z = in_data[93:82] >> in_data[87:76];
  assign celloutsig_0_3z = celloutsig_0_0z[3:0] >> celloutsig_0_0z[3:0];
  assign celloutsig_0_36z = { celloutsig_0_24z[6], celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_7z } >> { celloutsig_0_26z[10:2], celloutsig_0_7z };
  assign celloutsig_0_4z = in_data[48:46] >> in_data[52:50];
  assign celloutsig_0_6z = { celloutsig_0_1z[5:3], celloutsig_0_5z } >> celloutsig_0_3z;
  assign celloutsig_1_5z = in_data[133:115] >> in_data[132:114];
  assign celloutsig_1_17z = { celloutsig_1_7z, celloutsig_1_11z, _09_, celloutsig_1_11z } >> { celloutsig_1_5z[13:9], celloutsig_1_7z };
  assign celloutsig_0_42z = _10_[5:2] >>> { _10_[4:3], celloutsig_0_38z, celloutsig_0_33z };
  assign celloutsig_1_1z = { in_data[157:142], celloutsig_1_0z } >>> { in_data[110:97], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_14z } >>> { celloutsig_0_0z[6:2], celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_1z[8:2], celloutsig_0_6z } >>> { _10_[8], _00_, _10_[6:4], celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_39z = celloutsig_0_27z[10:5] - { celloutsig_0_21z[5:1], celloutsig_0_23z };
  assign celloutsig_0_81z = { celloutsig_0_30z[4:1], celloutsig_0_9z, celloutsig_0_60z, celloutsig_0_7z, _06_[5:3], _01_, _06_[1], _03_ } - celloutsig_0_27z[12:0];
  assign celloutsig_1_10z = { celloutsig_1_5z[18:1], celloutsig_1_0z, _09_, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z } - { in_data[148:124], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[11:3] - in_data[13:5];
  assign celloutsig_0_14z = { celloutsig_0_0z[7:1], celloutsig_0_4z } - { in_data[45:43], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 3'h0;
    else if (!clkin_data[128]) celloutsig_1_7z = _08_[8:6];
  assign { _06_[2], _06_[0] } = { _01_, _03_ };
  assign _08_[3:2] = { _05_, _04_ };
  assign { _10_[7], _10_[1] } = { _00_, _02_ };
  assign { out_data[128], out_data[119:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
