#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jul 20 23:11:08 2023
# Process ID: 3883117
# Current directory: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_14/outputs
# Command line: vivado -jou /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/vivado.jou -log /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/vivado.log -mode batch -source /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/gogogo.tcl
# Log file: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/vivado.log
# Journal file: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/vivado.jou
#-----------------------------------------------------------
source /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/gogogo.tcl
# set impl_dir "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1"
# set bin_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.bin"
# set bit_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.bit"
# set hex_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.hex"
# set mcs_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.mcs"
# set prm_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.prm"
# set xsa_file "/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.xsa"
# set jbd_name "snap_bd"
# proc check_timing {run} {
#   if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
#   } else {
#     puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
#   } else {
#     puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.THS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
#   }
# }
# proc check_zero_critical {count mess} {
#   if {$count > 0} {
#     puts "************************************************"
#     send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
#     puts "************************************************"
#   }
# }
# proc puts_red {s} {
#   puts -nonewline "\[1;31m"; #RED
#   puts $s
#   puts -nonewline "\[0m";# Reset
# }
# puts "Starting tcl script"
Starting tcl script
# cd /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15
# create_project -f myproj myproj -part xc7k160tffg676-2
# create_bd_design $jbd_name
Wrote  : </home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd> 
# current_bd_design $jbd_name
# set_property target_language VHDL [current_project]
# import_files -force /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/top.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_bram
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp2.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx2.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/gig_ethernet_pcs_pma_sgmii_autonegotiation.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'gig_ethernet_pcs_pma_sgmii_autonegotiation'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'gig_ethernet_pcs_pma_sgmii_autonegotiation' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (16.0)' for IP 'gig_ethernet_pcs_pma_sgmii_autonegotiation' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * Current project part 'xc7k160tffg676-2' and the part 'xcku115-flvf1924-2-e' used to customize the IP 'gig_ethernet_pcs_pma_sgmii_autonegotiation' do not match.
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/arp_cache_init.coe
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_ctrl_fifo.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'gbe_ctrl_fifo'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'gbe_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'gbe_ctrl_fifo' (customized with software release 2014.4) has a newer major version in the IP Catalog.
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_packet_fifo.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'gbe_rx_packet_fifo'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'gbe_rx_packet_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'gbe_rx_packet_fifo' (customized with software release 2014.4) has a newer major version in the IP Catalog.
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_tx_packet_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_tx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_tx_packet_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * IP definition 'FIFO Generator (13.1)' for IP 'gbe_tx_packet_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog. * Current project part 'xc7k160tffg676-2' and the part 'xcku115-flvf1924-2-e' used to customize the IP 'gbe_tx_packet_fifo' do not match.
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'gig_ethernet_pcs_pma_sgmii'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'gig_ethernet_pcs_pma_sgmii' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (14.3)' for IP 'gig_ethernet_pcs_pma_sgmii' (customized with software release 2014.4) has a newer major version in the IP Catalog.
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_rx_ctrl_fifo.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'gbe_rx_ctrl_fifo'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'gbe_rx_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'gbe_rx_ctrl_fifo' (customized with software release 2014.4) has a newer major version in the IP Catalog.
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_arp_cache.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'gbe_arp_cache'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'gbe_arp_cache' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'gbe_arp_cache' (customized with software release 2014.4) has a newer minor version in the IP Catalog.
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gbe_cpu_buffer.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'gbe_cpu_buffer'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'gbe_cpu_buffer' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'gbe_cpu_buffer' (customized with software release 2014.4) has a newer minor version in the IP Catalog.
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/onegbe/virtex7/gig_ethernet_pcs_pma_sgmii_lvds.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'gig_ethernet_pcs_pma_sgmii_lvds'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'gig_ethernet_pcs_pma_sgmii_lvds' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (16.0)' for IP 'gig_ethernet_pcs_pma_sgmii_lvds' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * Current project part 'xc7k160tffg676-2' and the part 'xcku115-flvf1924-2-e' used to customize the IP 'gig_ethernet_pcs_pma_sgmii_lvds' do not match.
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/adc16_interface
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_adc16_controller
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/infrastructure
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/lmx2581_controller
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/spi_wb_bridge
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/xadc/xadc.v
# import_files -force /home/stephenfay/Documents/mlib_devel/jasper_library/hdl_sources/xadc/xadc_wiz_0.xci
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'xadc_wiz_0'. Port and Interface information is missing for the IP, please run report IP status. 
WARNING: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.0)' for IP 'xadc_wiz_0' (customized with software release 2014.4) has a newer minor version in the IP Catalog.
# set repos [get_property ip_repo_paths [current_project]]
# set_property ip_repo_paths "$repos /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/sysgen" [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/sysgen'.
# create_ip -name reconstruct_albatros_dual_15 -vendor User_Company -library SysGen -version 1.0 -module_name reconstruct_albatros_dual_15_ip
WARNING: [IP_Flow 19-4832] The IP name 'reconstruct_albatros_dual_15_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
# import_files -force -fileset constrs_1 /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# save_bd_design
# validate_bd_design
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd]
INFO: [BD 41-1662] The design 'snap_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd> 
VHDL Output written to : /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.vhd
VHDL Output written to : /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/bd/snap_bd/sim/snap_bd.vhd
VHDL Output written to : /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/bd/snap_bd/hdl/snap_bd_wrapper.vhd
Exporting to file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/bd/snap_bd/hw_handoff/snap_bd.hwh
Generated Block Design Tcl file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/bd/snap_bd/hw_handoff/snap_bd_bd.tcl
Generated Hardware Definition File /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/bd/snap_bd/synth/snap_bd.hwdef
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/hdl/snap_bd_wrapper.vhd
INFO: [Project 1-1716] Could not find the wrapper file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/bd/snap_bd/hdl/snap_bd_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/bd/snap_bd/hdl/snap_bd_wrapper.vhd, adding it to Project
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'reconstruct_albatros_dual_15_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_sgmii'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_sgmii'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_cpu_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_rx_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_rx_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_tx_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_arp_cache'...
[Thu Jul 20 23:11:22 2023] Launched xadc_wiz_0_synth_1, reconstruct_albatros_dual_15_ip_synth_1, gbe_ctrl_fifo_synth_1, gbe_rx_packet_fifo_synth_1, gbe_tx_packet_fifo_synth_1, gbe_rx_ctrl_fifo_synth_1, gbe_arp_cache_synth_1, gbe_cpu_buffer_synth_1...
Run output will be captured here:
xadc_wiz_0_synth_1: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/xadc_wiz_0_synth_1/runme.log
reconstruct_albatros_dual_15_ip_synth_1: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/reconstruct_albatros_dual_15_ip_synth_1/runme.log
gbe_ctrl_fifo_synth_1: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/gbe_ctrl_fifo_synth_1/runme.log
gbe_rx_packet_fifo_synth_1: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/gbe_rx_packet_fifo_synth_1/runme.log
gbe_tx_packet_fifo_synth_1: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/gbe_tx_packet_fifo_synth_1/runme.log
gbe_rx_ctrl_fifo_synth_1: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/gbe_rx_ctrl_fifo_synth_1/runme.log
gbe_arp_cache_synth_1: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/gbe_arp_cache_synth_1/runme.log
gbe_cpu_buffer_synth_1: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/gbe_cpu_buffer_synth_1/runme.log
[Thu Jul 20 23:11:22 2023] Launched synth_1...
Run output will be captured here: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Jul 20 23:11:22 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/sysgen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top top -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3885518
WARNING: [Synth 8-6901] identifier 'cpu_tx_ready_retimed' is used before its declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:224]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2593.465 ; gain = 0.000 ; free physical = 7140 ; free virtual = 30601
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:7]
INFO: [Synth 8-6157] synthesizing module 'wb_bram' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
	Parameter LOG_USER_WIDTH bound to: 5 - type: integer 
	Parameter USER_ADDR_BITS bound to: 11 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tdp_ram_wrapper' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 2048 - type: integer 
	Parameter ADDRWIDTHB bound to: 11 - type: integer 
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter SIZEA bound to: 2048 - type: integer 
	Parameter ADDRWIDTHA bound to: 11 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sym_ram_tdp' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:7]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 2048 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sym_ram_tdp' (1#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tdp_ram_wrapper' (2#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
INFO: [Synth 8-6155] done synthesizing module 'wb_bram' (3#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
INFO: [Synth 8-6157] synthesizing module 'wb_bram__parameterized0' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
	Parameter LOG_USER_WIDTH bound to: 6 - type: integer 
	Parameter USER_ADDR_BITS bound to: 11 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tdp_ram_wrapper__parameterized0' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 4096 - type: integer 
	Parameter ADDRWIDTHB bound to: 12 - type: integer 
	Parameter WIDTHA bound to: 64 - type: integer 
	Parameter SIZEA bound to: 2048 - type: integer 
	Parameter ADDRWIDTHA bound to: 11 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'asym_ram_tdp' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:7]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 4096 - type: integer 
	Parameter ADDRWIDTHB bound to: 12 - type: integer 
	Parameter WIDTHA bound to: 64 - type: integer 
	Parameter SIZEA bound to: 2048 - type: integer 
	Parameter ADDRWIDTHA bound to: 11 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
Info : Asymmetric Ram write pattern identified
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'asym_ram_tdp' (4#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tdp_ram_wrapper__parameterized0' (4#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
INFO: [Synth 8-6155] done synthesizing module 'wb_bram__parameterized0' (4#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
INFO: [Synth 8-6157] synthesizing module 'wb_bram__parameterized1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
	Parameter LOG_USER_WIDTH bound to: 3 - type: integer 
	Parameter USER_ADDR_BITS bound to: 11 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tdp_ram_wrapper__parameterized1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 512 - type: integer 
	Parameter ADDRWIDTHB bound to: 9 - type: integer 
	Parameter WIDTHA bound to: 8 - type: integer 
	Parameter SIZEA bound to: 2048 - type: integer 
	Parameter ADDRWIDTHA bound to: 11 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'asym_ram_tdp__parameterized0' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:7]
	Parameter WIDTHB bound to: 8 - type: integer 
	Parameter SIZEB bound to: 2048 - type: integer 
	Parameter ADDRWIDTHB bound to: 11 - type: integer 
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter SIZEA bound to: 512 - type: integer 
	Parameter ADDRWIDTHA bound to: 9 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
Info : Asymmetric Ram write pattern identified
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'asym_ram_tdp__parameterized0' (4#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tdp_ram_wrapper__parameterized1' (4#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
INFO: [Synth 8-6155] done synthesizing module 'wb_bram__parameterized1' (4#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
INFO: [Synth 8-6157] synthesizing module 'wb_bram__parameterized2' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
	Parameter LOG_USER_WIDTH bound to: 6 - type: integer 
	Parameter USER_ADDR_BITS bound to: 12 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tdp_ram_wrapper__parameterized2' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 8192 - type: integer 
	Parameter ADDRWIDTHB bound to: 13 - type: integer 
	Parameter WIDTHA bound to: 64 - type: integer 
	Parameter SIZEA bound to: 4096 - type: integer 
	Parameter ADDRWIDTHA bound to: 12 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'asym_ram_tdp__parameterized1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:7]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 8192 - type: integer 
	Parameter ADDRWIDTHB bound to: 13 - type: integer 
	Parameter WIDTHA bound to: 64 - type: integer 
	Parameter SIZEA bound to: 4096 - type: integer 
	Parameter ADDRWIDTHA bound to: 12 - type: integer 
	Parameter N_REGISTERS bound to: 0 - type: integer 
Info : Asymmetric Ram write pattern identified
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'asym_ram_tdp__parameterized1' (4#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/asym_ram_tdp.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tdp_ram_wrapper__parameterized2' (4#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
INFO: [Synth 8-6155] done synthesizing module 'wb_bram__parameterized2' (4#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:31]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter USE_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:126]
INFO: [Synth 8-113] binding component instance 'OBUF_SDR' to cell 'OBUF' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (5#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:31]
WARNING: [Synth 8-7071] port 'delay_load_en' of module 'gpio_simulink2ext' is unconnected for instance 'reconstruct_albatros_dual_15_led0_sync' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:634]
WARNING: [Synth 8-7071] port 'delay_val' of module 'gpio_simulink2ext' is unconnected for instance 'reconstruct_albatros_dual_15_led0_sync' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:634]
WARNING: [Synth 8-7071] port 'delay_rst' of module 'gpio_simulink2ext' is unconnected for instance 'reconstruct_albatros_dual_15_led0_sync' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:634]
WARNING: [Synth 8-7023] instance 'reconstruct_albatros_dual_15_led0_sync' of module 'gpio_simulink2ext' has 7 connections declared, but only 4 given [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:634]
WARNING: [Synth 8-7071] port 'delay_load_en' of module 'gpio_simulink2ext' is unconnected for instance 'reconstruct_albatros_dual_15_led1_new_acc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:648]
WARNING: [Synth 8-7071] port 'delay_val' of module 'gpio_simulink2ext' is unconnected for instance 'reconstruct_albatros_dual_15_led1_new_acc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:648]
WARNING: [Synth 8-7071] port 'delay_rst' of module 'gpio_simulink2ext' is unconnected for instance 'reconstruct_albatros_dual_15_led1_new_acc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:648]
WARNING: [Synth 8-7023] instance 'reconstruct_albatros_dual_15_led1_new_acc' of module 'gpio_simulink2ext' has 7 connections declared, but only 4 given [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:648]
INFO: [Synth 8-6157] synthesizing module 'lmx2581_controller' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:98]
INFO: [Synth 8-6155] done synthesizing module 'lmx2581_controller' (6#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'gbe_udp' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 0 - type: integer 
	Parameter DIS_CPU_TX bound to: 0 - type: integer 
	Parameter DIS_CPU_RX bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gbe_cpu_attach_wb' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 0 - type: integer 
	Parameter PHY_CONFIG bound to: 0 - type: integer 
	Parameter CPU_TX_ENABLE bound to: 1'b1 
	Parameter CPU_RX_ENABLE bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'phy_status' has an internal driver [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:151]
INFO: [Synth 8-6155] done synthesizing module 'gbe_cpu_attach_wb' (7#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
WARNING: [Synth 8-689] width (11) of port connection 'cpu_tx_size' does not match port width (12) of module 'gbe_cpu_attach_wb' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:211]
WARNING: [Synth 8-689] width (1) of port connection 'phy_control' does not match port width (32) of module 'gbe_cpu_attach_wb' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:216]
INFO: [Synth 8-638] synthesizing module 'gbe_cpu_buffer' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/.Xil/Vivado-3885485-twiddlebug/realtime/gbe_cpu_buffer_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'gbe_arp_cache' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/.Xil/Vivado-3885485-twiddlebug/realtime/gbe_arp_cache_stub.vhdl:21]
INFO: [Synth 8-6157] synthesizing module 'gbe_tx' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'gbe_tx_packet_fifo' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/.Xil/Vivado-3885485-twiddlebug/realtime/gbe_tx_packet_fifo_stub.vhdl:23]
WARNING: [Synth 8-7071] port 'full' of module 'gbe_tx_packet_fifo' is unconnected for instance 'tx_packet_fifo_inst' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:59]
WARNING: [Synth 8-7071] port 'underflow' of module 'gbe_tx_packet_fifo' is unconnected for instance 'tx_packet_fifo_inst' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:59]
WARNING: [Synth 8-7023] instance 'tx_packet_fifo_inst' of module 'gbe_tx_packet_fifo' has 12 connections declared, but only 10 given [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:59]
INFO: [Synth 8-638] synthesizing module 'gbe_ctrl_fifo' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/.Xil/Vivado-3885485-twiddlebug/realtime/gbe_ctrl_fifo_stub.vhdl:23]
WARNING: [Synth 8-7071] port 'full' of module 'gbe_ctrl_fifo' is unconnected for instance 'tx_packet_ctrl_fifo_inst' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:92]
WARNING: [Synth 8-7071] port 'underflow' of module 'gbe_ctrl_fifo' is unconnected for instance 'tx_packet_ctrl_fifo_inst' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:92]
WARNING: [Synth 8-7023] instance 'tx_packet_ctrl_fifo_inst' of module 'gbe_ctrl_fifo' has 12 connections declared, but only 10 given [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:301]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:425]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:443]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:468]
INFO: [Synth 8-6155] done synthesizing module 'gbe_tx' (8#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'gbe_rx' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
	Parameter DIS_CPU bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbe_rx_packet_fifo' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/.Xil/Vivado-3885485-twiddlebug/realtime/gbe_rx_packet_fifo_stub.vhdl:21]
WARNING: [Synth 8-7071] port 'full' of module 'gbe_rx_packet_fifo' is unconnected for instance 'rx_packet_fifo_inst' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:50]
WARNING: [Synth 8-7023] instance 'rx_packet_fifo_inst' of module 'gbe_rx_packet_fifo' has 10 connections declared, but only 9 given [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:50]
INFO: [Synth 8-638] synthesizing module 'gbe_rx_ctrl_fifo' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/.Xil/Vivado-3885485-twiddlebug/realtime/gbe_rx_ctrl_fifo_stub.vhdl:21]
WARNING: [Synth 8-7071] port 'full' of module 'gbe_rx_ctrl_fifo' is unconnected for instance 'rx_ctrl_fifo_inst' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:73]
WARNING: [Synth 8-7023] instance 'rx_ctrl_fifo_inst' of module 'gbe_rx_ctrl_fifo' has 10 connections declared, but only 9 given [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:376]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:438]
INFO: [Synth 8-6155] done synthesizing module 'gbe_rx' (9#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gbe_udp' (10#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_tx' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CRC_gen' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_gen' (11#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:166]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_tx' (12#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_rx' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CRC_chk' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_chk' (13#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:154]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_rx' (14#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac' (15#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.vhd:176]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_support' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_support.vhd:71' bound to instance 'U0' of component 'gig_ethernet_pcs_pma_sgmii_support' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.vhd:254]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_support' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_support.vhd:130]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:107' bound to instance 'pcs_pma_block_i' of component 'gig_ethernet_pcs_pma_sgmii_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_support.vhd:262]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:176]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sgmii_adapt' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_sgmii_adapt.vhd:127' bound to instance 'sgmii_logic' of component 'gig_ethernet_pcs_pma_sgmii_sgmii_adapt' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:518]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_sgmii_adapt' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_sgmii_adapt.vhd:167]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_reset_sync' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:66' bound to instance 'gen_sync_reset' of component 'gig_ethernet_pcs_pma_sgmii_reset_sync' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_sgmii_adapt.vhd:267]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_reset_sync' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:79]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:108]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:119]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:130]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:141]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:152]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_reset_sync' (16#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:79]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'resync_speed_10_100' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_sgmii_adapt.vhd:276]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:80]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:123]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:133]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:143]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:153]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_sync_block' (17#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:80]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'resync_speed_100' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_sgmii_adapt.vhd:285]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_clk_gen' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_clk_gen.vhd:89' bound to instance 'clock_generation' of component 'gig_ethernet_pcs_pma_sgmii_clk_gen' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_sgmii_adapt.vhd:296]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_clk_gen' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_clk_gen.vhd:103]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_johnson_cntr' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_johnson_cntr.vhd:71' bound to instance 'clk_div_stage1' of component 'gig_ethernet_pcs_pma_sgmii_johnson_cntr' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_clk_gen.vhd:154]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_johnson_cntr' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_johnson_cntr.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_johnson_cntr' (18#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_johnson_cntr.vhd:83]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_johnson_cntr' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_johnson_cntr.vhd:71' bound to instance 'clk_div_stage2' of component 'gig_ethernet_pcs_pma_sgmii_johnson_cntr' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_clk_gen.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_clk_gen' (19#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_clk_gen.vhd:103]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_tx_rate_adapt' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_tx_rate_adapt.vhd:76' bound to instance 'transmitter' of component 'gig_ethernet_pcs_pma_sgmii_tx_rate_adapt' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_sgmii_adapt.vhd:314]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_tx_rate_adapt' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_tx_rate_adapt.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_tx_rate_adapt' (20#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_tx_rate_adapt.vhd:94]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_rx_rate_adapt' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_rx_rate_adapt.vhd:82' bound to instance 'receiver' of component 'gig_ethernet_pcs_pma_sgmii_rx_rate_adapt' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_sgmii_adapt.vhd:330]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_rx_rate_adapt' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_rx_rate_adapt.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_rx_rate_adapt' (21#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_rx_rate_adapt.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_sgmii_adapt' (22#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/sgmii_adapt/gig_ethernet_pcs_pma_sgmii_sgmii_adapt.vhd:167]
WARNING: [Synth 8-5640] Port 's_axi_aclk' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_resetn' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_awaddr' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_awvalid' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_awready' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_wdata' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_wvalid' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_wready' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_bresp' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_bvalid' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_bready' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_araddr' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_arvalid' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_arready' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_rdata' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_rresp' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_rvalid' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
WARNING: [Synth 8-5640] Port 's_axi_rready' is missing in component declaration [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:328]
	Parameter C_ELABORATION_TRANSIENT_DIR bound to: BlankString - type: string 
	Parameter C_COMPONENT_NAME bound to: gig_ethernet_pcs_pma_sgmii - type: string 
	Parameter C_RX_GMII_CLK bound to: TXOUTCLK - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_IS_SGMII bound to: 1 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
	Parameter C_HAS_AN bound to: 0 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_SGMII_FABRIC_BUFFER bound to: 1 - type: bool 
	Parameter C_2_5G bound to: 0 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter B_SHIFTER_ADDR bound to: 10'b0101001110 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_v16_2_4' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/hdl/gig_ethernet_pcs_pma_v16_2_rfs.vhd:18735' bound to instance 'gig_ethernet_pcs_pma_sgmii_core' of component 'gig_ethernet_pcs_pma_v16_2_4' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:547]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_transceiver' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:69' bound to instance 'transceiver_inst' of component 'gig_ethernet_pcs_pma_sgmii_transceiver' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:659]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_transceiver' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:159]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_block_data_valid' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:445]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_sync_block__parameterized1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:80]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:123]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:133]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:143]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:153]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_sync_block__parameterized1' (29#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:80]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_reset_wtd_timer' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_reset_wtd_timer.vhd:70' bound to instance 'reset_wtd_timer' of component 'gig_ethernet_pcs_pma_sgmii_reset_wtd_timer' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:452]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_reset_wtd_timer' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_reset_wtd_timer.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_reset_wtd_timer' (30#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_reset_wtd_timer.vhd:81]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_reset_sync' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:66' bound to instance 'reclock_encommaalign' of component 'gig_ethernet_pcs_pma_sgmii_reset_sync' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:477]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_reset_sync' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:66' bound to instance 'reclock_txreset' of component 'gig_ethernet_pcs_pma_sgmii_reset_sync' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:486]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_reset_sync' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:66' bound to instance 'reclock_rxreset_ind_clk' of component 'gig_ethernet_pcs_pma_sgmii_reset_sync' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:493]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_reset_sync' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_reset_sync.vhd:66' bound to instance 'reclock_rxreset' of component 'gig_ethernet_pcs_pma_sgmii_reset_sync' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:501]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard.vhd:73' bound to instance 'gtwizard_inst' of component 'gig_ethernet_pcs_pma_sgmii_GTWIZARD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:600]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard.vhd:219]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_init' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_init.vhd:75' bound to instance 'U0' of component 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_init' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard.vhd:374]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_init' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_init.vhd:227]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_multi_gt' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_multi_gt.vhd:74' bound to instance 'gtwizard_i' of component 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_multi_gt' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_init.vhd:535]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_multi_gt' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_multi_gt.vhd:222]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_GT' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_gt.vhd:73' bound to instance 'gt0_GTWIZARD_i' of component 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_GT' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_multi_gt.vhd:416]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_GT' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_gt.vhd:215]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 36 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 32 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 8 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000000100000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtxe2_i' to cell 'GTXE2_CHANNEL' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_gt.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_GT' (31#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_gt.vhd:215]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_cpll_railing' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_cpll_railing.vhd:75' bound to instance 'cpll_railing0_i' of component 'gig_ethernet_pcs_pma_sgmii_cpll_railing' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_multi_gt.vhd:554]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_cpll_railing' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_cpll_railing.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_cpll_railing' (32#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_cpll_railing.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_multi_gt' (33#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_multi_gt.vhd:222]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_TX_STARTUP_FSM' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_tx_startup_fsm.vhd:78' bound to instance 'gt0_txresetfsm_i' of component 'gig_ethernet_pcs_pma_sgmii_TX_STARTUP_FSM' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_init.vhd:698]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_TX_STARTUP_FSM' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_tx_startup_fsm.vhd:125]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_run_phase_alignment_int' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_tx_startup_fsm.vhd:295]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_tx_startup_fsm.vhd:303]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_TXRESETDONE' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_tx_startup_fsm.vhd:320]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_time_out_wait_bypass' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_tx_startup_fsm.vhd:328]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_mmcm_lock_reclocked' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_tx_startup_fsm.vhd:336]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_cplllock' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_tx_startup_fsm.vhd:356]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_TX_STARTUP_FSM' (34#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_tx_startup_fsm.vhd:125]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_RX_STARTUP_FSM' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_startup_fsm.vhd:76' bound to instance 'gt0_rxresetfsm_i' of component 'gig_ethernet_pcs_pma_sgmii_RX_STARTUP_FSM' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_init.vhd:737]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_RX_STARTUP_FSM' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_startup_fsm.vhd:130]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_run_phase_alignment_int' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_startup_fsm.vhd:377]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_startup_fsm.vhd:385]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_RXRESETDONE' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_startup_fsm.vhd:402]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_time_out_wait_bypass' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_startup_fsm.vhd:410]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_mmcm_lock_reclocked' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_startup_fsm.vhd:418]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_data_valid' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_startup_fsm.vhd:426]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_cplllock' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_startup_fsm.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_RX_STARTUP_FSM' (35#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_startup_fsm.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD_init' (36#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard_init.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_GTWIZARD' (37#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_gtwizard.vhd:219]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:92' bound to instance 'rx_elastic_buffer_inst' of component 'gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:759]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:125]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_initialize_ram_comp' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:726]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer' (38#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_rx_elastic_buffer.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_transceiver' (39#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/transceiver/gig_ethernet_pcs_pma_sgmii_transceiver.vhd:159]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_block_tx_reset_done' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:754]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_sync_block' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_sync_block.vhd:67' bound to instance 'sync_block_rx_reset_done' of component 'gig_ethernet_pcs_pma_sgmii_sync_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:761]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_block' (40#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_block.vhd:176]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_clocking' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocking.vhd:67' bound to instance 'core_clocking_i' of component 'gig_ethernet_pcs_pma_sgmii_clocking' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_support.vhd:324]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_clocking' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocking.vhd:85]
INFO: [Synth 8-113] binding component instance 'ibufds_gtrefclk' to cell 'IBUFDS_GTE2' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocking.vhd:112]
INFO: [Synth 8-113] binding component instance 'bufg_gtrefclk' to cell 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocking.vhd:124]
INFO: [Synth 8-113] binding component instance 'bufg_txoutclk' to cell 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocking.vhd:130]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocking.vhd:140]
INFO: [Synth 8-113] binding component instance 'bufg_userclk' to cell 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocking.vhd:204]
INFO: [Synth 8-113] binding component instance 'bufg_userclk2' to cell 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocking.vhd:213]
INFO: [Synth 8-113] binding component instance 'rxrecclkbufg' to cell 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocking.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_clocking' (41#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocking.vhd:85]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_resets' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_resets.vhd:67' bound to instance 'core_resets_i' of component 'gig_ethernet_pcs_pma_sgmii_resets' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_support.vhd:349]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_resets' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_resets.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_resets' (42#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_resets.vhd:75]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_sgmii_gt_common' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_gt_common.vhd:72' bound to instance 'core_gt_common_i' of component 'gig_ethernet_pcs_pma_sgmii_gt_common' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_support.vhd:357]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_sgmii_gt_common' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_gt_common.vhd:91]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000000000 
	Parameter QPLL_CFG bound to: 28'b0000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gtxe2_common_i' to cell 'GTXE2_COMMON' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_gt_common.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_gt_common' (43#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_gt_common.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii_support' (44#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_support.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_sgmii' (45#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.vhd:176]
WARNING: [Synth 8-7071] port 'gtrefclk_bufg_out' of module 'gig_ethernet_pcs_pma_sgmii' is unconnected for instance 'reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:769]
WARNING: [Synth 8-7023] instance 'reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma' of module 'gig_ethernet_pcs_pma_sgmii' has 34 connections declared, but only 33 given [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:769]
INFO: [Synth 8-6157] synthesizing module 'snap_infrastructure' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/infrastructure/snap_infrastructure.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52155]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (46#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:52155]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60809]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 270.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (47#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60809]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (48#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53753]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (49#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53753]
INFO: [Synth 8-6155] done synthesizing module 'snap_infrastructure' (50#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/infrastructure/snap_infrastructure.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_bram__parameterized3' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
	Parameter LOG_USER_WIDTH bound to: 5 - type: integer 
	Parameter USER_ADDR_BITS bound to: 10 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tdp_ram_wrapper__parameterized3' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIZEB bound to: 1024 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter SIZEA bound to: 1024 - type: integer 
	Parameter ADDRWIDTHA bound to: 10 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sym_ram_tdp__parameterized0' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:7]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 1024 - type: integer 
	Parameter ADDRWIDTH bound to: 10 - type: integer 
	Parameter N_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sym_ram_tdp__parameterized0' (50#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tdp_ram_wrapper__parameterized3' (50#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/tdp_ram_wrapper.v:27]
INFO: [Synth 8-6155] done synthesizing module 'wb_bram__parameterized3' (50#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:23]
INFO: [Synth 8-638] synthesizing module 'adc16_interface' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:90]
	Parameter G_ZDOK_REV bound to: 2 - type: integer 
	Parameter G_NUM_CLOCKS bound to: 1 - type: integer 
	Parameter G_NUM_UNITS bound to: 3 - type: integer 
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_MMCM' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_MMCM.vhd:9' bound to instance 'adc_mmcm_0' of component 'ADC_MMCM' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:245]
INFO: [Synth 8-638] synthesizing module 'ADC_MMCM' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_MMCM.vhd:34]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLOCK_HOLD bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-3491] module 'MMCM_ADV' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60695' bound to instance 'mmcm_adv_inst' of component 'MMCM_ADV' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_MMCM.vhd:157]
INFO: [Synth 8-6157] synthesizing module 'MMCM_ADV' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60695]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLOCK_HOLD bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_ADV' (51#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60695]
INFO: [Synth 8-256] done synthesizing module 'ADC_MMCM' (52#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_MMCM.vhd:34]
INFO: [Synth 8-3491] module 'BUFG' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
INFO: [Synth 8-3491] module 'BUFG' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
INFO: [Synth 8-3491] module 'BUFG' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
INFO: [Synth 8-3491] module 'BUFG' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
INFO: [Synth 8-3491] module 'BUFG' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
INFO: [Synth 8-3491] module 'BUFG' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083' bound to instance 'inst' of component 'BUFG' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:264]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'line_clk_inst' of component 'IBUFDS' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:274]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (53#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter G_SERIES bound to: 7SERIES - type: string 
INFO: [Synth 8-3491] module 'adc_unit' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:9' bound to instance 'adc_unit_inst' of component 'adc_unit' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:446]
INFO: [Synth 8-638] synthesizing module 'adc_unit' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:41]
	Parameter G_SERIES bound to: 7SERIES - type: string 
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_a_inst' of component 'ADC_ISERDES_7series' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:211]
INFO: [Synth 8-638] synthesizing module 'ADC_ISERDES_7series' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:30]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: 0 - type: bool 
	Parameter DYN_CLK_INV_EN bound to: 0 - type: bool 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: 0 - type: bool 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-3491] module 'ISERDESE2' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58568' bound to instance 'iserdes_m_inst' of component 'ISERDESE2' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:206]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58568]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: 0 - type: bool 
	Parameter DYN_CLK_INV_EN bound to: 0 - type: bool 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: 0 - type: bool 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (54#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58568]
INFO: [Synth 8-256] done synthesizing module 'ADC_ISERDES_7series' (55#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:30]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_b_inst' of component 'ADC_ISERDES_7series' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:223]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_a_inst' of component 'IBUFDS' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:258]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_b_inst' of component 'IBUFDS' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:268]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_a' of component 'IODELAYE1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:278]
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1' (56#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_b' of component 'IODELAYE1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:306]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_a_inst' of component 'ADC_ISERDES_7series' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:211]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_b_inst' of component 'ADC_ISERDES_7series' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:223]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_a_inst' of component 'IBUFDS' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:258]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_b_inst' of component 'IBUFDS' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:268]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_a' of component 'IODELAYE1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:278]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_b' of component 'IODELAYE1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:306]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_a_inst' of component 'ADC_ISERDES_7series' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:211]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_b_inst' of component 'ADC_ISERDES_7series' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:223]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_a_inst' of component 'IBUFDS' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:258]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_b_inst' of component 'IBUFDS' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:268]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_a' of component 'IODELAYE1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:278]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_b' of component 'IODELAYE1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:306]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_a_inst' of component 'ADC_ISERDES_7series' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:211]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADC_ISERDES_7series' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/ADC_ISERDES_7series.vhd:9' bound to instance 'adc_iserdes_b_inst' of component 'ADC_ISERDES_7series' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:223]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_a_inst' of component 'IBUFDS' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:258]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-3491] module 'IBUFDS' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672' bound to instance 'ibufds_ser_b_inst' of component 'IBUFDS' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:268]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_a' of component 'IODELAYE1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:278]
	Parameter CINVCTRL_SEL bound to: 0 - type: bool 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 1 - type: bool 
	Parameter IDELAY_TYPE bound to: VAR_LOADABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-3491] module 'IODELAYE1' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:58387' bound to instance 'iodelay1_b' of component 'IODELAYE1' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'adc_unit' (57#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:41]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter G_SERIES bound to: 7SERIES - type: string 
INFO: [Synth 8-3491] module 'adc_unit' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:9' bound to instance 'adc_unit_inst' of component 'adc_unit' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:446]
	Parameter ADC_RESOLUTION bound to: 8 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter G_SERIES bound to: 7SERIES - type: string 
INFO: [Synth 8-3491] module 'adc_unit' declared at '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc_unit.vhd:9' bound to instance 'adc_unit_inst' of component 'adc_unit' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'adc16_interface' (58#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/adc16_interface/adc16_interface.vhd:90]
WARNING: [Synth 8-7071] port 'd1' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'd2' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'd3' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'd4' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'e1' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'e2' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'e3' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'e4' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'f1' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'f2' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'f3' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'f4' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'g1' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'g2' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'g3' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'g4' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'h1' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'h2' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'h3' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7071] port 'h4' of module 'adc16_interface' is unconnected for instance 'reconstruct_albatros_dual_15_snap_adc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
WARNING: [Synth 8-7023] instance 'reconstruct_albatros_dual_15_snap_adc' of module 'adc16_interface' has 53 connections declared, but only 33 given [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:899]
INFO: [Synth 8-6157] synthesizing module 'wb_adc16_controller' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_controller.v:7]
	Parameter G_ROACH2_REV bound to: 0 - type: integer 
	Parameter G_ZDOK_REV bound to: 2 - type: integer 
	Parameter G_NUM_UNITS bound to: 3 - type: integer 
	Parameter G_NUM_SDATA_LINES bound to: 3 - type: integer 
	Parameter G_NUM_SCLK_LINES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_adc16_onehot_encoder' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:1]
	Parameter N_CHIPS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_adc16_onehot_encoder' (59#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_adc16_controller' (60#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_controller.v:7]
INFO: [Synth 8-6157] synthesizing module 'spi_wb_bridge' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/spi_wb_bridge/spi_wb_bridge.v:1]
	Parameter LITTLE_ENDIAN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_wb_bridge' (61#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/spi_wb_bridge/spi_wb_bridge.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_register_simulink2ppc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_register_simulink2ppc' (62#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_register_ppc2simulink' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
	Parameter INIT_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_register_ppc2simulink' (63#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_register_ppc2simulink_sync' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink_sync/wb_register_ppc2simulink_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_register_ppc2simulink_sync' (64#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink_sync/wb_register_ppc2simulink_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'sys_block' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
	Parameter BOARD_ID bound to: 12 - type: integer 
	Parameter REV_MAJ bound to: 12 - type: integer 
	Parameter REV_MIN bound to: 0 - type: integer 
	Parameter REV_RCS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sys_block' (65#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
INFO: [Synth 8-6157] synthesizing module 'wbs_arbiter' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
	Parameter N_SLAVES bound to: 42 - type: integer 
	Parameter SLAVE_ADDR bound to: 1344'b000000000000001111101001100010000000000000000011111010010110100000000000000000111110100101100100000000000000001111101001011000000000000000000011111010010101110000000000000000111110100101011000000000000000001111101001010101000000000000000011111010010101000000000000000000111110100101001100000000000000001111101001010010000000000000000011111010010100010000000000000000111110100101000000000000000000001111101001001111000000000000000011111010010011100000000000000000111110100100110100000000000000001111101001001100000000000000000011111010010010110000000000000000111110100100101000000000000000001111101001001001000000000000000011111010010010000000000000000000111110100100011100000000000000001111101001000110000000000000000011111010010001010000000000000000111110100100010000000000000000001111101001000011000000000000000011111010010000100000000000000000111110100100000100000000000000001111011001000001000000000000000011110010010000010000000000000000111011100100000100000000000000001110111000000001000000000000000010101110000000010000000000000000101011100000000000000000000000001000111000000000000000000000000010001100000000000000000000000000100010100000000000000000000000001000100000000000000000000000000001111000000000000000000000000000011010000000000000000000000000000101100000000000000000000000000001001000000000000000000000000000010000000000000000 
	Parameter SLAVE_HIGH bound to: 1344'b000000000000001111101011100001110000000000000011111010011000011100000000000000111110100101100111000000000000001111101001011000110000000000000011111010010101111100000000000000111110100101011011000000000000001111101001010101110000000000000011111010010101001100000000000000111110100101001111000000000000001111101001010010110000000000000011111010010100011100000000000000111110100101000011000000000000001111101001001111110000000000000011111010010011101100000000000000111110100100110111000000000000001111101001001100110000000000000011111010010010111100000000000000111110100100101011000000000000001111101001001001110000000000000011111010010010001100000000000000111110100100011111000000000000001111101001000110110000000000000011111010010001011100000000000000111110100100010011000000000000001111101001000011110000000000000011111010010000101100000000000000111110100100000111000000000000001111101001000000110000000000000011110110010000001100000000000000111100100100000011000000000000001110111001000000110000000000000011101110000000001100000000000000101011100000000011000000000000001010110111111111110000000000000010001101111111111100000000000000100010111111111111000000000000001000100111111111110000000000000010000111111111111100000000000000011101111111111111000000000000000110011111111111110000000000000001010111111111111100000000000000010001111111111111 
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timeout' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timeout' (66#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wbs_arbiter' (67#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
INFO: [Synth 8-638] synthesizing module 'reconstruct_albatros_dual_15_ip' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/.Xil/Vivado-3885485-twiddlebug/realtime/reconstruct_albatros_dual_15_ip_stub.vhdl:105]
INFO: [Synth 8-6157] synthesizing module 'xadc' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/xadc/xadc.v:1]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/.Xil/Vivado-3885485-twiddlebug/realtime/xadc_wiz_0_stub.vhdl:30]
INFO: [Synth 8-6155] done synthesizing module 'xadc' (68#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/xadc/xadc.v:1]
WARNING: [Synth 8-7071] port 'vp_in' of module 'xadc' is unconnected for instance 'xadc_inst' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:1602]
WARNING: [Synth 8-7071] port 'vn_in' of module 'xadc' is unconnected for instance 'xadc_inst' [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:1602]
WARNING: [Synth 8-7023] instance 'xadc_inst' of module 'xadc' has 13 connections declared, but only 11 given [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:1602]
INFO: [Synth 8-6155] done synthesizing module 'top' (69#1) [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/reconstruct_albatros_dual_15/top.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.465 ; gain = 0.000 ; free physical = 7167 ; free virtual = 30630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.465 ; gain = 0.000 ; free physical = 7182 ; free virtual = 30645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.465 ; gain = 0.000 ; free physical = 7182 ; free virtual = 30645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2593.465 ; gain = 0.000 ; free physical = 7172 ; free virtual = 30636
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc_inst/xadc_inst'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc_inst/xadc_inst'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/reconstruct_albatros_dual_15_ip/reconstruct_albatros_dual_15_ip/reconstruct_albatros_dual_15_ip_in_context.xdc] for cell 'reconstruct_albatros_dual_15_ip_inst'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/reconstruct_albatros_dual_15_ip/reconstruct_albatros_dual_15_ip/reconstruct_albatros_dual_15_ip_in_context.xdc] for cell 'reconstruct_albatros_dual_15_ip_inst'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu_tx.cpu_buffer_tx'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu_tx.cpu_buffer_tx'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu_rx.cpu_buffer_rx'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu_rx.cpu_buffer_rx'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_board.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_board.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc:42]
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/constrs_1/imports/reconstruct_albatros_dual_15/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/constrs_1/imports/reconstruct_albatros_dual_15/user_const.xdc:174]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/constrs_1/imports/reconstruct_albatros_dual_15/user_const.xdc:184]
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/constrs_1/imports/reconstruct_albatros_dual_15/user_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/constrs_1/imports/reconstruct_albatros_dual_15/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2657.406 ; gain = 0.000 ; free physical = 7042 ; free virtual = 30505
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 271 instances were transformed.
  FD => FDRE: 194 instances
  FDP => FDPE: 48 instances
  IBUFGDS => IBUFDS: 1 instance 
  IODELAYE1 => IDELAYE2: 24 instances
  MMCM_ADV => MMCME2_ADV: 1 instance 
  MMCM_BASE => MMCME2_ADV: 1 instance 
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2657.406 ; gain = 0.000 ; free physical = 7042 ; free virtual = 30505
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu_rx.cpu_buffer_rx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu_tx.cpu_buffer_tx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 7171 ; free virtual = 30634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 7171 ; free virtual = 30634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0. (constraint file  /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xadc_inst/xadc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reconstruct_albatros_dual_15_ip_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reconstruct_albatros_dual_15_gbe_output_one_gbe/\enable_cpu_rx.cpu_buffer_rx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reconstruct_albatros_dual_15_gbe_output_one_gbe/\enable_cpu_tx.cpu_buffer_tx . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 7171 ; free virtual = 30634
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gbe_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gbe_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cpu_state_reg' in module 'gbe_rx'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_eth_mac_rx'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gig_ethernet_pcs_pma_sgmii_TX_STARTUP_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_ethernet_pcs_pma_sgmii_RX_STARTUP_FSM'
INFO: [Synth 8-3971] The signal "sym_ram_tdp:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "asym_ram_tdp:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "asym_ram_tdp__parameterized0:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "asym_ram_tdp__parameterized1:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              000
             TX_CPU_WAIT |                              001 |                              101
             TX_CPU_DATA |                              010 |                              110
             TX_APP_HDR0 |                              011 |                              001
             TX_APP_HDR1 |                              100 |                              010
             TX_APP_HDR2 |                              101 |                              011
             TX_APP_DATA |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gbe_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                 RX_HDR0 |                              001 |                              001
                 RX_HDR1 |                              010 |                              010
                 RX_HDR2 |                              011 |                              011
                 RX_DATA |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CPU_IDLE |                               00 |                               00
                CPU_DATA |                               01 |                               01
            CPU_VALIDATE |                               10 |                               10
           CPU_HANDSHAKE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpu_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RX_READY |                              000 |                              000
                RX_FRAME |                              001 |                              001
            RX_CHECK_CRC |                              011 |                              010
                 RX_GOOD |                              010 |                              011
                  RX_BAD |                              100 |                              100
                RX_ABORT |                              101 |                              101
         RX_WAIT_FOR_END |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_eth_mac_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                    0000000000100 |                             0000
          comma_detect_1 |                    0010000000000 |                             0001
           aquire_sync_1 |                    0000000010000 |                             0010
          comma_detect_2 |                    0000000000001 |                             0011
           aquire_sync_2 |                    0000000000010 |                             0100
          comma_detect_3 |                    0000000001000 |                             0101
         sync_acquired_1 |                    1000000000000 |                             0110
         sync_acquired_2 |                    0001000000000 |                             0111
        sync_acquired_2a |                    0100000000000 |                             1000
         sync_acquired_3 |                    0000001000000 |                             1001
        sync_acquired_3a |                    0000100000000 |                             1010
         sync_acquired_4 |                    0000010000000 |                             1011
        sync_acquired_4a |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
       wait_for_txoutclk |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_txusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
          reset_fsm_done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gig_ethernet_pcs_pma_sgmii_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
    verify_recclk_stable |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_rxusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
      monitor_data_valid |                             1001 |                             1001
                fsm_done |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_ethernet_pcs_pma_sgmii_RX_STARTUP_FSM'
INFO: [Synth 8-3971] The signal "sym_ram_tdp__parameterized0:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 7109 ; free virtual = 30575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 5     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 25    
	   2 Input    2 Bit       Adders := 27    
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
+---Registers : 
	              128 Bit    Registers := 1     
	              111 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 11    
	               48 Bit    Registers := 3     
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               32 Bit    Registers := 115   
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 60    
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 55    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 511   
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 4     
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	              32K Bit	(1024 X 32 bit)          RAMs := 3     
	              16K Bit	(2048 X 8 bit)          RAMs := 3     
+---Muxes : 
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   8 Input   64 Bit        Muxes := 8     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 5     
	   2 Input   40 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 71    
	   6 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 4     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 16    
	  12 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 57    
	  12 Input   16 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 18    
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 62    
	  12 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   7 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 52    
	  10 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 10    
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 4     
	  20 Input    3 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 210   
	   6 Input    1 Bit        Muxes := 13    
	  12 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 10    
	  15 Input    1 Bit        Muxes := 3     
	  21 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 17    
	  11 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "i_0/reconstruct_albatros_dual_15_four_bit_quant_coeffs/bram_inst/symmetric_ram.bram_inst/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/adc16_wb_ram2/bram_inst/symmetric_ram.bram_inst/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 7066 ; free virtual = 30559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                            | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/reconstruct_albatros_dual_15_four_bit_quant_coeffs | bram_inst/symmetric_ram.bram_inst/RAM_reg | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|asym_ram_tdp:                                          | RAM_reg                                   | 4 K x 32(READ_FIRST)   | W | R | 2 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|asym_ram_tdp:                                          | RAM_reg                                   | 4 K x 32(READ_FIRST)   | W | R | 2 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|asym_ram_tdp:                                          | RAM_reg                                   | 4 K x 32(READ_FIRST)   | W | R | 2 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|asym_ram_tdp:                                          | RAM_reg                                   | 4 K x 32(READ_FIRST)   | W | R | 2 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|asym_ram_tdp__parameterized0:                          | RAM_reg                                   | 2 K x 8(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|asym_ram_tdp__parameterized0:                          | RAM_reg                                   | 2 K x 8(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|asym_ram_tdp__parameterized0:                          | RAM_reg                                   | 2 K x 8(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|asym_ram_tdp__parameterized1:                          | RAM_reg                                   | 8 K x 32(READ_FIRST)   | W | R | 4 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|i_0/adc16_wb_ram0                                      | bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|i_0/adc16_wb_ram1                                      | bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|i_0/adc16_wb_ram2                                      | bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------+-----------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                                    | RTL Object                                                      | Inference      | Size (Depth x Width) | Primitives   | 
+---------------------------------------------------------------+-----------------------------------------------------------------+----------------+----------------------+--------------+
|i_0/reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0 | pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg | User Attribute | 64 x 36              | RAM64M x 12  | 
+---------------------------------------------------------------+-----------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 61 of /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc:61]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 62 of /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc:62]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 64 of /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc:64]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6959 ; free virtual = 30452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6471 ; free virtual = 29965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                            | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/reconstruct_albatros_dual_15_four_bit_quant_coeffs | bram_inst/symmetric_ram.bram_inst/RAM_reg | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|asym_ram_tdp:                                          | RAM_reg                                   | 4 K x 32(READ_FIRST)   | W | R | 2 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|asym_ram_tdp:                                          | RAM_reg                                   | 4 K x 32(READ_FIRST)   | W | R | 2 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|asym_ram_tdp:                                          | RAM_reg                                   | 4 K x 32(READ_FIRST)   | W | R | 2 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|asym_ram_tdp:                                          | RAM_reg                                   | 4 K x 32(READ_FIRST)   | W | R | 2 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|asym_ram_tdp__parameterized0:                          | RAM_reg                                   | 2 K x 8(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|asym_ram_tdp__parameterized0:                          | RAM_reg                                   | 2 K x 8(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|asym_ram_tdp__parameterized0:                          | RAM_reg                                   | 2 K x 8(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|asym_ram_tdp__parameterized1:                          | RAM_reg                                   | 8 K x 32(READ_FIRST)   | W | R | 4 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|i_0/adc16_wb_ram0                                      | bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|i_0/adc16_wb_ram1                                      | bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|i_0/adc16_wb_ram2                                      | bram_inst/symmetric_ram.bram_inst/RAM_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------+-----------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                                    | RTL Object                                                      | Inference      | Size (Depth x Width) | Primitives   | 
+---------------------------------------------------------------+-----------------------------------------------------------------+----------------+----------------------+--------------+
|i_0/reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0 | pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg | User Attribute | 64 x 36              | RAM64M x 12  | 
+---------------------------------------------------------------+-----------------------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_four_bit_quant_coeffs/bram_inst/symmetric_ram.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_four_bit_quant_coeffs/bram_inst/symmetric_ram.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_four_bit_quant_coeffs/bram_inst/symmetric_ram.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_four_bit_quant_coeffs/bram_inst/symmetric_ram.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol00/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol00/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol00/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol00/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol00/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol00/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol00/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol00/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01i/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01i/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01i/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01i/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01i/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01i/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01i/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01i/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01r/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01r/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01r/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01r/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01r/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01r/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01r/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol01r/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol11/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol11/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol11/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol11/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol11/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol11/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol11/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_pol11/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_snapshot_adc0_bram/bram_inst/asymmetric_b_wider_than_a.bram_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_snapshot_adc0_bram/bram_inst/asymmetric_b_wider_than_a.bram_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_snapshot_adc3_bram/bram_inst/asymmetric_b_wider_than_a.bram_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_snapshot_adc3_bram/bram_inst/asymmetric_b_wider_than_a.bram_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_snapshot_one_bit_bram/bram_inst/asymmetric_b_wider_than_a.bram_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_snapshot_one_bit_bram/bram_inst/asymmetric_b_wider_than_a.bram_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance reconstruct_albatros_dual_15_tvg0_tvg/bram_inst/asymmetric_a_wider_than_b.bram_inst/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6331 ; free virtual = 29824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin reconstruct_albatros_dual_15_snap_adc/frame_clk_in_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/lmx2581_controller/lmx2581_controller.v:102]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_adc16_controller/wb_adc16_onehot_encoder.v:18]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:26]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:26]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:26]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:26]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:26]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:26]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:26]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:26]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:61]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:61]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:61]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:61]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:61]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:61]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:61]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:61]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/wb_bram.v:61]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:164]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/spi_wb_bridge/spi_wb_bridge.v:167]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:42]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/sources_1/imports/wb_bram/sym_ram_tdp.v:117]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6944 ; free virtual = 30438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6944 ; free virtual = 30438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6935 ; free virtual = 30428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6935 ; free virtual = 30428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6934 ; free virtual = 30428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6934 ; free virtual = 30428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                        | RTL Name                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gig_ethernet_pcs_pma_v16_2_4       | gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]                               | 5      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|gig_ethernet_pcs_pma_sgmii_support | pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|gig_ethernet_pcs_pma_sgmii_support | pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|top                                | reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/cpu_tx_readyRR_reg                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top                                | reconstruct_albatros_dual_15_gbe_output_one_gbe_mac/mac_rx/rx_delay_data_reg[7]                      | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top                                | reconstruct_albatros_dual_15_gbe_output_one_gbe_mac/mac_rx/rx_delay_dvld_reg[1]                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |reconstruct_albatros_dual_15_ip |         1|
|2     |gbe_cpu_buffer                  |         2|
|3     |gbe_arp_cache                   |         1|
|4     |gbe_rx_packet_fifo              |         1|
|5     |gbe_rx_ctrl_fifo                |         1|
|6     |gbe_tx_packet_fifo              |         1|
|7     |gbe_ctrl_fifo                   |         1|
|8     |xadc_wiz_0                      |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |gbe_arp_cache_bbox                   |     1|
|2     |gbe_cpu_buffer_bbox                  |     2|
|4     |gbe_ctrl_fifo_bbox                   |     1|
|5     |gbe_rx_ctrl_fifo_bbox                |     1|
|6     |gbe_rx_packet_fifo_bbox              |     1|
|7     |gbe_tx_packet_fifo_bbox              |     1|
|8     |reconstruct_albatros_dual_15_ip_bbox |     1|
|9     |xadc_wiz_0_bbox                      |     1|
|10    |BUFG                                 |    15|
|11    |CARRY4                               |   139|
|12    |GTXE2_CHANNEL                        |     1|
|13    |GTXE2_COMMON                         |     1|
|14    |IBUFDS_GTE2                          |     1|
|15    |IDELAYCTRL                           |     1|
|16    |IODELAYE1                            |    24|
|17    |ISERDESE2                            |    24|
|18    |LUT1                                 |   123|
|19    |LUT2                                 |  1531|
|20    |LUT3                                 |   557|
|21    |LUT4                                 |   578|
|22    |LUT5                                 |   527|
|23    |LUT6                                 |  1362|
|24    |MMCME2_ADV                           |     1|
|25    |MMCM_ADV                             |     1|
|26    |MMCM_BASE                            |     1|
|27    |MUXF7                                |   116|
|28    |MUXF8                                |    34|
|29    |RAM64M                               |    10|
|30    |RAMB36E1                             |    32|
|35    |SRL16E                               |    18|
|36    |SRLC32E                              |     7|
|37    |FD                                   |   170|
|38    |FDCE                                 |  1284|
|39    |FDP                                  |    48|
|40    |FDPE                                 |    79|
|41    |FDRE                                 |  4035|
|42    |FDSE                                 |    72|
|43    |IBUF                                 |     6|
|44    |IBUFDS                               |    25|
|45    |IBUFGDS                              |     1|
|46    |OBUF                                 |    26|
+------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6934 ; free virtual = 30428
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2657.406 ; gain = 0.000 ; free physical = 6987 ; free virtual = 30480
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2657.406 ; gain = 63.941 ; free physical = 6987 ; free virtual = 30480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2657.406 ; gain = 0.000 ; free physical = 7089 ; free virtual = 30582
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 24 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.414 ; gain = 0.000 ; free physical = 7029 ; free virtual = 30523
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 255 instances were transformed.
  FD => FDRE: 170 instances
  FDP => FDPE: 48 instances
  IBUFGDS => IBUFDS: 1 instance 
  IODELAYE1 => IDELAYE2: 24 instances
  MMCM_ADV => MMCME2_ADV: 1 instance 
  MMCM_BASE => MMCME2_ADV: 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances

Synth Design complete, checksum: 84b5154e
INFO: [Common 17-83] Releasing license: Synthesis
406 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2665.414 ; gain = 72.039 ; free physical = 7193 ; free virtual = 30687
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 23:13:26 2023...
[Thu Jul 20 23:13:29 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:04:03 ; elapsed = 00:02:07 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 8245 ; free virtual = 31709
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tffg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/reconstruct_albatros_dual_15_ip/reconstruct_albatros_dual_15_ip.dcp' for cell 'reconstruct_albatros_dual_15_ip_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_arp_cache/gbe_arp_cache.dcp' for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer.dcp' for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu_rx.cpu_buffer_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.dcp' for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.dcp' for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.dcp' for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.dcp' for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_inst/xadc_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2837.715 ; gain = 0.000 ; free physical = 8163 ; free virtual = 31627
INFO: [Netlist 29-17] Analyzing 2054 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_board.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_board.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc:42]
INFO: [Timing 38-2] Deriving generated clocks [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc:42]
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_inst/xadc_inst/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_inst/xadc_inst/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/reconstruct_albatros_dual_15_ip/constrs/reconstruct_albatros_dual_15.xdc] for cell 'reconstruct_albatros_dual_15_ip_inst/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/reconstruct_albatros_dual_15_ip/constrs/reconstruct_albatros_dual_15.xdc] for cell 'reconstruct_albatros_dual_15_ip_inst/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/constrs_1/imports/reconstruct_albatros_dual_15/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/constrs_1/imports/reconstruct_albatros_dual_15/user_const.xdc:174]
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.srcs/constrs_1/imports/reconstruct_albatros_dual_15/user_const.xdc]
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo_clocks.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo_clocks.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_4' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo_clocks.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo_clocks.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_clocks.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.gen/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_clocks.xdc] for cell 'reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
INFO: [Project 1-1714] 26 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 19 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.664 ; gain = 0.000 ; free physical = 7601 ; free virtual = 31065
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 36 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances
  RAM64M => RAM64M (RAMD64E(x4)): 74 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3174.664 ; gain = 336.949 ; free physical = 7601 ; free virtual = 31065
# set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
# set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.684 ; gain = 0.000 ; free physical = 7596 ; free virtual = 31061
[Thu Jul 20 23:13:40 2023] Launched impl_1...
Run output will be captured here: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Jul 20 23:13:40 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.dcp

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.289 ; gain = 5.938 ; free physical = 6329 ; free virtual = 29803
INFO: [Device 21-403] Loading part xc7k160tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2567.402 ; gain = 0.000 ; free physical = 6817 ; free virtual = 30291
INFO: [Netlist 29-17] Analyzing 2054 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.508 ; gain = 0.000 ; free physical = 6269 ; free virtual = 29743
Restored from archive | CPU: 0.030000 secs | Memory: 1.339287 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.508 ; gain = 0.000 ; free physical = 6269 ; free virtual = 29743
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.508 ; gain = 0.000 ; free physical = 6273 ; free virtual = 29748
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 36 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances
  RAM64M => RAM64M (RAMD64E(x4)): 74 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2716.508 ; gain = 168.094 ; free physical = 6273 ; free virtual = 29748
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/sysgen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2826.133 ; gain = 109.625 ; free physical = 6252 ; free virtual = 29726

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14a715c8d

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2904.945 ; gain = 78.812 ; free physical = 6221 ; free virtual = 29696

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12e3e89b0

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6076 ; free virtual = 29550
INFO: [Opt 31-389] Phase Retarget created 295 cells and removed 316 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17bef2634

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6075 ; free virtual = 29550
INFO: [Opt 31-389] Phase Constant propagation created 50 cells and removed 314 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11bde0fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6063 ; free virtual = 29538
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 841 cells
INFO: [Opt 31-1021] In phase Sweep, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11bde0fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6080 ; free virtual = 29554
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 106870cae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6080 ; free virtual = 29554
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 7 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cff8b837

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6080 ; free virtual = 29554
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             295  |             316  |                                             33  |
|  Constant propagation         |              50  |             314  |                                             30  |
|  Sweep                        |               7  |             841  |                                            122  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               2  |               7  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             46  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3131.941 ; gain = 0.000 ; free physical = 6077 ; free virtual = 29551
Ending Logic Optimization Task | Checksum: 1166e034f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6077 ; free virtual = 29551

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 27 BRAM(s) out of a total of 80 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 20 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 24 Total Ports: 160
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1055735d4

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6001 ; free virtual = 29475
Ending Power Optimization Task | Checksum: 1055735d4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3681.879 ; gain = 549.938 ; free physical = 6032 ; free virtual = 29506

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 11b9903d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6040 ; free virtual = 29514
Ending Final Cleanup Task | Checksum: 11b9903d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6040 ; free virtual = 29514

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6040 ; free virtual = 29514
Ending Netlist Obfuscation Task | Checksum: 11b9903d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6040 ; free virtual = 29514
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3681.879 ; gain = 965.371 ; free physical = 6040 ; free virtual = 29514
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6015 ; free virtual = 29490
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[5]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[6]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[7]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[8]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[9]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[5] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[0]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[1]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[2]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[3]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[4]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ENARDEN (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/user_we) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[5]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[6]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[7]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[8]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[9]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[1]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[2]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[3]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[4]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5910 ; free virtual = 29394
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fbf9ceb4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5910 ; free virtual = 29394
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5910 ; free virtual = 29394

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0 replication was created for snap_infrastructure_inst/idelayctrl_inst IDELAYCTRL
INFO: [Place 30-1907] snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0_1 replication was created for snap_infrastructure_inst/idelayctrl_inst IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 161b85580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5949 ; free virtual = 29435

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 177120e17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5947 ; free virtual = 29432

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 177120e17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5946 ; free virtual = 29431
Phase 1 Placer Initialization | Checksum: 177120e17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5946 ; free virtual = 29431

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e7f4cd1c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5896 ; free virtual = 29381

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20a6d4ddb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5910 ; free virtual = 29396

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20a6d4ddb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5910 ; free virtual = 29396

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 192 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 4, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 85 nets or LUTs. Breaked 4 LUTs, combined 81 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5854 ; free virtual = 29339

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |             81  |                    85  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |             81  |                    85  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 2260f4684

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5844 ; free virtual = 29330
Phase 2.4 Global Placement Core | Checksum: 10467d10d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5831 ; free virtual = 29316
Phase 2 Global Placement | Checksum: 10467d10d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5843 ; free virtual = 29329

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d78792fe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5848 ; free virtual = 29334

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19653d5f1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5846 ; free virtual = 29331

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e82acb88

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5845 ; free virtual = 29330

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21f0c328d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5845 ; free virtual = 29330

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c7459b44

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5846 ; free virtual = 29331

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20209c53f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5834 ; free virtual = 29320

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2810d6464

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5834 ; free virtual = 29320

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 259acffb9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5834 ; free virtual = 29320

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d6168214

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5824 ; free virtual = 29310
Phase 3 Detail Placement | Checksum: 1d6168214

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5823 ; free virtual = 29308

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25fa43ead

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.732 | TNS=-56.601 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d57acca7

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5815 ; free virtual = 29301
INFO: [Place 46-33] Processed net wb_adc16_controller/Q[6], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c1cc88bc

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5814 ; free virtual = 29299
Phase 4.1.1.1 BUFG Insertion | Checksum: 25fa43ead

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5813 ; free virtual = 29299

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.546. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a1a1dab8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5811 ; free virtual = 29297

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5811 ; free virtual = 29297
Phase 4.1 Post Commit Optimization | Checksum: 1a1a1dab8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5811 ; free virtual = 29297

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a1a1dab8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5812 ; free virtual = 29298

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a1a1dab8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5811 ; free virtual = 29297
Phase 4.3 Placer Reporting | Checksum: 1a1a1dab8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5811 ; free virtual = 29297

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5812 ; free virtual = 29298

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5812 ; free virtual = 29298
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17d52ef19

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5812 ; free virtual = 29298
Ending Placer Task | Checksum: ae0e5649

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5812 ; free virtual = 29298
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5864 ; free virtual = 29349
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5805 ; free virtual = 29336
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5250 ; free virtual = 28749
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5250 ; free virtual = 28749
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Begin power optimizations | Checksum: 109dc2353
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.546 | TNS=-53.894 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3881.762 ; gain = 117.770 ; free physical = 5315 ; free virtual = 28815
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-54] Flop output of reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
Found 2026 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4094.930 ; gain = 330.938 ; free physical = 5248 ; free virtual = 28748
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5182 ; free virtual = 28681
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1623 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 786 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5171 ; free virtual = 28671
Power optimization passes: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4094.930 ; gain = 330.938 ; free physical = 5170 ; free virtual = 28669

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5720 ; free virtual = 29220


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 80 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 12 accepted clusters 1
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 197 accepted clusters 59

Number of Slice Registers augmented: 0 newly gated: 167 Total: 16235
Number of SRLs augmented: 0  newly gated: 0 Total: 2355
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 160
Number of Flops added for Enable Generation: 0

Flops dropped: 0/244 RAMS dropped: 0/1 Clusters dropped: 0/60 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 12
    LUT3 : 1
    LUT4 : 0
    LUT5 : 4
    LUT6 : 4

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 17f296c42

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5712 ; free virtual = 29212
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5712 ; free virtual = 29212
End power optimizations | Checksum: 15b1b4500
Power optimization: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4094.930 ; gain = 405.941 ; free physical = 5770 ; free virtual = 29269
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 37881064 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5770 ; free virtual = 29269
Ending Netlist Obfuscation Task | Checksum: 15b1b4500

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5769 ; free virtual = 29269
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4094.930 ; gain = 405.941 ; free physical = 5769 ; free virtual = 29269
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5712 ; free virtual = 29254
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_postplace_pwropt.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.29s |  WALL: 0.35s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5776 ; free virtual = 29289

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.546 | TNS=-53.894 |
Phase 1 Physical Synthesis Initialization | Checksum: f0429d0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5750 ; free virtual = 29263
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.546 | TNS=-53.894 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: f0429d0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5763 ; free virtual = 29275

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.546 | TNS=-53.894 |
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_infrastructure_inst/sys_clk0_dcm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-710] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_6_n_0. Critical path length was reduced through logic transformation on cell reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_6_comp.
INFO: [Physopt 32-735] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.516 | TNS=-53.714 |
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_checksum_00__2_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.477 | TNS=-53.012 |
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0].  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[0]
INFO: [Physopt 32-572] Net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_infrastructure_inst/sys_clk0_dcm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0].  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[0]
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.477 | TNS=-53.012 |
Phase 3 Critical Path Optimization | Checksum: f0429d0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5756 ; free virtual = 29268

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.477 | TNS=-53.012 |
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_infrastructure_inst/sys_clk0_dcm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_checksum_00__2_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0].  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[0]
INFO: [Physopt 32-572] Net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_infrastructure_inst/sys_clk0_dcm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0].  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[0]
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.477 | TNS=-53.012 |
Phase 4 Critical Path Optimization | Checksum: f0429d0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5755 ; free virtual = 29268
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5755 ; free virtual = 29268
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.477 | TNS=-53.012 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.069  |          0.882  |            0  |              0  |                     2  |           0  |           2  |  00:00:01  |
|  Total          |          0.069  |          0.882  |            0  |              0  |                     2  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5759 ; free virtual = 29272
Ending Physical Synthesis Task | Checksum: 14a70d079

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5760 ; free virtual = 29272
INFO: [Common 17-83] Releasing license: Implementation
213 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5716 ; free virtual = 29272
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 97db9f32 ConstDB: 0 ShapeSum: 208991b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: be68cafe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5586 ; free virtual = 29112
Post Restoration Checksum: NetGraph: 8b9b3946 NumContArr: 32cd91b8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: be68cafe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5590 ; free virtual = 29116

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: be68cafe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5549 ; free virtual = 29075

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: be68cafe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5549 ; free virtual = 29075
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11ee4e61e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5533 ; free virtual = 29059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.650 | TNS=-59.090| WHS=-0.691 | THS=-1004.066|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: bb1fc4df

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5528 ; free virtual = 29054
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.650 | TNS=-59.008| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: fa08ae74

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5528 ; free virtual = 29054
Phase 2 Router Initialization | Checksum: 186db42ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5528 ; free virtual = 29054

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26637
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26637
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 186db42ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5522 ; free virtual = 29049
Phase 3 Initial Routing | Checksum: 14ef673b3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5492 ; free virtual = 29018
INFO: [Route 35-580] Design has 74 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|             sys_clk0_dcm |                  clkout0 |reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]|
|             sys_clk0_dcm |                  clkout0 |reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]|
|             sys_clk0_dcm |                  clkout0 |reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]|
|             sys_clk0_dcm |                  clkout0 |reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]|
|             sys_clk0_dcm |                  clkout0 |reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 878
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.816 | TNS=-130.817| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1307ecfc9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5500 ; free virtual = 29026

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.972 | TNS=-123.096| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b36cec11

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5507 ; free virtual = 29033
Phase 4 Rip-up And Reroute | Checksum: 1b36cec11

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5507 ; free virtual = 29033

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17bca5d80

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5511 ; free virtual = 29037
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.816 | TNS=-130.817| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f7fc4a11

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5509 ; free virtual = 29035

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f7fc4a11

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5509 ; free virtual = 29035
Phase 5 Delay and Skew Optimization | Checksum: 1f7fc4a11

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5509 ; free virtual = 29035

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17dc7a363

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5520 ; free virtual = 29046
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.816 | TNS=-130.817| WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd3f6ad2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5517 ; free virtual = 29043
Phase 6 Post Hold Fix | Checksum: 1bd3f6ad2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5509 ; free virtual = 29035

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.46839 %
  Global Horizontal Routing Utilization  = 3.21735 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 175d54660

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5525 ; free virtual = 29051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 175d54660

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5521 ; free virtual = 29047

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 191dc9d7f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5517 ; free virtual = 29043

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.816 | TNS=-130.817| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 191dc9d7f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5520 ; free virtual = 29046
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5590 ; free virtual = 29117

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
233 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5590 ; free virtual = 29117
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5523 ; free virtual = 29102
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
245 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.65s |  WALL: 0.28s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5501 ; free virtual = 29063

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.815 | TNS=-130.870 | WHS=0.054 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18d887c33

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5313 ; free virtual = 28875
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.815 | TNS=-130.870 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: snap_infrastructure_inst/sys_clk0_dcm.
INFO: [Physopt 32-663] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Re-placed instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-952] Improved path group WNS = -2.742. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_6_n_0.
INFO: [Physopt 32-710] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_6_n_0. Critical path length was reduced through logic transformation on cell reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_6_comp.
INFO: [Physopt 32-952] Improved path group WNS = -2.729. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_2_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -2.729. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: p_1_in[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__3_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/cpu_tx_buffer_selR.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0/core_clocking_i/clkout0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/addrb[11].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe_mac/mac_rx/rx_crc_chk/p_33_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: snap_infrastructure_inst/wb_rst_i.
INFO: [Physopt 32-663] Processed net snap_infrastructure_inst/sys_rst_reg_z.  Re-placed instance snap_infrastructure_inst/sys_rst_reg_z_reg
INFO: [Physopt 32-952] Improved path group WNS = -0.057. Path group: **async_default**. Processed net: snap_infrastructure_inst/sys_rst_reg_z.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: snap_infrastructure_inst/sys_rst_reg_z.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: snap_infrastructure_inst/sys_clk0_dcm.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: p_1_in[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0].
INFO: [Physopt 32-952] Improved path group WNS = -2.683. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__3_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/DI[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/cpu_tx_buffer_selR.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0/core_clocking_i/clkout0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/addrb[11].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe_mac/mac_rx/rx_crc_chk/p_33_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: snap_infrastructure_inst/wb_rst_i.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: snap_infrastructure_inst/sys_rst_reg_z.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.683 | TNS=-116.784 | WHS=0.030 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 18d887c33

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5507 ; free virtual = 29069
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5507 ; free virtual = 29069
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.683 | TNS=-116.784 | WHS=0.030 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.132  |         14.086  |            0  |              0  |                     5  |           0  |           1  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5507 ; free virtual = 29069
Ending Physical Synthesis Task | Checksum: 18bd00dd6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5505 ; free virtual = 29067
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5615 ; free virtual = 29177
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5550 ; free virtual = 29164
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 23:15:35 2023...
[Thu Jul 20 23:15:41 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.51 ; elapsed = 00:02:02 . Memory (MB): peak = 3214.684 ; gain = 0.000 ; free physical = 7491 ; free virtual = 31073
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3214.684 ; gain = 0.000 ; free physical = 7447 ; free virtual = 31029
INFO: [Netlist 29-17] Analyzing 1962 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3478.758 ; gain = 20.070 ; free physical = 7175 ; free virtual = 30756
Restored from archive | CPU: 0.610000 secs | Memory: 33.431595 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3478.758 ; gain = 20.070 ; free physical = 7175 ; free virtual = 30756
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3478.758 ; gain = 0.000 ; free physical = 7178 ; free virtual = 30760
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 363 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 36 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances
  RAM64M => RAM64M (RAMD64E(x4)): 26 instances
  SRLC32E => SRL16E: 290 instances

# set impl_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
# launch_runs impl_1 -to_step write_bitstream
[Thu Jul 20 23:15:44 2023] Launched impl_1...
Run output will be captured here: /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Jul 20 23:15:44 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top.dcp

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.289 ; gain = 5.938 ; free physical = 6329 ; free virtual = 29803
INFO: [Device 21-403] Loading part xc7k160tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2567.402 ; gain = 0.000 ; free physical = 6817 ; free virtual = 30291
INFO: [Netlist 29-17] Analyzing 2054 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.508 ; gain = 0.000 ; free physical = 6269 ; free virtual = 29743
Restored from archive | CPU: 0.030000 secs | Memory: 1.339287 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.508 ; gain = 0.000 ; free physical = 6269 ; free virtual = 29743
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.508 ; gain = 0.000 ; free physical = 6273 ; free virtual = 29748
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 36 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances
  RAM64M => RAM64M (RAMD64E(x4)): 74 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2716.508 ; gain = 168.094 ; free physical = 6273 ; free virtual = 29748
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/sysgen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2826.133 ; gain = 109.625 ; free physical = 6252 ; free virtual = 29726

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14a715c8d

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2904.945 ; gain = 78.812 ; free physical = 6221 ; free virtual = 29696

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12e3e89b0

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6076 ; free virtual = 29550
INFO: [Opt 31-389] Phase Retarget created 295 cells and removed 316 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17bef2634

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6075 ; free virtual = 29550
INFO: [Opt 31-389] Phase Constant propagation created 50 cells and removed 314 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11bde0fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6063 ; free virtual = 29538
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 841 cells
INFO: [Opt 31-1021] In phase Sweep, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11bde0fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6080 ; free virtual = 29554
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 106870cae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6080 ; free virtual = 29554
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 7 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cff8b837

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6080 ; free virtual = 29554
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             295  |             316  |                                             33  |
|  Constant propagation         |              50  |             314  |                                             30  |
|  Sweep                        |               7  |             841  |                                            122  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               2  |               7  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             46  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3131.941 ; gain = 0.000 ; free physical = 6077 ; free virtual = 29551
Ending Logic Optimization Task | Checksum: 1166e034f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3131.941 ; gain = 56.027 ; free physical = 6077 ; free virtual = 29551

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 27 BRAM(s) out of a total of 80 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 20 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 24 Total Ports: 160
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1055735d4

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6001 ; free virtual = 29475
Ending Power Optimization Task | Checksum: 1055735d4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3681.879 ; gain = 549.938 ; free physical = 6032 ; free virtual = 29506

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 11b9903d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6040 ; free virtual = 29514
Ending Final Cleanup Task | Checksum: 11b9903d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6040 ; free virtual = 29514

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6040 ; free virtual = 29514
Ending Netlist Obfuscation Task | Checksum: 11b9903d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6040 ; free virtual = 29514
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3681.879 ; gain = 965.371 ; free physical = 6040 ; free virtual = 29514
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3681.879 ; gain = 0.000 ; free physical = 6015 ; free virtual = 29490
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[5]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[6]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[7]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[8]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[9]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[5] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[0]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[1]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[2]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[3]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[4]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ENARDEN (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/user_we) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[5]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[6]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[7]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[8]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[9]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[1]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[2]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[3]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[4]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5910 ; free virtual = 29394
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fbf9ceb4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5910 ; free virtual = 29394
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5910 ; free virtual = 29394

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0 replication was created for snap_infrastructure_inst/idelayctrl_inst IDELAYCTRL
INFO: [Place 30-1907] snap_infrastructure_inst/idelayctrl_inst_REPLICATED_0_1 replication was created for snap_infrastructure_inst/idelayctrl_inst IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 161b85580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5949 ; free virtual = 29435

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 177120e17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5947 ; free virtual = 29432

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 177120e17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5946 ; free virtual = 29431
Phase 1 Placer Initialization | Checksum: 177120e17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5946 ; free virtual = 29431

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e7f4cd1c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5896 ; free virtual = 29381

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20a6d4ddb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5910 ; free virtual = 29396

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20a6d4ddb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5910 ; free virtual = 29396

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 192 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 4, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 85 nets or LUTs. Breaked 4 LUTs, combined 81 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5854 ; free virtual = 29339

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |             81  |                    85  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |             81  |                    85  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 2260f4684

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5844 ; free virtual = 29330
Phase 2.4 Global Placement Core | Checksum: 10467d10d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5831 ; free virtual = 29316
Phase 2 Global Placement | Checksum: 10467d10d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5843 ; free virtual = 29329

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d78792fe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5848 ; free virtual = 29334

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19653d5f1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5846 ; free virtual = 29331

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e82acb88

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5845 ; free virtual = 29330

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21f0c328d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5845 ; free virtual = 29330

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c7459b44

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5846 ; free virtual = 29331

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20209c53f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5834 ; free virtual = 29320

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2810d6464

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5834 ; free virtual = 29320

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 259acffb9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5834 ; free virtual = 29320

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d6168214

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5824 ; free virtual = 29310
Phase 3 Detail Placement | Checksum: 1d6168214

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5823 ; free virtual = 29308

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25fa43ead

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.732 | TNS=-56.601 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d57acca7

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5815 ; free virtual = 29301
INFO: [Place 46-33] Processed net wb_adc16_controller/Q[6], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c1cc88bc

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5814 ; free virtual = 29299
Phase 4.1.1.1 BUFG Insertion | Checksum: 25fa43ead

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5813 ; free virtual = 29299

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.546. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a1a1dab8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5811 ; free virtual = 29297

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5811 ; free virtual = 29297
Phase 4.1 Post Commit Optimization | Checksum: 1a1a1dab8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5811 ; free virtual = 29297

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a1a1dab8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5812 ; free virtual = 29298

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a1a1dab8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5811 ; free virtual = 29297
Phase 4.3 Placer Reporting | Checksum: 1a1a1dab8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5811 ; free virtual = 29297

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5812 ; free virtual = 29298

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5812 ; free virtual = 29298
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17d52ef19

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5812 ; free virtual = 29298
Ending Placer Task | Checksum: ae0e5649

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5812 ; free virtual = 29298
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5864 ; free virtual = 29349
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5805 ; free virtual = 29336
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5250 ; free virtual = 28749
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3688.988 ; gain = 0.000 ; free physical = 5250 ; free virtual = 28749
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Begin power optimizations | Checksum: 109dc2353
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.546 | TNS=-53.894 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3881.762 ; gain = 117.770 ; free physical = 5315 ; free virtual = 28815
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-54] Flop output of reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
Found 2026 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4094.930 ; gain = 330.938 ; free physical = 5248 ; free virtual = 28748
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5182 ; free virtual = 28681
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1623 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 786 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5171 ; free virtual = 28671
Power optimization passes: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4094.930 ; gain = 330.938 ; free physical = 5170 ; free virtual = 28669

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5720 ; free virtual = 29220


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 80 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 12 accepted clusters 1
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 197 accepted clusters 59

Number of Slice Registers augmented: 0 newly gated: 167 Total: 16235
Number of SRLs augmented: 0  newly gated: 0 Total: 2355
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 160
Number of Flops added for Enable Generation: 0

Flops dropped: 0/244 RAMS dropped: 0/1 Clusters dropped: 0/60 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 12
    LUT3 : 1
    LUT4 : 0
    LUT5 : 4
    LUT6 : 4

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 17f296c42

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5712 ; free virtual = 29212
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5712 ; free virtual = 29212
End power optimizations | Checksum: 15b1b4500
Power optimization: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4094.930 ; gain = 405.941 ; free physical = 5770 ; free virtual = 29269
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 37881064 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5770 ; free virtual = 29269
Ending Netlist Obfuscation Task | Checksum: 15b1b4500

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5769 ; free virtual = 29269
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4094.930 ; gain = 405.941 ; free physical = 5769 ; free virtual = 29269
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5712 ; free virtual = 29254
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_postplace_pwropt.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.29s |  WALL: 0.35s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5776 ; free virtual = 29289

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.546 | TNS=-53.894 |
Phase 1 Physical Synthesis Initialization | Checksum: f0429d0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5750 ; free virtual = 29263
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.546 | TNS=-53.894 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: f0429d0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5763 ; free virtual = 29275

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.546 | TNS=-53.894 |
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_infrastructure_inst/sys_clk0_dcm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-710] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_6_n_0. Critical path length was reduced through logic transformation on cell reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_6_comp.
INFO: [Physopt 32-735] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.516 | TNS=-53.714 |
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_checksum_00__2_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.477 | TNS=-53.012 |
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0].  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[0]
INFO: [Physopt 32-572] Net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_infrastructure_inst/sys_clk0_dcm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0].  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[0]
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.477 | TNS=-53.012 |
Phase 3 Critical Path Optimization | Checksum: f0429d0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5756 ; free virtual = 29268

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.477 | TNS=-53.012 |
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_infrastructure_inst/sys_clk0_dcm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_checksum_00__2_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_fixed_0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0].  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[0]
INFO: [Physopt 32-572] Net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net snap_infrastructure_inst/sys_clk0_dcm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0].  Did not re-place instance reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[0]
INFO: [Physopt 32-702] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.477 | TNS=-53.012 |
Phase 4 Critical Path Optimization | Checksum: f0429d0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5755 ; free virtual = 29268
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5755 ; free virtual = 29268
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.477 | TNS=-53.012 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.069  |          0.882  |            0  |              0  |                     2  |           0  |           2  |  00:00:01  |
|  Total          |          0.069  |          0.882  |            0  |              0  |                     2  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5759 ; free virtual = 29272
Ending Physical Synthesis Task | Checksum: 14a70d079

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5760 ; free virtual = 29272
INFO: [Common 17-83] Releasing license: Implementation
213 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5716 ; free virtual = 29272
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 97db9f32 ConstDB: 0 ShapeSum: 208991b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: be68cafe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5586 ; free virtual = 29112
Post Restoration Checksum: NetGraph: 8b9b3946 NumContArr: 32cd91b8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: be68cafe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5590 ; free virtual = 29116

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: be68cafe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5549 ; free virtual = 29075

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: be68cafe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5549 ; free virtual = 29075
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11ee4e61e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5533 ; free virtual = 29059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.650 | TNS=-59.090| WHS=-0.691 | THS=-1004.066|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: bb1fc4df

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5528 ; free virtual = 29054
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.650 | TNS=-59.008| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: fa08ae74

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5528 ; free virtual = 29054
Phase 2 Router Initialization | Checksum: 186db42ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5528 ; free virtual = 29054

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26637
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26637
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 186db42ba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5522 ; free virtual = 29049
Phase 3 Initial Routing | Checksum: 14ef673b3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5492 ; free virtual = 29018
INFO: [Route 35-580] Design has 74 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|             sys_clk0_dcm |                  clkout0 |reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]|
|             sys_clk0_dcm |                  clkout0 |reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]|
|             sys_clk0_dcm |                  clkout0 |reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]|
|             sys_clk0_dcm |                  clkout0 |reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]|
|             sys_clk0_dcm |                  clkout0 |reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 878
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.816 | TNS=-130.817| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1307ecfc9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5500 ; free virtual = 29026

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.972 | TNS=-123.096| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b36cec11

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5507 ; free virtual = 29033
Phase 4 Rip-up And Reroute | Checksum: 1b36cec11

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5507 ; free virtual = 29033

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17bca5d80

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5511 ; free virtual = 29037
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.816 | TNS=-130.817| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f7fc4a11

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5509 ; free virtual = 29035

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f7fc4a11

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5509 ; free virtual = 29035
Phase 5 Delay and Skew Optimization | Checksum: 1f7fc4a11

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5509 ; free virtual = 29035

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17dc7a363

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5520 ; free virtual = 29046
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.816 | TNS=-130.817| WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd3f6ad2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5517 ; free virtual = 29043
Phase 6 Post Hold Fix | Checksum: 1bd3f6ad2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5509 ; free virtual = 29035

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.46839 %
  Global Horizontal Routing Utilization  = 3.21735 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 175d54660

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5525 ; free virtual = 29051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 175d54660

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5521 ; free virtual = 29047

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 191dc9d7f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5517 ; free virtual = 29043

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.816 | TNS=-130.817| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 191dc9d7f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5520 ; free virtual = 29046
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5590 ; free virtual = 29117

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
233 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5590 ; free virtual = 29117
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5523 ; free virtual = 29102
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
245 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.65s |  WALL: 0.28s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5501 ; free virtual = 29063

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.815 | TNS=-130.870 | WHS=0.054 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18d887c33

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5313 ; free virtual = 28875
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.815 | TNS=-130.870 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: snap_infrastructure_inst/sys_clk0_dcm.
INFO: [Physopt 32-663] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.  Re-placed instance reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2
INFO: [Physopt 32-952] Improved path group WNS = -2.742. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__1_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_6_n_0.
INFO: [Physopt 32-710] Processed net reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_6_n_0. Critical path length was reduced through logic transformation on cell reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_6_comp.
INFO: [Physopt 32-952] Improved path group WNS = -2.729. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_2_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -2.729. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__0_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: p_1_in[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__3_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[31]_0[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/cpu_tx_buffer_selR.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0/core_clocking_i/clkout0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/addrb[11].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe_mac/mac_rx/rx_crc_chk/p_33_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: snap_infrastructure_inst/wb_rst_i.
INFO: [Physopt 32-663] Processed net snap_infrastructure_inst/sys_rst_reg_z.  Re-placed instance snap_infrastructure_inst/sys_rst_reg_z_reg
INFO: [Physopt 32-952] Improved path group WNS = -0.057. Path group: **async_default**. Processed net: snap_infrastructure_inst/sys_rst_reg_z.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: snap_infrastructure_inst/sys_rst_reg_z.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_0_reg_n_0_[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: snap_infrastructure_inst/sys_clk0_dcm.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__2_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: p_1_in[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_11_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_16_n_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/p_0_in[0].
INFO: [Physopt 32-952] Improved path group WNS = -2.683. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/local_ip_reg_reg[2]_0[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/ip_checksum_00__2_carry__3_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout0. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/enable_cpu.gbe_cpu_attach_inst/DI[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/cpu_tx_buffer_selR.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe_pcs_pma/U0/core_clocking_i/clkout0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk0_dcm. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/addrb[11].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: reconstruct_albatros_dual_15_gbe_output_one_gbe_mac/mac_rx/rx_crc_chk/p_33_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: snap_infrastructure_inst/wb_rst_i.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: snap_infrastructure_inst/sys_rst_reg_z.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.683 | TNS=-116.784 | WHS=0.030 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 18d887c33

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5507 ; free virtual = 29069
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5507 ; free virtual = 29069
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.683 | TNS=-116.784 | WHS=0.030 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.132  |         14.086  |            0  |              0  |                     5  |           0  |           1  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5507 ; free virtual = 29069
Ending Physical Synthesis Task | Checksum: 18bd00dd6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5505 ; free virtual = 29067
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5615 ; free virtual = 29177
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4094.930 ; gain = 0.000 ; free physical = 5550 ; free virtual = 29164
INFO: [Common 17-1381] The checkpoint '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 23:15:35 2023...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.285 ; gain = 5.938 ; free physical = 6016 ; free virtual = 29599
INFO: [Device 21-403] Loading part xc7k160tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2563.398 ; gain = 0.000 ; free physical = 6413 ; free virtual = 29995
INFO: [Netlist 29-17] Analyzing 1962 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2901.480 ; gain = 25.008 ; free physical = 5728 ; free virtual = 29310
Restored from archive | CPU: 0.630000 secs | Memory: 34.570473 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2901.480 ; gain = 25.008 ; free physical = 5728 ; free virtual = 29310
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.480 ; gain = 0.000 ; free physical = 5733 ; free virtual = 29315
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 363 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 36 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances
  RAM64M => RAM64M (RAMD64E(x4)): 26 instances
  SRLC32E => SRL16E: 290 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2905.480 ; gain = 357.070 ; free physical = 5733 ; free virtual = 29315
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/simple_bram_vacc3/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/simple_bram_vacc2/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/simple_bram_vacc1/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/simple_bram_vacc/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/reorder_4_to_8/reorder/delay_din_bram0/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_9/butterfly_direct/twiddle_x0/coeff_gen/cosin/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_8/butterfly_direct/twiddle_x0/coeff_gen/cosin/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_7/butterfly_direct/twiddle_x0/coeff_gen/cosin/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_6/butterfly_direct/twiddle_x0/coeff_gen/cosin/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_5/butterfly_direct/twiddle_x0/coeff_gen/cosin/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_3/delay1/ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_3/delay0/ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_2/delay1/ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_2/delay0/ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_12/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/xpm_memory_tdpram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_11/butterfly_direct/twiddle_x0/coeff_gen/cosin/lookup/xpm_memory_tdpram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_10/butterfly_direct/twiddle_x0/coeff_gen/cosin/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_1/delay1/ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/biplex_core/fft_stage_1/delay0/ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/bi_real_unscr_2x/reorder_odd/map1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/bi_real_unscr_2x/reorder_odd/buf0/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/bi_real_unscr_2x/reorder_even/map1/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/pfb/fft_biplex_real_2x/bi_real_unscr_2x/reorder_even/buf0/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_reorder/delay_din_bram0/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst> is part of IP: <reconstruct_albatros_dual_15_ip_inst/U0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage reconstruct_albatros_dual_15_ip_inst/U0/reconstruct_albatros_dual_15_struct/four_bit_quant/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[5]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[6]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[7]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[8]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[9]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[5] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[0]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[1]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[2]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[3]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[4]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ENARDEN (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/user_we) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[10] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[5]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[11] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[6]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[12] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[7]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[13] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[8]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[14] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[9]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[6] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[1]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[7] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[2]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[8] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[3]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRARDADDR[9] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg_2[4]) which is driven by a register (reconstruct_albatros_dual_15_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: reconstruct_albatros_dual_15_gbe_output_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 42 net(s) have no routable loads. The problem bus(es) and/or net(s) are reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, reconstruct_albatros_dual_15_snap_adc/frame_clk_in, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, reconstruct_albatros_dual_15_gbe_output_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 26 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 55 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_15/myproj/myproj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jul 20 23:16:07 2023. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3524.945 ; gain = 601.621 ; free physical = 5583 ; free virtual = 29178
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 23:16:07 2023...
[Thu Jul 20 23:16:08 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3482.758 ; gain = 0.000 ; free physical = 7143 ; free virtual = 30738
# cd [get_property DIRECTORY [current_project]]
# write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit "up 0x0 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top.mcs" -force
Command: write_cfgmem -format mcs -size 32 -interface SPIx4 -loadbit {up 0x0 ./myproj.runs/impl_1/top.bit } -checksum -file ./myproj.runs/impl_1/top.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile ./myproj.runs/impl_1/top.bit
Writing file ./myproj.runs/impl_1/top.mcs
Writing log file ./myproj.runs/impl_1/top.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF
Checksum           0x9A147BAA
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                         Checksum
0x00000000    0x00661EDB    Jul 20 23:16:06 2023    ./myproj.runs/impl_1/top.bit    0x01CD38CE
File Checksum Total                                                                 0x01CD38CE
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit "up 0x0008000 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top_0x8000.mcs" -force
Command: write_cfgmem -format mcs -size 32 -interface SPIx4 -loadbit {up 0x0008000 ./myproj.runs/impl_1/top.bit } -checksum -file ./myproj.runs/impl_1/top_0x8000.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00008000
Loading bitfile ./myproj.runs/impl_1/top.bit
Writing file ./myproj.runs/impl_1/top_0x8000.mcs
Writing log file ./myproj.runs/impl_1/top_0x8000.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF
Checksum           0x9A147BAA
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                         Checksum
0x00008000    0x00669EDB    Jul 20 23:16:06 2023    ./myproj.runs/impl_1/top.bit    0x01CD38CE
File Checksum Total                                                                 0x01CD38CE
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# write_cfgmem  -format bin -size 32 -interface SPIx4 -loadbit "up 0x0 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top.bin" -force
Command: write_cfgmem -format bin -size 32 -interface SPIx4 -loadbit {up 0x0 ./myproj.runs/impl_1/top.bit } -checksum -file ./myproj.runs/impl_1/top.bin -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile ./myproj.runs/impl_1/top.bit
Writing file ./myproj.runs/impl_1/top.bin
Writing log file ./myproj.runs/impl_1/top.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF
Checksum           0x9A147BAA
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                         Checksum
0x00000000    0x00661EDB    Jul 20 23:16:06 2023    ./myproj.runs/impl_1/top.bit    0x01CD38CE
File Checksum Total                                                                 0x01CD38CE
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# check_timing impl_1
CRITICAL WARNING: [CASPER-1] ERROR: Found timing violations => Worst Negative Slack: -2.682879 ns
CRITICAL WARNING: [CASPER-1] ERROR: Found timing violations => Total Negative Slack: -116.784462 ns
No timing violations => Worst Hold Slack: 0.029543 ns
# check_zero_critical $impl_critical_count implementation
# check_zero_critical $synth_critical_count synthesis
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 23:16:10 2023...
