// Seed: 38464091
module module_0;
  reg id_1;
  always @(posedge id_1) id_1 <= id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_18 :
  assert property (@(1) id_5)
  else id_12 = 1;
  wire id_19;
  id_20(
      id_8, id_13
  );
  assign id_9 = 1'd0;
  nor primCall (
      id_1,
      id_12,
      id_13,
      id_14,
      id_16,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8
  );
  id_21(
      .id_0(1), .id_1(id_20), .id_2(id_3), .id_3(id_6)
  );
  assign id_11   = 1;
  assign id_1[1] = 1 & "";
  wire  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  assign id_10 = id_28;
  module_0 modCall_1 ();
  wire id_40;
endmodule
