
ubuntu-preinstalled/bzip2recover:     file format elf32-littlearm


Disassembly of section .init:

000007fc <.init>:
 7fc:	push	{r3, lr}
 800:	bl	11f0 <close@plt+0x8a4>
 804:	pop	{r3, pc}

Disassembly of section .plt:

00000808 <fdopen@plt-0x14>:
 808:	push	{lr}		; (str lr, [sp, #-4]!)
 80c:	ldr	lr, [pc, #4]	; 818 <fdopen@plt-0x4>
 810:	add	lr, pc, lr
 814:	ldr	pc, [lr, #8]!
 818:	andeq	r1, r1, r8, lsr r7

0000081c <fdopen@plt>:
 81c:	add	ip, pc, #0, 12
 820:	add	ip, ip, #69632	; 0x11000
 824:	ldr	pc, [ip, #1848]!	; 0x738

00000828 <__cxa_finalize@plt>:
 828:	add	ip, pc, #0, 12
 82c:	add	ip, ip, #69632	; 0x11000
 830:	ldr	pc, [ip, #1840]!	; 0x730

00000834 <fopen@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #69632	; 0x11000
 83c:	ldr	pc, [ip, #1832]!	; 0x728

00000840 <fflush@plt>:
 840:	add	ip, pc, #0, 12
 844:	add	ip, ip, #69632	; 0x11000
 848:	ldr	pc, [ip, #1824]!	; 0x720

0000084c <free@plt>:
 84c:			; <UNDEFINED> instruction: 0xe7fd4778
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #69632	; 0x11000
 858:	ldr	pc, [ip, #1812]!	; 0x714

0000085c <perror@plt>:
 85c:	add	ip, pc, #0, 12
 860:	add	ip, ip, #69632	; 0x11000
 864:	ldr	pc, [ip, #1804]!	; 0x70c

00000868 <__memcpy_chk@plt>:
 868:	add	ip, pc, #0, 12
 86c:	add	ip, ip, #69632	; 0x11000
 870:	ldr	pc, [ip, #1796]!	; 0x704

00000874 <fwrite@plt>:
 874:	add	ip, pc, #0, 12
 878:	add	ip, ip, #69632	; 0x11000
 87c:	ldr	pc, [ip, #1788]!	; 0x6fc

00000880 <__stpcpy_chk@plt>:
 880:	add	ip, pc, #0, 12
 884:	add	ip, ip, #69632	; 0x11000
 888:	ldr	pc, [ip, #1780]!	; 0x6f4

0000088c <__strcpy_chk@plt>:
 88c:	add	ip, pc, #0, 12
 890:	add	ip, ip, #69632	; 0x11000
 894:	ldr	pc, [ip, #1772]!	; 0x6ec

00000898 <malloc@plt>:
 898:	add	ip, pc, #0, 12
 89c:	add	ip, ip, #69632	; 0x11000
 8a0:	ldr	pc, [ip, #1764]!	; 0x6e4

000008a4 <__libc_start_main@plt>:
 8a4:	add	ip, pc, #0, 12
 8a8:	add	ip, ip, #69632	; 0x11000
 8ac:	ldr	pc, [ip, #1756]!	; 0x6dc

000008b0 <__gmon_start__@plt>:
 8b0:	add	ip, pc, #0, 12
 8b4:	add	ip, ip, #69632	; 0x11000
 8b8:	ldr	pc, [ip, #1748]!	; 0x6d4

000008bc <open@plt>:
 8bc:	add	ip, pc, #0, 12
 8c0:	add	ip, ip, #69632	; 0x11000
 8c4:	ldr	pc, [ip, #1740]!	; 0x6cc

000008c8 <exit@plt>:
 8c8:	add	ip, pc, #0, 12
 8cc:	add	ip, ip, #69632	; 0x11000
 8d0:	ldr	pc, [ip, #1732]!	; 0x6c4

000008d4 <strlen@plt>:
 8d4:	add	ip, pc, #0, 12
 8d8:	add	ip, ip, #69632	; 0x11000
 8dc:	ldr	pc, [ip, #1724]!	; 0x6bc

000008e0 <__errno_location@plt>:
 8e0:	add	ip, pc, #0, 12
 8e4:	add	ip, ip, #69632	; 0x11000
 8e8:	ldr	pc, [ip, #1716]!	; 0x6b4

000008ec <__sprintf_chk@plt>:
 8ec:	add	ip, pc, #0, 12
 8f0:	add	ip, ip, #69632	; 0x11000
 8f4:	ldr	pc, [ip, #1708]!	; 0x6ac

000008f8 <strncpy@plt>:
 8f8:	add	ip, pc, #0, 12
 8fc:	add	ip, ip, #69632	; 0x11000
 900:	ldr	pc, [ip, #1700]!	; 0x6a4

00000904 <__fprintf_chk@plt>:
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #69632	; 0x11000
 90c:	ldr	pc, [ip, #1692]!	; 0x69c

00000910 <fclose@plt>:
 910:	add	ip, pc, #0, 12
 914:	add	ip, ip, #69632	; 0x11000
 918:	ldr	pc, [ip, #1684]!	; 0x694

0000091c <strrchr@plt>:
 91c:	add	ip, pc, #0, 12
 920:	add	ip, ip, #69632	; 0x11000
 924:	ldr	pc, [ip, #1676]!	; 0x68c

00000928 <putc@plt>:
 928:	add	ip, pc, #0, 12
 92c:	add	ip, ip, #69632	; 0x11000
 930:	ldr	pc, [ip, #1668]!	; 0x684

00000934 <abort@plt>:
 934:	add	ip, pc, #0, 12
 938:	add	ip, ip, #69632	; 0x11000
 93c:	ldr	pc, [ip, #1660]!	; 0x67c

00000940 <getc@plt>:
 940:	add	ip, pc, #0, 12
 944:	add	ip, ip, #69632	; 0x11000
 948:	ldr	pc, [ip, #1652]!	; 0x674

0000094c <close@plt>:
 94c:	add	ip, pc, #0, 12
 950:	add	ip, ip, #69632	; 0x11000
 954:	ldr	pc, [ip, #1644]!	; 0x66c

Disassembly of section .text:

00000958 <.text>:
     958:	svcmi	0x00f0e92d
     95c:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
     960:	vqdmulh.s<illegal width 8>	d24, d0, d4
     964:			; <UNDEFINED> instruction: 0xf8df72cf
     968:	strmi	r5, [ip], -r4, asr #15
     96c:			; <UNDEFINED> instruction: 0x37c0f8df
     970:	stmdavs	r9, {r0, r2, r3, r4, r5, r6, sl, lr}
     974:	stmiapl	pc!, {r0, r3, r4, r7, ip, sp, pc}^	; <UNPREDICTABLE>
     978:	strmi	r4, [r0], r8, lsr #12
     97c:	ldrtmi	r2, [r8], -r0, lsl #10
     980:	bvc	fe43c1a8 <rbEnd@@Base+0xfe303a98>
     984:	svc	0x00b8f7ff
     988:	sbfxcc	pc, pc, #17, #9
     98c:	strbpl	pc, [pc, r7, lsl #17]	; <UNPREDICTABLE>
     990:			; <UNDEFINED> instruction: 0xf8df223d
     994:	smlatbcs	r1, r4, r7, r7
     998:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     99c:	eorshi	pc, r0, sp, asr #17
     9a0:			; <UNDEFINED> instruction: 0xc798f8df
     9a4:	tstls	r1, #29
     9a8:	andcc	pc, r7, r8, asr r8	; <UNPREDICTABLE>
     9ac:			; <UNDEFINED> instruction: 0x0790f8df
     9b0:	ldrbtmi	r7, [r8], #-29	; 0xffffffe3
     9b4:			; <UNDEFINED> instruction: 0xf8589314
     9b8:	tstls	r3, #12
     9bc:			; <UNDEFINED> instruction: 0xf7ff681b
     9c0:	mcrcs	15, 0, lr, cr2, cr10, {2}
     9c4:	orrshi	pc, sp, #64	; 0x40
     9c8:	strmi	r6, [r8], -r1, ror #16
     9cc:			; <UNDEFINED> instruction: 0xf7ff9108
     9d0:	vmax.f32	d30, d16, d2
     9d4:	stmdbls	r8, {r0, r1, r3, r4, r5, r7, r8, r9, ip, sp, lr}
     9d8:	vqsub.s8	d4, d16, d8
     9dc:	ldcls	3, cr8, [r4], {133}	; 0x85
     9e0:			; <UNDEFINED> instruction: 0xf44f1c42
     9e4:			; <UNDEFINED> instruction: 0x462063fa
     9e8:	svc	0x003ef7ff
     9ec:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
     9f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     9f4:	svc	0x001ef7ff
     9f8:			; <UNDEFINED> instruction: 0xf0002800
     9fc:			; <UNDEFINED> instruction: 0xf0008367
     a00:			; <UNDEFINED> instruction: 0xf8dffd2b
     a04:	cdp	7, 1, cr2, cr8, cr4, {2}
     a08:			; <UNDEFINED> instruction: 0x21013a90
     a0c:	sxtabmi	r4, r9, sl, ror #8
     a10:	strmi	r4, [r4], -lr, lsr #12
     a14:	stmdavs	r0, {r0, r1, r4, fp, ip, pc}
     a18:	svc	0x0074f7ff
     a1c:			; <UNDEFINED> instruction: 0xf8df980c
     a20:	tstcs	r0, ip, lsr #14
     a24:			; <UNDEFINED> instruction: 0x2728f8df
     a28:	strmi	r4, [pc], -r8, lsl #13
     a2c:	ldrbtmi	r5, [sl], #-2243	; 0xfffff73d
     a30:	addseq	pc, r0, r5, asr #4
     a34:	vorr.i32	d25, #4325376	; 0x00420000
     a38:	strls	r5, [r8, #-56]	; 0xffffffc8
     a3c:	andsvs	r9, r9, sp, lsl #6
     a40:	vqadd.s8	q11, <illegal reg q2.5>, <illegal reg q4.5>
     a44:	andls	r3, r6, r9, asr r3
     a48:	msrne	CPSR_sx, #206569472	; 0xc500000
     a4c:	tstls	r0, #1342177281	; 0x50000001
     a50:	bls	1b8a78 <rbEnd@@Base+0x80368>
     a54:	cmnvc	r2, r1, asr #4	; <UNPREDICTABLE>
     a58:	svclt	0x0008428b
     a5c:	mulsle	sl, r5, r2
     a60:			; <UNDEFINED> instruction: 0x465f46d0
     a64:			; <UNDEFINED> instruction: 0xf0004620
     a68:			; <UNDEFINED> instruction: 0xf118fc89
     a6c:			; <UNDEFINED> instruction: 0xf1470a01
     a70:	stmdacs	r2, {r8, r9, fp}
     a74:	svceq	0x00ebd047
     a78:	cmpne	r1, r3, asr #4	; <UNPREDICTABLE>
     a7c:	stmdbeq	r9, {r0, r1, r6, r9, fp, sp, lr, pc}^
     a80:	andeq	pc, r1, r0
     a84:	strbeq	lr, [r5, #-2624]	; 0xfffff5c0
     a88:	vshll.u8	<illegal reg q7.5>, d15, #1
     a8c:	mvnle	r4, fp, lsl #5
     a90:	addsmi	r9, sp, #16, 22	; 0x4000
     a94:			; <UNDEFINED> instruction: 0xf1bbd1e4
     a98:	svclt	0x00080f00
     a9c:	svceq	0x0032f1ba
     aa0:			; <UNDEFINED> instruction: 0xf1b8d32d
     aa4:	movwls	r0, #37680	; 0x9330
     aa8:	rscscc	pc, pc, r7, asr #2
     aac:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
     ab0:	ldmpl	r7, {r2, r3, r9, fp, ip, pc}^
     ab4:	blls	2272e0 <rbEnd@@Base+0xeebd0>
     ab8:	stmib	r7, {r0, r1, r2, r4, r5, sl, lr}^
     abc:			; <UNDEFINED> instruction: 0xb1ab2000
     ac0:	ldrmi	r9, [lr], #-2829	; 0xfffff4f3
     ac4:			; <UNDEFINED> instruction: 0x1c00e9d6
     ac8:	movwls	r1, #59987	; 0xea53
     acc:	movweq	lr, #52064	; 0xcb60
     ad0:	ldmib	sp, {r0, r1, r2, r3, r8, r9, ip, pc}^
     ad4:	blcs	9714 <_IO_stdin_used@@Base+0x8220>
     ad8:	bcs	fe0b0700 <rbEnd@@Base+0xfdf77ff0>
     adc:	subhi	pc, r5, #128	; 0x80
     ae0:	vpmax.s8	d25, d12, d8
     ae4:	addsmi	r3, sl, #1006632961	; 0x3c000001
     ae8:	adchi	pc, r7, #0, 6
     aec:	movwcc	r9, #6920	; 0x1b08
     af0:	sbcseq	r9, lr, r8, lsl #6
     af4:	ldrtmi	r9, [r3], #-2829	; 0xfffff4f3
     af8:	blge	3b20c <bStart@@Base+0x28a1c>
     afc:	movwcs	lr, #1968	; 0x7b0
     b00:	ldrmi	r9, [r8], -r9, lsl #6
     b04:	blls	37aa54 <rbEnd@@Base+0x242344>
     b08:	ldmib	r3, {r0, r1, r4, r5, sl, lr}^
     b0c:	ldrmi	r1, [r3, #512]	; 0x200
     b10:	strmi	fp, [sl, #3848]	; 0xf08
     b14:	subshi	pc, r5, #128	; 0x80
     b18:			; <UNDEFINED> instruction: 0xf0004620
     b1c:	blls	4bfb08 <rbEnd@@Base+0x3873f8>
     b20:			; <UNDEFINED> instruction: 0xf0002b00
     b24:	ldmdals	r3, {r0, r1, r2, r6, r7, r9, pc}
     b28:			; <UNDEFINED> instruction: 0xf8df2101
     b2c:	cfmsub32	mvax1, mvfx2, mvfx8, mvfx12
     b30:	stmdavs	r0, {r4, r7, r9, fp, ip, sp}
     b34:			; <UNDEFINED> instruction: 0xf7ff447a
     b38:			; <UNDEFINED> instruction: 0xf8dfeee6
     b3c:	ldmdals	r4, {r5, r9, sl, ip}
     b40:			; <UNDEFINED> instruction: 0xf7ff4479
     b44:	stmdacs	r0, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     b48:	adchi	pc, r6, #0
     b4c:	stc2	0, cr15, [r4], {0}
     b50:			; <UNDEFINED> instruction: 0x360cf8df
     b54:			; <UNDEFINED> instruction: 0xf8cd2600
     b58:	ldrbtmi	r9, [fp], #-36	; 0xffffffdc
     b5c:	ldrtmi	r4, [r4], -r9, lsr #13
     b60:	cdp	13, 0, cr9, cr9, cr12, {0}
     b64:			; <UNDEFINED> instruction: 0xf04f3a10
     b68:			; <UNDEFINED> instruction: 0xf04f0a00
     b6c:	strls	r0, [sp], -r0, lsl #22
     b70:	mcr	6, 0, r9, cr8, cr0, {0}
     b74:	ands	r0, r7, r0, lsl sl
     b78:	svclt	0x0008455b
     b7c:			; <UNDEFINED> instruction: 0xf0804552
     b80:			; <UNDEFINED> instruction: 0xf11a80e6
     b84:	tstls	sl, r1, lsl #2
     b88:	tsteq	r0, fp, asr #2	; <UNPREDICTABLE>
     b8c:	ldmib	sp, {r0, r1, r3, r8, ip, pc}^
     b90:	ldmib	sp, {r1, r3, r8, r9, sp}^
     b94:	addmi	r0, fp, #-2147483647	; 0x80000001
     b98:	addmi	fp, r2, #8, 30
     b9c:	sbcshi	pc, pc, r0
     ba0:	beq	7d010 <rbStart@@Base+0x8da0>
     ba4:	bleq	3d0d8 <bStart@@Base+0x2a8e8>
     ba8:	beq	43c410 <rbEnd@@Base+0x303d00>
     bac:	blx	ff9bcbb6 <rbEnd@@Base+0xff8844a6>
     bb0:			; <UNDEFINED> instruction: 0xf0002802
     bb4:	svcls	0x000980bc
     bb8:	bicsvc	lr, r9, pc, asr #20
     bbc:	strcc	pc, [r4, #2271]!	; 0x8df
     bc0:	b	10673fc <rbEnd@@Base+0xf2ecec>
     bc4:	tstls	r9, r7, asr #2
     bc8:	andls	r0, r8, #210	; 0xd2
     bcc:	andeq	pc, r1, #0
     bd0:	b	1096f84 <rbEnd@@Base+0xf5e874>
     bd4:	bls	203100 <rbEnd@@Base+0xca9f0>
     bd8:	ldrmi	r9, [r3], #-782	; 0xfffffcf2
     bdc:	movwcs	lr, #2515	; 0x9d3
     be0:	msreq	CPSR_fsxc, r2, lsl r1
     be4:			; <UNDEFINED> instruction: 0xf1439104
     be8:	mrsls	r0, (UNDEF: 21)
     bec:	movwcs	lr, #27085	; 0x69cd
     bf0:	movwcs	lr, #18909	; 0x49dd
     bf4:	blls	212168 <rbEnd@@Base+0xd9a58>
     bf8:	ldrbmi	fp, [r2, #-3841]	; 0xfffff0ff
     bfc:	ldrmi	lr, [r9], -pc, asr #20
     c00:	b	11a702c <rbEnd@@Base+0x106e91c>
     c04:			; <UNDEFINED> instruction: 0xf8df4601
     c08:	stmdapl	pc!, {r5, r6, r8, sl, ip}^	; <UNPREDICTABLE>
     c0c:	ldmne	fp!, {r4, r8, fp, ip, pc}^
     c10:	ldmib	r3, {r2, r3, r8, r9, ip, pc}^
     c14:	orrlt	r2, r9, r0, lsl #6
     c18:	stmdavc	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
     c1c:	svclt	0x000845c3
     c20:	adcle	r4, r9, #780140544	; 0x2e800000
     c24:	svclt	0x0008455b
     c28:	andsle	r4, r4, r2, asr r5
     c2c:	blls	3a7454 <rbEnd@@Base+0x26ed44>
     c30:	ldmib	r3, {r0, r1, r4, sl, lr}^
     c34:	stmib	sp, {r8, r9, sp}^
     c38:	str	r2, [r2, r6, lsl #6]!
     c3c:	svclt	0x0008459b
     c40:			; <UNDEFINED> instruction: 0xd19e4592
     c44:	ldmdbls	r2, {r0, r2, r3, r8, r9, fp, ip, pc}
     c48:	ble	1c1167c <rbEnd@@Base+0x1ad8f6c>
     c4c:	movwls	r3, #54017	; 0xd301
     c50:	tstls	r0, #0, 6
     c54:			; <UNDEFINED> instruction: 0xf04fe7a4
     c58:	ldrcs	r0, [r7, -r7, lsl #16]
     c5c:			; <UNDEFINED> instruction: 0xf108fa27
     c60:			; <UNDEFINED> instruction: 0xf0014620
     c64:	cps	#1
     c68:			; <UNDEFINED> instruction: 0xf00038ff
     c6c:			; <UNDEFINED> instruction: 0xf1b8fba7
     c70:	ldrshle	r3, [r3, #255]!	; 0xff
     c74:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     c78:	blx	9caa48 <rbEnd@@Base+0x892338>
     c7c:	strtmi	pc, [r0], -r8, lsl #2
     c80:	tsteq	r1, r1	; <UNPREDICTABLE>
     c84:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     c88:	blx	fe63cc92 <rbEnd@@Base+0xfe504582>
     c8c:	svccc	0x00fff1b8
     c90:			; <UNDEFINED> instruction: 0xf04fd1f3
     c94:	strbcs	r0, [r5, -r7, lsl #16]
     c98:			; <UNDEFINED> instruction: 0xf108fa27
     c9c:			; <UNDEFINED> instruction: 0xf0014620
     ca0:	cps	#1
     ca4:			; <UNDEFINED> instruction: 0xf00038ff
     ca8:			; <UNDEFINED> instruction: 0xf1b8fb89
     cac:	ldrshle	r3, [r3, #255]!	; 0xff
     cb0:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     cb4:	blx	9ca99c <rbEnd@@Base+0x89228c>
     cb8:	strtmi	pc, [r0], -r8, lsl #2
     cbc:	tsteq	r1, r1	; <UNPREDICTABLE>
     cc0:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     cc4:	blx	1ebccce <rbEnd@@Base+0x1d845be>
     cc8:	svccc	0x00fff1b8
     ccc:			; <UNDEFINED> instruction: 0xf04fd1f3
     cd0:	ldrbcs	r0, [r0, -r7, lsl #16]
     cd4:			; <UNDEFINED> instruction: 0xf108fa27
     cd8:			; <UNDEFINED> instruction: 0xf0014620
     cdc:	cps	#1
     ce0:			; <UNDEFINED> instruction: 0xf00038ff
     ce4:			; <UNDEFINED> instruction: 0xf1b8fb6b
     ce8:	ldrshle	r3, [r3, #255]!	; 0xff
     cec:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     cf0:	blx	9cab38 <rbEnd@@Base+0x892428>
     cf4:	strtmi	pc, [r0], -r8, lsl #2
     cf8:	tsteq	r1, r1	; <UNPREDICTABLE>
     cfc:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     d00:	blx	173cd0a <rbEnd@@Base+0x16045fa>
     d04:	svccc	0x00fff1b8
     d08:			; <UNDEFINED> instruction: 0x271fd1f3
     d0c:			; <UNDEFINED> instruction: 0xf107fa26
     d10:			; <UNDEFINED> instruction: 0xf0014620
     d14:	svccc	0x00010101
     d18:	blx	143cd22 <rbEnd@@Base+0x1304612>
     d1c:	mvnsle	r1, fp, ror ip
     d20:			; <UNDEFINED> instruction: 0xf0004620
     d24:	blls	37f900 <rbEnd@@Base+0x2471f0>
     d28:	addmi	r9, fp, #294912	; 0x48000
     d2c:	bls	4f7b6c <rbEnd@@Base+0x3bf45c>
     d30:	mufe	f2, f0, f1
     d34:	ldmdavs	r0, {r4, r7, r9, fp, ip, sp}
     d38:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     d3c:			; <UNDEFINED> instruction: 0xf7ff447a
     d40:	andcs	lr, r0, r2, ror #27
     d44:	ldc	0, cr11, [sp], #100	; 0x64
     d48:	pop	{r2, r8, r9, fp, pc}
     d4c:			; <UNDEFINED> instruction: 0x46018ff0
     d50:			; <UNDEFINED> instruction: 0xf0004620
     d54:	blls	33fa28 <rbEnd@@Base+0x207318>
     d58:	movwcs	lr, #2515	; 0x9d3
     d5c:	bls	47aaec <rbEnd@@Base+0x3423dc>
     d60:			; <UNDEFINED> instruction: 0xf2021e53
     d64:	andcs	r7, r0, #-1073741773	; 0xc0000033
     d68:	svccs	0x0001f803
     d6c:			; <UNDEFINED> instruction: 0xd1fb4299
     d70:			; <UNDEFINED> instruction: 0xf44f9c11
     d74:	ldmdbls	r4, {r1, r3, r4, r5, r6, r7, r9, sp, lr}
     d78:			; <UNDEFINED> instruction: 0xf7ff4620
     d7c:	strtmi	lr, [r0], -r8, lsl #27
     d80:			; <UNDEFINED> instruction: 0xf7ff212f
     d84:	mcrrne	13, 12, lr, r4, cr12
     d88:			; <UNDEFINED> instruction: 0xf0002800
     d8c:	blls	3611f4 <rbEnd@@Base+0x228ae4>
     d90:	rscscc	pc, pc, #79	; 0x4f
     d94:	strtmi	r2, [r0], -r1, lsl #2
     d98:	mrc	12, 0, r1, cr9, cr15, {2}
     d9c:	smladls	r0, r0, sl, r3
     da0:	stc	7, cr15, [r4, #1020]!	; 0x3fc
     da4:	bls	45ee38 <rbEnd@@Base+0x326728>
     da8:	stmdaeq	r2, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
     dac:	blcs	82d2a0 <rbEnd@@Base+0x6f4b90>
     db0:	teqcs	r0, #4, 30
     db4:			; <UNDEFINED> instruction: 0xf8147023
     db8:	blcs	109c4 <_IO_stdin_used@@Base+0xf4d0>
     dbc:	ldflsd	f5, [r1], {247}	; 0xf7
     dc0:			; <UNDEFINED> instruction: 0xf7ff4620
     dc4:	blls	53c3ec <rbEnd@@Base+0x403cdc>
     dc8:	rscsvs	pc, sl, #1325400064	; 0x4f000000
     dcc:	tsteq	r8, r3, lsl #22
     dd0:			; <UNDEFINED> instruction: 0xf7ff4420
     dd4:	blne	fc334 <bEnd@@Base+0x25e74>
     dd8:	stmdble	r5, {r2, r8, r9, fp, sp}
     ddc:	bcc	127628 <bEnd@@Base+0x51168>
     de0:	bcs	b98050 <rbEnd@@Base+0xa5f940>
     de4:	tsthi	r4, r0	; <UNPREDICTABLE>
     de8:	andcs	r9, r5, #17408	; 0x4400
     dec:	bne	6d3574 <rbEnd@@Base+0x59ae64>
     df0:	mvnsvs	pc, #12582912	; 0xc00000
     df4:			; <UNDEFINED> instruction: 0xf7ff4479
     df8:	blls	4fc2e0 <rbEnd@@Base+0x3c3bd0>
     dfc:	ldflss	f2, [r1], {1}
     e00:	ldmdavs	r8, {r2, r3, r4, r6, r7, r9, fp, lr}
     e04:	ldrbtmi	r4, [sl], #-1595	; 0xfffff9c5
     e08:			; <UNDEFINED> instruction: 0xf7ff9400
     e0c:	ldmibmi	sl, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
     e10:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     e14:	blx	c3ce1e <rbEnd@@Base+0xb0470e>
     e18:	stmdacs	r0, {r4, ip, pc}
     e1c:	msrhi	CPSR_fsx, r0
     e20:			; <UNDEFINED> instruction: 0xf7ff2010
     e24:			; <UNDEFINED> instruction: 0x4604ed3a
     e28:			; <UNDEFINED> instruction: 0xf0002800
     e2c:	blls	421244 <rbEnd@@Base+0x2e8b34>
     e30:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e34:	andvs	r2, r3, r2, asr #14
     e38:	stmib	r0, {r8, r9, sp}^
     e3c:	cmncs	r7, #67108864	; 0x4000000
     e40:	blx	9dda54 <rbEnd@@Base+0x8a5344>
     e44:	strtmi	pc, [r0], -r8, lsl #2
     e48:	tsteq	r1, r1	; <UNPREDICTABLE>
     e4c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     e50:	blx	fed3ce58 <rbEnd@@Base+0xfec04748>
     e54:	svccc	0x00fff1b8
     e58:			; <UNDEFINED> instruction: 0xf04fd1f3
     e5c:	ldrbcs	r0, [sl, -r7, lsl #16]
     e60:			; <UNDEFINED> instruction: 0xf108fa27
     e64:			; <UNDEFINED> instruction: 0xf0014620
     e68:	cps	#1
     e6c:			; <UNDEFINED> instruction: 0xf00038ff
     e70:			; <UNDEFINED> instruction: 0xf1b8faa5
     e74:	ldrshle	r3, [r3, #255]!	; 0xff
     e78:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e7c:	blx	9cac24 <rbEnd@@Base+0x892514>
     e80:	strtmi	pc, [r0], -r8, lsl #2
     e84:	tsteq	r1, r1	; <UNPREDICTABLE>
     e88:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     e8c:	blx	fe5bce94 <rbEnd@@Base+0xfe484784>
     e90:	svccc	0x00fff1b8
     e94:			; <UNDEFINED> instruction: 0xf04fd1f3
     e98:	ldrcs	r0, [r9, -r7, lsl #16]!
     e9c:			; <UNDEFINED> instruction: 0xf108fa27
     ea0:			; <UNDEFINED> instruction: 0xf0014620
     ea4:	cps	#1
     ea8:			; <UNDEFINED> instruction: 0xf00038ff
     eac:			; <UNDEFINED> instruction: 0xf1b8fa87
     eb0:	ldrshle	r3, [r3, #255]!	; 0xff
     eb4:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     eb8:	blx	9cab84 <rbEnd@@Base+0x892474>
     ebc:	strtmi	pc, [r0], -r8, lsl #2
     ec0:	tsteq	r1, r1	; <UNPREDICTABLE>
     ec4:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     ec8:	blx	1e3ced0 <rbEnd@@Base+0x1d047c0>
     ecc:	svccc	0x00fff1b8
     ed0:			; <UNDEFINED> instruction: 0xf04fd1f3
     ed4:	strbcs	r0, [r1, -r7, lsl #16]
     ed8:			; <UNDEFINED> instruction: 0xf108fa27
     edc:			; <UNDEFINED> instruction: 0xf0014620
     ee0:	cps	#1
     ee4:			; <UNDEFINED> instruction: 0xf00038ff
     ee8:			; <UNDEFINED> instruction: 0xf1b8fa69
     eec:	ldrshle	r3, [r3, #255]!	; 0xff
     ef0:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     ef4:	blx	9cac60 <rbEnd@@Base+0x892550>
     ef8:	strtmi	pc, [r0], -r8, lsl #2
     efc:	tsteq	r1, r1	; <UNPREDICTABLE>
     f00:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     f04:	blx	16bcf0c <rbEnd@@Base+0x15847fc>
     f08:	svccc	0x00fff1b8
     f0c:			; <UNDEFINED> instruction: 0xf04fd1f3
     f10:	strcs	r0, [r6, -r7, lsl #16]!
     f14:			; <UNDEFINED> instruction: 0xf108fa27
     f18:			; <UNDEFINED> instruction: 0xf0014620
     f1c:	cps	#1
     f20:			; <UNDEFINED> instruction: 0xf00038ff
     f24:			; <UNDEFINED> instruction: 0xf1b8fa4b
     f28:	ldrshle	r3, [r3, #255]!	; 0xff
     f2c:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     f30:	blx	9cac84 <rbEnd@@Base+0x892574>
     f34:	strtmi	pc, [r0], -r8, lsl #2
     f38:	tsteq	r1, r1	; <UNPREDICTABLE>
     f3c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     f40:	blx	f3cf48 <rbEnd@@Base+0xe04838>
     f44:	svccc	0x00fff1b8
     f48:			; <UNDEFINED> instruction: 0xf04fd1f3
     f4c:	ldrbcs	r0, [r9, -r7, lsl #16]
     f50:			; <UNDEFINED> instruction: 0xf108fa27
     f54:			; <UNDEFINED> instruction: 0xf0014620
     f58:	cps	#1
     f5c:			; <UNDEFINED> instruction: 0xf00038ff
     f60:			; <UNDEFINED> instruction: 0xf1b8fa2d
     f64:	ldrshle	r3, [r3, #255]!	; 0xff
     f68:	blls	4fa7d8 <rbEnd@@Base+0x3c20c8>
     f6c:			; <UNDEFINED> instruction: 0xf8d39a15
     f70:	blls	4b8f78 <rbEnd@@Base+0x380868>
     f74:			; <UNDEFINED> instruction: 0xf1039003
     f78:	blls	242f84 <rbEnd@@Base+0x10a874>
     f7c:	tstls	r0, r0, ror r6
     f80:	andgt	pc, r4, sp, asr #17
     f84:	movwls	r2, #8449	; 0x2101
     f88:			; <UNDEFINED> instruction: 0xf7ff4643
     f8c:	blls	4bc284 <rbEnd@@Base+0x383b74>
     f90:	ldrsb	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
     f94:	subhi	pc, r8, sp, asr #17
     f98:	vstmiaeq	r3, {s29-s107}
     f9c:	ldmib	r6, {r2, r3, r8, r9, fp, ip, pc}^
     fa0:	bmi	1c413a8 <rbEnd@@Base+0x1b08c98>
     fa4:	andcc	pc, lr, r3, asr r8	; <UNPREDICTABLE>
     fa8:			; <UNDEFINED> instruction: 0x6700e9d7
     fac:	stmib	r3, {r0, r1, r5, r6, sl, lr}^
     fb0:	blls	3013b8 <rbEnd@@Base+0x1c8ca8>
     fb4:	strbtmi	r5, [r3], #-2203	; 0xfffff765
     fb8:	strvs	lr, [r0, -r3, asr #19]
     fbc:	cfldr32ls	mvfx14, [r1], {144}	; 0x90
     fc0:	bl	feebab5c <rbEnd@@Base+0xfed8244c>
     fc4:	tstls	r6, #67108864	; 0x4000000
     fc8:	movweq	lr, #11115	; 0x2b6b
     fcc:	stmib	sp, {r0, r1, r2, r4, r8, r9, ip, pc}^
     fd0:	ldmib	sp, {r1, r2, r9, ip}^
     fd4:	blcs	9c34 <_IO_stdin_used@@Base+0x8740>
     fd8:	bcs	a30c00 <rbEnd@@Base+0x8f84f0>
     fdc:	cfldrsge	mvf15, [ip, #1020]	; 0x3fc
     fe0:	bls	313d58 <rbEnd@@Base+0x1db648>
     fe4:	ldrmi	r5, [lr], #-2259	; 0xfffff72d
     fe8:	stmib	r6, {r3, r8, r9, fp, ip, pc}^
     fec:	blcs	22bf4 <bStart@@Base+0x10404>
     ff0:	cfldrsge	mvf15, [r2, #252]	; 0xfc
     ff4:	strhi	lr, [r2, -sp, asr #19]
     ff8:	ldmib	sp, {r0, r8, sp}^
     ffc:	ldmdals	r3, {r1, r2, r8, r9, sl, sp, lr}
    1000:	stmib	sp, {r1, r2, r3, r4, r6, r9, fp, lr}^
    1004:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
    1008:			; <UNDEFINED> instruction: 0xf7ff6800
    100c:	str	lr, [r3, #3196]	; 0xc7c
    1010:	bcc	e785c <bEnd@@Base+0x1139c>
    1014:	bcs	1898284 <rbEnd@@Base+0x175fb74>
    1018:	mcrge	4, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    101c:	bcc	a7868 <rbStart@@Base+0x335f8>
    1020:	bcs	1e98290 <rbEnd@@Base+0x1d5fb80>
    1024:	mcrge	4, 7, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    1028:	bcc	67874 <bStart@@Base+0x55084>
    102c:	blcs	c982a0 <rbEnd@@Base+0xb5fb90>
    1030:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {3}
    1034:			; <UNDEFINED> instruction: 0xf000e6e1
    1038:			; <UNDEFINED> instruction: 0x9c13f9e9
    103c:	subscc	pc, r0, #76, 4	; 0xc0000004
    1040:	tstcs	r1, r4, lsl fp
    1044:	bmi	13a5850 <rbEnd@@Base+0x126d140>
    1048:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    104c:	bcc	fe43c8b4 <rbEnd@@Base+0xfe3041a4>
    1050:			; <UNDEFINED> instruction: 0xf7ff6820
    1054:	bmi	12fc1bc <rbEnd@@Base+0x11c3aac>
    1058:	bcc	fe43c8c0 <rbEnd@@Base+0xfe3041b0>
    105c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1060:			; <UNDEFINED> instruction: 0xf7ff6820
    1064:	bmi	123c1ac <rbEnd@@Base+0x1103a9c>
    1068:	bcc	fe43c8d0 <rbEnd@@Base+0xfe3041c0>
    106c:	stmdavs	r0!, {r0, r8, sp}
    1070:			; <UNDEFINED> instruction: 0xf7ff447a
    1074:	andcs	lr, r1, r8, asr #24
    1078:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    107c:	tstcs	r1, r1, lsl fp
    1080:	movwls	r9, #2579	; 0xa13
    1084:	bmi	105b0cc <rbEnd@@Base+0xf229bc>
    1088:	bcc	fe43c8f0 <rbEnd@@Base+0xfe3041e0>
    108c:			; <UNDEFINED> instruction: 0xf7ff447a
    1090:	andcs	lr, r1, sl, lsr ip
    1094:	ldc	7, cr15, [r8], {255}	; 0xff
    1098:	tstcs	r1, r4, lsl fp
    109c:	movwls	r9, #2579	; 0xa13
    10a0:	bmi	edb0e8 <rbEnd@@Base+0xda29d8>
    10a4:	bcc	fe43c90c <rbEnd@@Base+0xfe3041fc>
    10a8:			; <UNDEFINED> instruction: 0xf7ff447a
    10ac:	andcs	lr, r1, ip, lsr #24
    10b0:	stc	7, cr15, [sl], {255}	; 0xff
    10b4:	tstcs	r1, r3, lsl sl
    10b8:	bcc	fe43c920 <rbEnd@@Base+0xfe304210>
    10bc:	bmi	d5b104 <rbEnd@@Base+0xc229f4>
    10c0:			; <UNDEFINED> instruction: 0xf7ff447a
    10c4:	andcs	lr, r1, r0, lsr #24
    10c8:	bl	fffbf0cc <rbEnd@@Base+0xffe869bc>
    10cc:	tstcs	r1, r4, lsl fp
    10d0:	movwls	r9, #2579	; 0xa13
    10d4:	bmi	c1b11c <rbEnd@@Base+0xae2a0c>
    10d8:	bcc	fe43c940 <rbEnd@@Base+0xfe304230>
    10dc:			; <UNDEFINED> instruction: 0xf7ff447a
    10e0:	andcs	lr, r1, r2, lsl ip
    10e4:	bl	ffc3f0e8 <rbEnd@@Base+0xffb069d8>
    10e8:	tstcs	r1, r3, lsl sl
    10ec:	cdp	0, 1, cr9, cr8, cr0, {0}
    10f0:	ldmdavs	r0, {r4, r7, r9, fp, ip, sp}
    10f4:	ldrbtmi	r4, [sl], #-2601	; 0xfffff5d7
    10f8:	stc	7, cr15, [r4], {255}	; 0xff
    10fc:			; <UNDEFINED> instruction: 0xf7ff2001
    1100:	vstr	d30, [sp, #912]	; 0x390
    1104:	tstcs	r1, r0, lsl #20
    1108:	bmi	96815c <rbEnd@@Base+0x82fa4c>
    110c:	bcc	fe43c974 <rbEnd@@Base+0xfe304264>
    1110:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1114:	bl	ffdbf118 <rbEnd@@Base+0xffc86a08>
    1118:	stmdavs	r3!, {r1, r5, fp, lr}
    111c:	ldrbtmi	r2, [r8], #-558	; 0xfffffdd2
    1120:			; <UNDEFINED> instruction: 0xf7ff2101
    1124:	andcs	lr, r1, r8, lsr #23
    1128:	bl	ff3bf12c <rbEnd@@Base+0xff286a1c>
    112c:	ldrdeq	r1, [r1], -ip
    1130:	andeq	r0, r0, r4, lsr #1
    1134:	muleq	r0, r0, r0
    1138:	andeq	r0, r0, r8, ror r0
    113c:	andeq	r0, r0, r8, lsl #1
    1140:	ldrdeq	r0, [r0], -r6
    1144:	andeq	r0, r0, r2, ror ip
    1148:	andeq	r0, r0, r4, ror ip
    114c:	andeq	r0, r0, r4, lsl #1
    1150:	andeq	r0, r0, sl, lsr #25
    1154:	muleq	r0, ip, r0
    1158:	andeq	r0, r0, r0, lsr #25
    115c:	andeq	r0, r0, r4, lsr #22
    1160:	andeq	r0, r0, lr, lsr #25
    1164:	andeq	r0, r0, ip, lsl #1
    1168:	andeq	r0, r0, r8, lsr #1
    116c:	andeq	r0, r0, ip, lsl fp
    1170:	andeq	r0, r0, ip, lsl sl
    1174:	andeq	r0, r0, r2, lsl sl
    1178:	andeq	r0, r0, sl, lsr #20
    117c:	andeq	r0, r0, r2, lsr #13
    1180:			; <UNDEFINED> instruction: 0x000006b2
    1184:	ldrdeq	r0, [r0], -r2
    1188:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    118c:			; <UNDEFINED> instruction: 0x000007b4
    1190:	andeq	r0, r0, r8, asr #14
    1194:	andeq	r0, r0, r0, ror #13
    1198:	andeq	r0, r0, ip, lsl #11
    119c:	andeq	r0, r0, sl, lsr #10
    11a0:			; <UNDEFINED> instruction: 0x000004b8
    11a4:	ldrdeq	r0, [r0], -r2
    11a8:	bleq	3d2ec <bStart@@Base+0x2aafc>
    11ac:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    11b0:	strbtmi	fp, [sl], -r2, lsl #24
    11b4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    11b8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    11bc:	ldrmi	sl, [sl], #776	; 0x308
    11c0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    11c4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    11c8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    11cc:			; <UNDEFINED> instruction: 0xf85a4b06
    11d0:	stmdami	r6, {r0, r1, ip, sp}
    11d4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    11d8:	bl	193f1dc <rbEnd@@Base+0x1806acc>
    11dc:	bl	feabf1e0 <rbEnd@@Base+0xfe986ad0>
    11e0:	andeq	r0, r1, r0, ror sp
    11e4:	andeq	r0, r0, r4, ror r0
    11e8:	muleq	r0, r8, r0
    11ec:	andeq	r0, r0, r0, lsr #1
    11f0:	ldr	r3, [pc, #20]	; 120c <close@plt+0x8c0>
    11f4:	ldr	r2, [pc, #20]	; 1210 <close@plt+0x8c4>
    11f8:	add	r3, pc, r3
    11fc:	ldr	r2, [r3, r2]
    1200:	cmp	r2, #0
    1204:	bxeq	lr
    1208:	b	8b0 <__gmon_start__@plt>
    120c:	andeq	r0, r1, r0, asr sp
    1210:	muleq	r0, r4, r0
    1214:	blmi	1d3234 <rbEnd@@Base+0x9ab24>
    1218:	bmi	1d2400 <rbEnd@@Base+0x99cf0>
    121c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1220:	andle	r4, r3, sl, ror r4
    1224:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1228:	ldrmi	fp, [r8, -r3, lsl #2]
    122c:	svclt	0x00004770
    1230:	andeq	r0, r1, ip, ror #27
    1234:	andeq	r0, r1, r8, ror #27
    1238:	andeq	r0, r1, ip, lsr #26
    123c:	andeq	r0, r0, r0, lsl #1
    1240:	stmdbmi	r9, {r3, fp, lr}
    1244:	bmi	25242c <rbEnd@@Base+0x119d1c>
    1248:	bne	252434 <rbEnd@@Base+0x119d24>
    124c:	svceq	0x00cb447a
    1250:			; <UNDEFINED> instruction: 0x01a1eb03
    1254:	andle	r1, r3, r9, asr #32
    1258:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    125c:	ldrmi	fp, [r8, -r3, lsl #2]
    1260:	svclt	0x00004770
    1264:	andeq	r0, r1, r0, asr #27
    1268:			; <UNDEFINED> instruction: 0x00010dbc
    126c:	andeq	r0, r1, r0, lsl #26
    1270:	andeq	r0, r0, ip, lsr #1
    1274:	blmi	2ae69c <rbEnd@@Base+0x175f8c>
    1278:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    127c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1280:	blmi	26f834 <rbEnd@@Base+0x137124>
    1284:	ldrdlt	r5, [r3, -r3]!
    1288:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    128c:			; <UNDEFINED> instruction: 0xf7ff6818
    1290:			; <UNDEFINED> instruction: 0xf7ffeacc
    1294:	blmi	1c1198 <rbEnd@@Base+0x88a88>
    1298:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    129c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    12a0:	andeq	r0, r1, sl, lsl #27
    12a4:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    12a8:	andeq	r0, r0, ip, ror r0
    12ac:	andeq	r0, r1, r6, ror sp
    12b0:	andeq	r0, r1, sl, ror #26
    12b4:	svclt	0x0000e7c4
    12b8:	tstcs	r1, pc, lsl #20
    12bc:	ldmdami	r0, {r0, r1, r2, r3, sl, fp, lr}
    12c0:	blmi	4124b0 <rbEnd@@Base+0x2d9da0>
    12c4:	addlt	fp, r3, r0, lsl #10
    12c8:	ldmpl	r6, {r0, r2, r4, r8, fp, ip, lr}^
    12cc:	bmi	397324 <rbEnd@@Base+0x25ec14>
    12d0:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
    12d4:	strls	r4, [r0], -r3, lsr #12
    12d8:	bl	53f2dc <rbEnd@@Base+0x406bcc>
    12dc:			; <UNDEFINED> instruction: 0xf7ff4620
    12e0:	bmi	2bbde0 <rbEnd@@Base+0x1836d0>
    12e4:	strtmi	r6, [r3], -r8, lsr #16
    12e8:	tstcs	r1, sl, ror r4
    12ec:	bl	2bf2f0 <rbEnd@@Base+0x186be0>
    12f0:			; <UNDEFINED> instruction: 0xf7ff2001
    12f4:	svclt	0x0000eaea
    12f8:	andeq	r0, r1, ip, lsl #25
    12fc:	andeq	r0, r0, r8, lsl #1
    1300:	andeq	r0, r0, r4, lsr #1
    1304:	andeq	r0, r0, r8, ror r0
    1308:	andeq	r0, r0, r2, lsr #4
    130c:	andeq	r0, r0, r4, asr #4
    1310:			; <UNDEFINED> instruction: 0x4604b510
    1314:	blcs	1ddff28 <rbEnd@@Base+0x1ca7818>
    1318:	ldmib	r0, {r0, r2, r3, r4, r8, ip, lr, pc}^
    131c:	blcs	1c1f28 <rbEnd@@Base+0x89818>
    1320:	movwcc	sp, #7173	; 0x1c05
    1324:	blcs	20142c <rbEnd@@Base+0xc8d1c>
    1328:	stmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    132c:	stmdavs	r1!, {r0, r8, r9}
    1330:			; <UNDEFINED> instruction: 0xf7ffb2c0
    1334:	strdcc	lr, [r1], -sl
    1338:	bmi	3f53b0 <rbEnd@@Base+0x2bcca0>
    133c:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    1340:	ldrdcc	lr, [r0, -r2]
    1344:	andsvs	r3, r3, r1, lsl #6
    1348:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    134c:			; <UNDEFINED> instruction: 0xf7ff6051
    1350:	andcc	lr, r1, r8, ror sl
    1354:	stmdavs	r0!, {r1, r2, r3, ip, lr, pc}
    1358:	b	ff6bf35c <rbEnd@@Base+0xff586c4c>
    135c:	tstle	r4, r1
    1360:	blcs	1ddfff4 <rbEnd@@Base+0x1ca78e4>
    1364:			; <UNDEFINED> instruction: 0xf7ffd006
    1368:	strtmi	pc, [r0], -r7, lsr #31
    136c:			; <UNDEFINED> instruction: 0x4010e8bd
    1370:	blt	1b3f374 <rbEnd@@Base+0x1a06c64>
    1374:			; <UNDEFINED> instruction: 0xffa0f7ff
    1378:	andeq	r0, r1, lr, asr #25
    137c:			; <UNDEFINED> instruction: 0x4604b510
    1380:	stmdacs	r0, {r7, fp, sp, lr}
    1384:	stmdavs	r3!, {r0, r1, r2, r8, sl, fp, ip, lr, pc}^
    1388:	adcvs	r3, r0, r1, lsl #16
    138c:			; <UNDEFINED> instruction: 0xf000fa43
    1390:	andeq	pc, r1, r0
    1394:	stmdavs	r0!, {r4, r8, sl, fp, ip, sp, pc}
    1398:	b	ff4bf39c <rbEnd@@Base+0xff386c8c>
    139c:	tstle	r7, r3, asr #24
    13a0:	b	fe7bf3a4 <rbEnd@@Base+0xfe686c94>
    13a4:	andcs	r6, r2, r3, lsl #16
    13a8:	rscsle	r2, r3, r0, lsl #22
    13ac:			; <UNDEFINED> instruction: 0xff84f7ff
    13b0:	rsbvs	r2, r0, r7, lsl #6
    13b4:	vaddl.u8	q11, d16, d19
    13b8:	ldclt	0, cr1, [r0, #-768]	; 0xfffffd00
    13bc:			; <UNDEFINED> instruction: 0x4605b538
    13c0:	movweq	lr, #6608	; 0x19d0
    13c4:	blcs	212bfc <rbEnd@@Base+0xda4ec>
    13c8:			; <UNDEFINED> instruction: 0xf001d007
    13cc:	movwcc	r0, #4353	; 0x1101
    13d0:	cmpeq	r0, r1, asr #20
    13d4:	movwne	lr, #6597	; 0x19c5
    13d8:	stmdavs	r9!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    13dc:			; <UNDEFINED> instruction: 0xf7ffb2c0
    13e0:	andcc	lr, r1, r4, lsr #21
    13e4:	bmi	235424 <rbEnd@@Base+0xfcd14>
    13e8:	tsteq	r1, r4	; <UNPREDICTABLE>
    13ec:	ldrbtmi	r2, [sl], #-1025	; 0xfffffbff
    13f0:	ldrdcc	lr, [r0], -r2
    13f4:	andsvs	r1, r3, fp, lsl r9
    13f8:	andeq	pc, r0, r0, asr #2
    13fc:	stmib	r5, {r4, r6, sp, lr}^
    1400:	cfldrslt	mvf1, [r8, #-4]!
    1404:			; <UNDEFINED> instruction: 0xff58f7ff
    1408:	andeq	r0, r1, lr, lsl ip
    140c:	tstcs	r1, sp, lsl #22
    1410:	ldrcs	r4, [r0], -sp, lsl #16
    1414:	ldrbtmi	r4, [fp], #-3085	; 0xfffff3f3
    1418:	addlt	fp, r3, r0, lsl #10
    141c:	ldmdapl	sp, {r2, r3, r4, r8, fp, ip, lr}
    1420:	strls	r4, [r0], -fp, lsl #20
    1424:			; <UNDEFINED> instruction: 0x462b447a
    1428:			; <UNDEFINED> instruction: 0xf7ff6820
    142c:	bmi	27bde4 <rbEnd@@Base+0x1436d4>
    1430:	strtmi	r6, [fp], -r0, lsr #16
    1434:	tstcs	r1, sl, ror r4
    1438:	b	193f43c <rbEnd@@Base+0x1806d2c>
    143c:			; <UNDEFINED> instruction: 0xf7ff2001
    1440:	svclt	0x0000ea44
    1444:	andeq	r0, r1, r6, lsr fp
    1448:	andeq	r0, r0, r4, lsr #1
    144c:	andeq	r0, r0, r8, lsl #1
    1450:	andeq	r0, r0, r8, lsr r1
    1454:	strdeq	r0, [r0], -r8
    1458:			; <UNDEFINED> instruction: 0x4604b510
    145c:			; <UNDEFINED> instruction: 0xf7ff2010
    1460:	teqlt	r0, ip, lsl sl
    1464:	cmncs	r2, r0, lsl #4
    1468:	stmib	r0, {r2, sp, lr}^
    146c:	movwvc	r2, #4609	; 0x1201
    1470:			; <UNDEFINED> instruction: 0xf7ffbd10
    1474:	svclt	0x0000ffcb
    1478:	vst3.8	{d27,d29,d31}, [pc :256], r8
    147c:	strmi	r7, [ip], -r0, asr #5
    1480:			; <UNDEFINED> instruction: 0xf7ff21c1
    1484:	vmovne	s24, s25, lr, r3
    1488:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    148c:	strtmi	sp, [r1], -r5
    1490:			; <UNDEFINED> instruction: 0xf7ff4605
    1494:	strmi	lr, [r4], -r4, asr #19
    1498:	strtmi	fp, [r0], -r8, lsl #2
    149c:			; <UNDEFINED> instruction: 0x4628bd38
    14a0:	b	153f4a4 <rbEnd@@Base+0x1406d94>
    14a4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    14a8:	mvnsmi	lr, #737280	; 0xb4000
    14ac:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    14b0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    14b4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    14b8:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    14bc:	blne	1d926b8 <rbEnd@@Base+0x1c59fa8>
    14c0:	strhle	r1, [sl], -r6
    14c4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    14c8:	svccc	0x0004f855
    14cc:	strbmi	r3, [sl], -r1, lsl #8
    14d0:	ldrtmi	r4, [r8], -r1, asr #12
    14d4:	adcmi	r4, r6, #152, 14	; 0x2600000
    14d8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    14dc:	svclt	0x000083f8
    14e0:	muleq	r1, sl, r9
    14e4:	muleq	r1, r0, r9
    14e8:	svclt	0x00004770

Disassembly of section .fini:

000014ec <.fini>:
    14ec:	push	{r3, lr}
    14f0:	pop	{r3, pc}
