# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim work.bench_top
# vsim work.bench_top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "FSM(A)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading modelsim_lib.util(body)
# Loading work.bench_top(arch)#1
# Loading lib_vhdl.filter(a)#1
# Loading lib_vhdl.rom(a)#1
# Loading lib_vhdl.delay_line(a)#1
# Loading lib_vhdl.mult(a)#1
# Loading lib_vhdl.accu(a)#1
# Loading lib_vhdl.buff(a)#1
# Loading lib_vhdl.fsm(a)#1
add wave -position insertpoint  \
sim:/bench_top/DUT/U6/Clk \
sim:/bench_top/DUT/U6/Reset \
sim:/bench_top/DUT/U6/ADC_Eocb \
sim:/bench_top/DUT/U6/ADC_Convstb \
sim:/bench_top/DUT/U6/ADC_Rdb \
sim:/bench_top/DUT/U6/ADC_csb \
sim:/bench_top/DUT/U6/DAC_WRb \
sim:/bench_top/DUT/U6/DAC_csb \
sim:/bench_top/DUT/U6/LDACb \
sim:/bench_top/DUT/U6/CLRb \
sim:/bench_top/DUT/U6/Rom_Address \
sim:/bench_top/DUT/U6/Delay_Line_Address \
sim:/bench_top/DUT/U6/Delay_Line_sample_shift \
sim:/bench_top/DUT/U6/Accu_ctrl \
sim:/bench_top/DUT/U6/Buff_OE \
sim:/bench_top/DUT/U6/c_state \
sim:/bench_top/DUT/U6/n_state \
sim:/bench_top/DUT/U6/c_address \
sim:/bench_top/DUT/U6/n_address
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run 2 us
# ** Note: init_signal_spy [bench_top.vhd] : Mirroring the value of '/bench_top/DUT/Accu_out' onto '/bench_top/accu_out'.
# ** Note: init_signal_spy [bench_top.vhd] : Mirroring the value of '/bench_top/DUT/Buff_OE' onto '/bench_top/buff_OE'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench_top/DUT/U2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench_top/DUT/U1
run 2 us

run 2 us
add wave -position insertpoint  \
sim:/bench_top/DUT/U6/Clk \
sim:/bench_top/DUT/U6/Reset \
sim:/bench_top/DUT/U6/ADC_Eocb \
sim:/bench_top/DUT/U6/ADC_Convstb \
sim:/bench_top/DUT/U6/ADC_Rdb \
sim:/bench_top/DUT/U6/ADC_csb \
sim:/bench_top/DUT/U6/DAC_WRb \
sim:/bench_top/DUT/U6/DAC_csb \
sim:/bench_top/DUT/U6/LDACb \
sim:/bench_top/DUT/U6/CLRb \
sim:/bench_top/DUT/U6/Rom_Address \
sim:/bench_top/DUT/U6/Delay_Line_Address \
sim:/bench_top/DUT/U6/Delay_Line_sample_shift \
sim:/bench_top/DUT/U6/Accu_ctrl \
sim:/bench_top/DUT/U6/Buff_OE \
sim:/bench_top/DUT/U6/c_state \
sim:/bench_top/DUT/U6/n_state \
sim:/bench_top/DUT/U6/c_address \
sim:/bench_top/DUT/U6/n_address
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "FSM(A)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading modelsim_lib.util(body)
# Loading work.bench_top(arch)#1
# Loading lib_vhdl.filter(a)#1
# Loading lib_vhdl.rom(a)#1
# Loading lib_vhdl.delay_line(a)#1
# Loading lib_vhdl.mult(a)#1
# Loading lib_vhdl.accu(a)#1
# Loading lib_vhdl.buff(a)#1
# Loading lib_vhdl.fsm(a)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run 2 us
# ** Note: init_signal_spy [bench_top.vhd] : Mirroring the value of '/bench_top/DUT/Accu_out' onto '/bench_top/accu_out'.
# ** Note: init_signal_spy [bench_top.vhd] : Mirroring the value of '/bench_top/DUT/Buff_OE' onto '/bench_top/buff_OE'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench_top/DUT/U2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench_top/DUT/U1
