// Seed: 1467144126
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input supply1 id_2,
    output uwire id_3
);
  logic [7:0] id_5, id_6;
  wire id_7;
  wire id_8;
  always @(posedge 1) begin
    id_6[1+:1'd0] <= 1'b0;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wand id_7
);
  assign id_7 = 1;
  wire id_9;
  module_0(
      id_3, id_6, id_1, id_7
  ); id_10(
      .id_0(1'b0), .id_1(id_3 == id_2)
  );
endmodule
