`timescale 1ns / 1ps


module ENCODER_42(a,b,c,d,clk,y0,y1);
input a,b,c,d;
input clk;
output reg y0,y1;
always@(*)
 if(clk) begin
  y0=b|d;
  y1=c|d;
 end
endmodule
