Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/jselfridge/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/single_to_int_fast/test/single_to_int_fast_tb_isim_beh.exe -prj /home/jselfridge/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/single_to_int_fast/test/single_to_int_fast_tb_beh.prj work.single_to_int_fast_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/jselfridge/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/single_to_int_fast/test/../single_to_int_fast.v" into library work
Analyzing Verilog file "/home/jselfridge/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/single_to_int_fast/test/../single_to_int_fast_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94704 KB
Fuse CPU Usage: 940 ms
Compiling module dq(width=32,depth=1)
Compiling module dq(width=1)
Compiling module single_to_int_fast
Compiling module single_to_int_fast_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/jselfridge/Documents/FPGA/Sandbox/pipeline_modules/DATATYPES/single_to_int_fast/test/single_to_int_fast_tb_isim_beh.exe
Fuse Memory Usage: 97816 KB
Fuse CPU Usage: 950 ms
GCC CPU Usage: 330 ms
