// Seed: 3556553251
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    input wor id_8,
    output wand id_9,
    output supply0 id_10,
    output wor id_11,
    input wand id_12,
    output supply1 id_13,
    input tri1 id_14,
    input supply0 id_15,
    input uwire id_16#(
        .id_23(1),
        .id_24(-1 - 1'b0 && 1),
        .id_25(1)
    ),
    output uwire id_17,
    output supply1 id_18,
    output tri0 module_0,
    input supply0 id_20,
    input wire id_21
);
  wire [1 : -1] id_26;
  assign id_19 = -1;
  wire id_27;
  ;
  assign id_3 = -1;
  wire id_28;
  assign module_1.id_15 = 0;
  logic id_29;
  ;
  wire id_30;
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd33,
    parameter id_15 = 32'd33
) (
    output uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    output tri1 id_4,
    output uwire id_5,
    output tri1 id_6,
    output tri id_7,
    output tri id_8,
    input supply0 id_9,
    input wor id_10,
    output tri0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input tri1 _id_14,
    output wire _id_15,
    output wire id_16,
    output tri id_17,
    output wor id_18,
    output tri1 id_19,
    output uwire id_20
);
  wire [id_14  #  (  .  id_15  (  -1 'b0 )  ) : 1] id_22;
  module_0 modCall_1 (
      id_17,
      id_1,
      id_13,
      id_4,
      id_1,
      id_6,
      id_13,
      id_9,
      id_9,
      id_18,
      id_6,
      id_5,
      id_10,
      id_2,
      id_1,
      id_3,
      id_9,
      id_6,
      id_5,
      id_16,
      id_1,
      id_13
  );
endmodule
