

================================================================
== Vitis HLS Report for 'store_matrix_to_dram'
================================================================
* Date:           Tue Feb 24 22:02:01 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.000 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                         |                                                               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                 Instance                                |                             Module                            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_79  |store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rows = load i32 %M_rows" [gp.cpp:66]   --->   Operation 12 'load' 'rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %rows" [gp.cpp:66]   --->   Operation 13 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cols = load i32 %M_cols" [gp.cpp:67]   --->   Operation 14 'load' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %cols" [gp.cpp:67]   --->   Operation 15 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.70ns)   --->   "%icmp_ln68 = icmp_sgt  i32 %rows, i32 0" [gp.cpp:68]   --->   Operation 16 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.70ns)   --->   "%cmp41 = icmp_sgt  i32 %cols, i32 0" [gp.cpp:67]   --->   Operation 17 'icmp' 'cmp41' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.47>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cols_cast = zext i32 %cols" [gp.cpp:67]   --->   Operation 18 'zext' 'cols_cast' <Predicate = (cmp41 & icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i32 %rows" [gp.cpp:68]   --->   Operation 19 'zext' 'zext_ln68' <Predicate = (cmp41 & icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (8.47ns)   --->   "%mul_ln68 = mul i63 %cols_cast, i63 %zext_ln68" [gp.cpp:68]   --->   Operation 20 'mul' 'mul_ln68' <Predicate = (cmp41 & icmp_ln68)> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln68 = select i1 %cmp41, i63 %mul_ln68, i63 0" [gp.cpp:68]   --->   Operation 21 'select' 'select_ln68' <Predicate = (icmp_ln68)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (1.05ns) (out node of the LUT)   --->   "%empty = select i1 %icmp_ln68, i63 %select_ln68, i63 0" [gp.cpp:68]   --->   Operation 22 'select' 'empty' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.94ns)   --->   "%smax = select i1 %icmp_ln68, i31 %trunc_ln66, i31 0" [gp.cpp:68]   --->   Operation 23 'select' 'smax' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.94ns)   --->   "%smax1 = select i1 %cmp41, i31 %trunc_ln67, i31 0" [gp.cpp:67]   --->   Operation 24 'select' 'smax1' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram" [gp.cpp:64]   --->   Operation 25 'read' 'A_dram_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_dram_read, i32 2, i32 63" [gp.cpp:68]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i62 %trunc_ln" [gp.cpp:68]   --->   Operation 27 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln68" [gp.cpp:68]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i63 %empty" [gp.cpp:68]   --->   Operation 29 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (9.00ns)   --->   "%empty_36 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln68_1" [gp.cpp:68]   --->   Operation 30 'writereq' 'empty_36' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.22>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax" [gp.cpp:68]   --->   Operation 31 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%smax1_cast = zext i31 %smax1" [gp.cpp:67]   --->   Operation 32 'zext' 'smax1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (8.22ns)   --->   "%bound = mul i62 %smax_cast, i62 %smax1_cast" [gp.cpp:68]   --->   Operation 33 'mul' 'bound' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %gmem, i62 %trunc_ln, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:67]   --->   Operation 34 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %gmem, i62 %trunc_ln, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:67]   --->   Operation 35 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 9.00>
ST_7 : Operation 36 [5/5] (9.00ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:74]   --->   Operation 36 'writeresp' 'empty_37' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.00>
ST_8 : Operation 37 [4/5] (9.00ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:74]   --->   Operation 37 'writeresp' 'empty_37' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.00>
ST_9 : Operation 38 [3/5] (9.00ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:74]   --->   Operation 38 'writeresp' 'empty_37' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.00>
ST_10 : Operation 39 [2/5] (9.00ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:74]   --->   Operation 39 'writeresp' 'empty_37' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_11, void @empty_17, void @empty_13, i32 16, i32 16, i32 256, i32 256, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/5] (9.00ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [gp.cpp:74]   --->   Operation 45 'writeresp' 'empty_37' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [gp.cpp:74]   --->   Operation 46 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_dram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rows              (load         ) [ 001000000000]
trunc_ln66        (trunc        ) [ 001100000000]
cols              (load         ) [ 001111100000]
trunc_ln67        (trunc        ) [ 001100000000]
icmp_ln68         (icmp         ) [ 001100000000]
cmp41             (icmp         ) [ 001100000000]
cols_cast         (zext         ) [ 000000000000]
zext_ln68         (zext         ) [ 000000000000]
mul_ln68          (mul          ) [ 000100000000]
select_ln68       (select       ) [ 000000000000]
empty             (select       ) [ 000010000000]
smax              (select       ) [ 000011000000]
smax1             (select       ) [ 000011000000]
A_dram_read       (read         ) [ 000000000000]
trunc_ln          (partselect   ) [ 000001100000]
sext_ln68         (sext         ) [ 000000000000]
gmem_addr         (getelementptr) [ 000001111111]
zext_ln68_1       (zext         ) [ 000000000000]
empty_36          (writereq     ) [ 000000000000]
smax_cast         (zext         ) [ 000000000000]
smax1_cast        (zext         ) [ 000000000000]
bound             (mul          ) [ 000000100000]
call_ln67         (call         ) [ 000000000000]
specmemcore_ln0   (specmemcore  ) [ 000000000000]
specmemcore_ln0   (specmemcore  ) [ 000000000000]
specmemcore_ln0   (specmemcore  ) [ 000000000000]
specmemcore_ln0   (specmemcore  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
empty_37          (writeresp    ) [ 000000000000]
ret_ln74          (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_dram">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dram"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_e_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_e_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="A_dram_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_dram_read/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="empty_36_writereq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="63" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_36/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_writeresp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="3"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_37/7 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="62" slack="0"/>
<pin id="83" dir="0" index="3" bw="32" slack="0"/>
<pin id="84" dir="0" index="4" bw="62" slack="1"/>
<pin id="85" dir="0" index="5" bw="32" slack="0"/>
<pin id="86" dir="0" index="6" bw="32" slack="0"/>
<pin id="87" dir="0" index="7" bw="32" slack="0"/>
<pin id="88" dir="0" index="8" bw="32" slack="0"/>
<pin id="89" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bound_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="0" index="1" bw="31" slack="0"/>
<pin id="99" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="mul_ln68_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="rows_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="trunc_ln66_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="cols_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln67_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln68_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="cmp41_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp41/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="cols_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln68_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln68_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="2"/>
<pin id="143" dir="0" index="1" bw="63" slack="1"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="empty_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="2"/>
<pin id="149" dir="0" index="1" bw="63" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="smax_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="2"/>
<pin id="156" dir="0" index="1" bw="31" slack="2"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="smax1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="2"/>
<pin id="162" dir="0" index="1" bw="31" slack="2"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="62" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="0" index="3" bw="7" slack="0"/>
<pin id="171" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln68_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="62" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="gmem_addr_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="62" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln68_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="63" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="smax_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="2"/>
<pin id="193" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="smax1_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="2"/>
<pin id="197" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax1_cast/5 "/>
</bind>
</comp>

<comp id="202" class="1005" name="trunc_ln66_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="2"/>
<pin id="204" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

<comp id="210" class="1005" name="trunc_ln67_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="2"/>
<pin id="212" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln67 "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln68_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="221" class="1005" name="cmp41_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp41 "/>
</bind>
</comp>

<comp id="227" class="1005" name="mul_ln68_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="63" slack="1"/>
<pin id="229" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln68 "/>
</bind>
</comp>

<comp id="232" class="1005" name="empty_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="63" slack="1"/>
<pin id="234" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="237" class="1005" name="smax_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="2"/>
<pin id="239" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="242" class="1005" name="smax1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="2"/>
<pin id="244" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="smax1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="trunc_ln_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="62" slack="1"/>
<pin id="249" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="252" class="1005" name="gmem_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="3"/>
<pin id="254" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="bound_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="62" slack="1"/>
<pin id="259" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="79" pin=5"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="79" pin=6"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="79" pin=7"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="79" pin=8"/></net>

<net id="100"><net_src comp="96" pin="2"/><net_sink comp="79" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="105" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="62" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="205"><net_src comp="109" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="213"><net_src comp="117" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="218"><net_src comp="121" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="224"><net_src comp="127" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="230"><net_src comp="101" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="235"><net_src comp="147" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="240"><net_src comp="154" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="245"><net_src comp="160" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="250"><net_src comp="166" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="255"><net_src comp="180" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="260"><net_src comp="96" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="79" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: store_matrix_to_dram : A_dram | {4 }
	Port: store_matrix_to_dram : M_rows | {1 }
	Port: store_matrix_to_dram : M_cols | {1 }
	Port: store_matrix_to_dram : M_e_0 | {5 6 }
	Port: store_matrix_to_dram : M_e_1 | {5 6 }
	Port: store_matrix_to_dram : M_e_2 | {5 6 }
	Port: store_matrix_to_dram : M_e_3 | {5 6 }
  - Chain level:
	State 1
		trunc_ln66 : 1
		trunc_ln67 : 1
		icmp_ln68 : 1
		cmp41 : 1
	State 2
		mul_ln68 : 1
	State 3
		empty : 1
	State 4
		sext_ln68 : 1
		gmem_addr : 2
		empty_36 : 3
	State 5
		bound : 1
		call_ln67 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_79 |    0    |   6.44  |   392   |   428   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            select_ln68_fu_141                           |    0    |    0    |    0    |    63   |
|  select  |                               empty_fu_147                              |    0    |    0    |    0    |    63   |
|          |                               smax_fu_154                               |    0    |    0    |    0    |    31   |
|          |                               smax1_fu_160                              |    0    |    0    |    0    |    31   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                             icmp_ln68_fu_121                            |    0    |    0    |    0    |    39   |
|          |                               cmp41_fu_127                              |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                               bound_fu_96                               |    4    |    0    |    0    |    24   |
|          |                             mul_ln68_fu_101                             |    4    |    0    |    0    |    21   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                          A_dram_read_read_fu_62                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
| writereq |                         empty_36_writereq_fu_68                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                           grp_writeresp_fu_74                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                            trunc_ln66_fu_109                            |    0    |    0    |    0    |    0    |
|          |                            trunc_ln67_fu_117                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             cols_cast_fu_133                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln68_fu_137                            |    0    |    0    |    0    |    0    |
|   zext   |                            zext_ln68_1_fu_187                           |    0    |    0    |    0    |    0    |
|          |                             smax_cast_fu_191                            |    0    |    0    |    0    |    0    |
|          |                            smax1_cast_fu_195                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                             trunc_ln_fu_166                             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                             sext_ln68_fu_176                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                         |    8    |   6.44  |   392   |   739   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   bound_reg_257  |   62   |
|   cmp41_reg_221  |    1   |
|   empty_reg_232  |   63   |
| gmem_addr_reg_252|   32   |
| icmp_ln68_reg_215|    1   |
| mul_ln68_reg_227 |   63   |
|   smax1_reg_242  |   31   |
|   smax_reg_237   |   31   |
|trunc_ln66_reg_202|   31   |
|trunc_ln67_reg_210|   31   |
| trunc_ln_reg_247 |   62   |
+------------------+--------+
|       Total      |   408  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                   Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_79 |  p2  |   2  |  62  |   124  ||    0    ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                  Total                                  |      |      |      |   124  ||   1.61  ||    0    ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    6   |   392  |   739  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |   408  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |   800  |   748  |
+-----------+--------+--------+--------+--------+
