{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588547924930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588547924950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 03 18:18:44 2020 " "Processing started: Sun May 03 18:18:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588547924950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588547924950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestUnitAlu8bits -c TestUnitAlu8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestUnitAlu8bits -c TestUnitAlu8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588547924950 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1588547926142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and5_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and5_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND5_1-arq " "Found design unit 1: AND5_1-arq" {  } { { "AND5_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/AND5_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948016 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND5_1 " "Found entity 1: AND5_1" {  } { { "AND5_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/AND5_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR2_1-arq " "Found design unit 1: XOR2_1-arq" {  } { { "XOR2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/XOR2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948021 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR2_1 " "Found entity 1: XOR2_1" {  } { { "XOR2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/XOR2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xnor2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNOR2_1-arq " "Found design unit 1: XNOR2_1-arq" {  } { { "XNOR2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/XNOR2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948027 ""} { "Info" "ISGN_ENTITY_NAME" "1 XNOR2_1 " "Found entity 1: XNOR2_1" {  } { { "XNOR2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/XNOR2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumres2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumres2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMRES2_8-arq " "Found design unit 1: SUMRES2_8-arq" {  } { { "SUMRES2_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUMRES2_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948032 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMRES2_8 " "Found entity 1: SUMRES2_8" {  } { { "SUMRES2_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUMRES2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumres2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumres2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMRES2_1-arq " "Found design unit 1: SUMRES2_1-arq" {  } { { "SUMRES2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUMRES2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948039 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMRES2_1 " "Found entity 1: SUMRES2_1" {  } { { "SUMRES2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUMRES2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM2_1-arq " "Found design unit 1: SUM2_1-arq" {  } { { "SUM2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUM2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948044 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM2_1 " "Found entity 1: SUM2_1" {  } { { "SUM2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUM2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR3_1-arq " "Found design unit 1: OR3_1-arq" {  } { { "OR3_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/OR3_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948050 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR3_1 " "Found entity 1: OR3_1" {  } { { "OR3_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/OR3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR2_1-arq " "Found design unit 1: OR2_1-arq" {  } { { "OR2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/OR2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948057 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR2_1 " "Found entity 1: OR2_1" {  } { { "OR2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/OR2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT1_1-arq " "Found design unit 1: NOT1_1-arq" {  } { { "NOT1_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/NOT1_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948066 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT1_1 " "Found entity 1: NOT1_1" {  } { { "NOT1_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/NOT1_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOR3_1-arq " "Found design unit 1: NOR3_1-arq" {  } { { "NOR3_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/NOR3_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948072 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOR3_1 " "Found entity 1: NOR3_1" {  } { { "NOR3_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/NOR3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_1-arq " "Found design unit 1: MUX8_1-arq" {  } { { "MUX8_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX8_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948078 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1 " "Found entity 1: MUX8_1" {  } { { "MUX8_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX8_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_8-arq " "Found design unit 1: MUX4_8-arq" {  } { { "MUX4_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX4_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948095 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_8 " "Found entity 1: MUX4_8" {  } { { "MUX4_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX4_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1-arq " "Found design unit 1: MUX4_1-arq" {  } { { "MUX4_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX4_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948131 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "MUX4_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_8-arq " "Found design unit 1: MUX2_8-arq" {  } { { "MUX2_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX2_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948146 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_8 " "Found entity 1: MUX2_8" {  } { { "MUX2_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-arq " "Found design unit 1: MUX2_1-arq" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948152 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_overflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_overflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DETECTOR_OVERFLOW-arq " "Found design unit 1: DETECTOR_OVERFLOW-arq" {  } { { "DETECTOR_OVERFLOW.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/DETECTOR_OVERFLOW.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948162 ""} { "Info" "ISGN_ENTITY_NAME" "1 DETECTOR_OVERFLOW " "Found entity 1: DETECTOR_OVERFLOW" {  } { { "DETECTOR_OVERFLOW.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/DETECTOR_OVERFLOW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2_8_complemento2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2_8_complemento2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP2_8_COMPLEMENTO2-arq " "Found design unit 1: COMP2_8_COMPLEMENTO2-arq" {  } { { "COMP2_8_COMPLEMENTO2.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_8_COMPLEMENTO2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948170 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP2_8_COMPLEMENTO2 " "Found entity 1: COMP2_8_COMPLEMENTO2" {  } { { "COMP2_8_COMPLEMENTO2.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_8_COMPLEMENTO2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP2_8-arq " "Found design unit 1: COMP2_8-arq" {  } { { "COMP2_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948180 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP2_8 " "Found entity 1: COMP2_8" {  } { { "COMP2_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP2_4-arq " "Found design unit 1: COMP2_4-arq" {  } { { "COMP2_4.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948190 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP2_4 " "Found entity 1: COMP2_4" {  } { { "COMP2_4.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP2_3-arq " "Found design unit 1: COMP2_3-arq" {  } { { "COMP2_3.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948201 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP2_3 " "Found entity 1: COMP2_3" {  } { { "COMP2_3.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP2_2-arq " "Found design unit 1: COMP2_2-arq" {  } { { "COMP2_2.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948210 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP2_2 " "Found entity 1: COMP2_2" {  } { { "COMP2_2.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP2_1-arq " "Found design unit 1: COMP2_1-arq" {  } { { "COMP2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948218 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP2_1 " "Found entity 1: COMP2_1" {  } { { "COMP2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cod4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cod4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COD4_1-arq " "Found design unit 1: COD4_1-arq" {  } { { "COD4_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COD4_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948228 ""} { "Info" "ISGN_ENTITY_NAME" "1 COD4_1 " "Found entity 1: COD4_1" {  } { { "COD4_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COD4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND3_1-arq " "Found design unit 1: AND3_1-arq" {  } { { "AND3_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/AND3_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948234 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND3_1 " "Found entity 1: AND3_1" {  } { { "AND3_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/AND3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2_1-arq " "Found design unit 1: AND2_1-arq" {  } { { "AND2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/AND2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948240 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND2_1 " "Found entity 1: AND2_1" {  } { { "AND2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/AND2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2_8-arq " "Found design unit 1: ALU2_8-arq" {  } { { "ALU2_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948247 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2_8 " "Found entity 1: ALU2_8" {  } { { "ALU2_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2_1-arq " "Found design unit 1: ALU2_1-arq" {  } { { "ALU2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948252 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2_1 " "Found entity 1: ALU2_1" {  } { { "ALU2_1.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testunitalu8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testunitalu8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestUnitAlu8bits-rtl " "Found design unit 1: TestUnitAlu8bits-rtl" {  } { { "TestUnitAlu8bits.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/TestUnitAlu8bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948283 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestUnitAlu8bits " "Found entity 1: TestUnitAlu8bits" {  } { { "TestUnitAlu8bits.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/TestUnitAlu8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588547948283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588547948283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestUnitAlu8bits " "Elaborating entity \"TestUnitAlu8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1588547948462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2_8 ALU2_8:U " "Elaborating entity \"ALU2_8\" for hierarchy \"ALU2_8:U\"" {  } { { "TestUnitAlu8bits.vhd" "U" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/TestUnitAlu8bits.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG24 ALU2_8.vhd(14) " "Verilog HDL or VHDL warning at ALU2_8.vhd(14): object \"SIG24\" assigned a value but never read" {  } { { "ALU2_8.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_8.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1588547948489 "|TestUnitAlu8bits|ALU2_8:U"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMRES2_8 ALU2_8:U\|SUMRES2_8:u1 " "Elaborating entity \"SUMRES2_8\" for hierarchy \"ALU2_8:U\|SUMRES2_8:u1\"" {  } { { "ALU2_8.vhd" "u1" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_8.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR2_1 ALU2_8:U\|SUMRES2_8:u1\|OR2_1:u1 " "Elaborating entity \"OR2_1\" for hierarchy \"ALU2_8:U\|SUMRES2_8:u1\|OR2_1:u1\"" {  } { { "SUMRES2_8.vhd" "u1" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUMRES2_8.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMRES2_1 ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2 " "Elaborating entity \"SUMRES2_1\" for hierarchy \"ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\"" {  } { { "SUMRES2_8.vhd" "u2" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUMRES2_8.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT1_1 ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|NOT1_1:u1 " "Elaborating entity \"NOT1_1\" for hierarchy \"ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|NOT1_1:u1\"" {  } { { "SUMRES2_1.vhd" "u1" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUMRES2_1.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|MUX2_1:u2 " "Elaborating entity \"MUX2_1\" for hierarchy \"ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|MUX2_1:u2\"" {  } { { "SUMRES2_1.vhd" "u2" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUMRES2_1.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND2_1 ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|MUX2_1:u2\|AND2_1:u2 " "Elaborating entity \"AND2_1\" for hierarchy \"ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|MUX2_1:u2\|AND2_1:u2\"" {  } { { "MUX2_1.vhd" "u2" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX2_1.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM2_1 ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|SUM2_1:u3 " "Elaborating entity \"SUM2_1\" for hierarchy \"ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|SUM2_1:u3\"" {  } { { "SUMRES2_1.vhd" "u3" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUMRES2_1.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR2_1 ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|SUM2_1:u3\|XOR2_1:u1 " "Elaborating entity \"XOR2_1\" for hierarchy \"ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|SUM2_1:u3\|XOR2_1:u1\"" {  } { { "SUM2_1.vhd" "u1" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUM2_1.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR3_1 ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|SUM2_1:u3\|OR3_1:u6 " "Elaborating entity \"OR3_1\" for hierarchy \"ALU2_8:U\|SUMRES2_8:u1\|SUMRES2_1:u2\|SUM2_1:u3\|OR3_1:u6\"" {  } { { "SUM2_1.vhd" "u6" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/SUM2_1.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP2_8_COMPLEMENTO2 ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2 " "Elaborating entity \"COMP2_8_COMPLEMENTO2\" for hierarchy \"ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\"" {  } { { "ALU2_8.vhd" "u2" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_8.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP2_8 ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1 " "Elaborating entity \"COMP2_8\" for hierarchy \"ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\"" {  } { { "COMP2_8_COMPLEMENTO2.vhd" "u1" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_8_COMPLEMENTO2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP2_4 ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\|COMP2_4:u1 " "Elaborating entity \"COMP2_4\" for hierarchy \"ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\|COMP2_4:u1\"" {  } { { "COMP2_8.vhd" "u1" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_8.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP2_3 ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\|COMP2_4:u1\|COMP2_3:u1 " "Elaborating entity \"COMP2_3\" for hierarchy \"ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\|COMP2_4:u1\|COMP2_3:u1\"" {  } { { "COMP2_4.vhd" "u1" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_4.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP2_2 ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\|COMP2_4:u1\|COMP2_3:u1\|COMP2_2:u1 " "Elaborating entity \"COMP2_2\" for hierarchy \"ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\|COMP2_4:u1\|COMP2_3:u1\|COMP2_2:u1\"" {  } { { "COMP2_3.vhd" "u1" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_3.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP2_1 ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\|COMP2_4:u1\|COMP2_3:u1\|COMP2_2:u1\|COMP2_1:u1 " "Elaborating entity \"COMP2_1\" for hierarchy \"ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\|COMP2_4:u1\|COMP2_3:u1\|COMP2_2:u1\|COMP2_1:u1\"" {  } { { "COMP2_2.vhd" "u1" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_2.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNOR2_1 ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\|COMP2_4:u1\|COMP2_3:u1\|COMP2_2:u1\|COMP2_1:u1\|XNOR2_1:u5 " "Elaborating entity \"XNOR2_1\" for hierarchy \"ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|COMP2_8:u1\|COMP2_4:u1\|COMP2_3:u1\|COMP2_2:u1\|COMP2_1:u1\|XNOR2_1:u5\"" {  } { { "COMP2_1.vhd" "u5" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|MUX4_1:u2 " "Elaborating entity \"MUX4_1\" for hierarchy \"ALU2_8:U\|COMP2_8_COMPLEMENTO2:u2\|MUX4_1:u2\"" {  } { { "COMP2_8_COMPLEMENTO2.vhd" "u2" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COMP2_8_COMPLEMENTO2.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COD4_1 ALU2_8:U\|COD4_1:u3 " "Elaborating entity \"COD4_1\" for hierarchy \"ALU2_8:U\|COD4_1:u3\"" {  } { { "ALU2_8.vhd" "u3" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_8.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND3_1 ALU2_8:U\|COD4_1:u3\|AND3_1:u4 " "Elaborating entity \"AND3_1\" for hierarchy \"ALU2_8:U\|COD4_1:u3\|AND3_1:u4\"" {  } { { "COD4_1.vhd" "u4" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/COD4_1.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND5_1 ALU2_8:U\|AND5_1:u14 " "Elaborating entity \"AND5_1\" for hierarchy \"ALU2_8:U\|AND5_1:u14\"" {  } { { "ALU2_8.vhd" "u14" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_8.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_8 ALU2_8:U\|MUX4_8:u4 " "Elaborating entity \"MUX4_8\" for hierarchy \"ALU2_8:U\|MUX4_8:u4\"" {  } { { "ALU2_8.vhd" "u4" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_8.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_8 ALU2_8:U\|MUX4_8:u4\|MUX2_8:u1 " "Elaborating entity \"MUX2_8\" for hierarchy \"ALU2_8:U\|MUX4_8:u4\|MUX2_8:u1\"" {  } { { "MUX4_8.vhd" "u1" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/MUX4_8.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547948959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2_1 ALU2_8:U\|ALU2_1:u5 " "Elaborating entity \"ALU2_1\" for hierarchy \"ALU2_8:U\|ALU2_1:u5\"" {  } { { "ALU2_8.vhd" "u5" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_8.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547949059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1 ALU2_8:U\|ALU2_1:u5\|MUX8_1:u3 " "Elaborating entity \"MUX8_1\" for hierarchy \"ALU2_8:U\|ALU2_1:u5\|MUX8_1:u3\"" {  } { { "ALU2_1.vhd" "u3" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_1.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547949104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DETECTOR_OVERFLOW ALU2_8:U\|DETECTOR_OVERFLOW:u13 " "Elaborating entity \"DETECTOR_OVERFLOW\" for hierarchy \"ALU2_8:U\|DETECTOR_OVERFLOW:u13\"" {  } { { "ALU2_8.vhd" "u13" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/ALU2_8.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547949336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR3_1 ALU2_8:U\|DETECTOR_OVERFLOW:u13\|NOR3_1:u5 " "Elaborating entity \"NOR3_1\" for hierarchy \"ALU2_8:U\|DETECTOR_OVERFLOW:u13\|NOR3_1:u5\"" {  } { { "DETECTOR_OVERFLOW.vhd" "u5" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/DETECTOR_OVERFLOW.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588547949341 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OVERFLOW GND " "Pin \"OVERFLOW\" is stuck at GND" {  } { { "TestUnitAlu8bits.vhd" "" { Text "C:/Users/PC de David/Documents/Laboratorios/Lógica/Vhdl/TestUnitAlu8bits/TestUnitAlu8bits.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588547950639 "|TestUnitAlu8bits|OVERFLOW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1588547950639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1588547950799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1588547952191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588547952191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1588547952281 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1588547952281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1588547952281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1588547952281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588547952341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 03 18:19:12 2020 " "Processing ended: Sun May 03 18:19:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588547952341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588547952341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588547952341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588547952341 ""}
