Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec  1 11:38:42 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_tx_timing_summary_routed.rpt -pb uart_tx_timing_summary_routed.pb -rpx uart_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_tx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     7           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (3)

1. checking no_clock (17)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_baudrate_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: packet_send_f2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (3)
----------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.735        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.735        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.062ns (25.763%)  route 3.060ns (74.237%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  packet_delay_counter_reg[1]/Q
                         net (fo=3, routed)           0.862     6.647    packet_delay_counter_reg_n_0_[1]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.150     6.797 r  packet_delay_counter[26]_i_7/O
                         net (fo=2, routed)           0.964     7.761    packet_delay_counter[26]_i_7_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.332     8.093 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          1.234     9.327    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.124     9.451 r  packet_delay_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.451    packet_delay_counter[17]
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.029    15.186    packet_delay_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.062ns (25.808%)  route 3.053ns (74.192%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  packet_delay_counter_reg[1]/Q
                         net (fo=3, routed)           0.862     6.647    packet_delay_counter_reg_n_0_[1]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.150     6.797 r  packet_delay_counter[26]_i_7/O
                         net (fo=2, routed)           0.964     7.761    packet_delay_counter[26]_i_7_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.332     8.093 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          1.227     9.320    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.124     9.444 r  packet_delay_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.444    packet_delay_counter[18]
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.031    15.188    packet_delay_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.090ns (26.264%)  route 3.060ns (73.736%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  packet_delay_counter_reg[1]/Q
                         net (fo=3, routed)           0.862     6.647    packet_delay_counter_reg_n_0_[1]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.150     6.797 r  packet_delay_counter[26]_i_7/O
                         net (fo=2, routed)           0.964     7.761    packet_delay_counter[26]_i_7_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.332     8.093 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          1.234     9.327    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.152     9.479 r  packet_delay_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.479    packet_delay_counter[19]
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.075    15.232    packet_delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 2.223ns (54.188%)  route 1.879ns (45.812%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  packet_delay_counter_reg[2]/Q
                         net (fo=3, routed)           0.632     6.417    packet_delay_counter_reg_n_0_[2]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.091 r  packet_delay_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    packet_delay_counter_reg[4]_i_2_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  packet_delay_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.205    packet_delay_counter_reg[8]_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  packet_delay_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.320    packet_delay_counter_reg[12]_i_2_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  packet_delay_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    packet_delay_counter_reg[16]_i_2_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  packet_delay_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    packet_delay_counter_reg[20]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.882 r  packet_delay_counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           1.246     9.128    data0[22]
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.303     9.431 r  packet_delay_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.431    packet_delay_counter[22]
    SLICE_X0Y102         FDCE                                         r  packet_delay_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  packet_delay_counter_reg[22]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.031    15.188    packet_delay_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.090ns (26.310%)  route 3.053ns (73.690%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  packet_delay_counter_reg[1]/Q
                         net (fo=3, routed)           0.862     6.647    packet_delay_counter_reg_n_0_[1]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.150     6.797 r  packet_delay_counter[26]_i_7/O
                         net (fo=2, routed)           0.964     7.761    packet_delay_counter[26]_i_7_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.332     8.093 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          1.227     9.320    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.152     9.472 r  packet_delay_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.472    packet_delay_counter[20]
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[20]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.075    15.232    packet_delay_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.062ns (25.320%)  route 3.132ns (74.680%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  packet_delay_counter_reg[1]/Q
                         net (fo=3, routed)           0.862     6.647    packet_delay_counter_reg_n_0_[1]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.150     6.797 r  packet_delay_counter[26]_i_7/O
                         net (fo=2, routed)           0.964     7.761    packet_delay_counter[26]_i_7_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.332     8.093 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          1.306     9.399    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I2_O)        0.124     9.523 r  packet_delay_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.523    packet_delay_counter[2]
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[2]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.031    15.324    packet_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.090ns (25.816%)  route 3.132ns (74.184%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  packet_delay_counter_reg[1]/Q
                         net (fo=3, routed)           0.862     6.647    packet_delay_counter_reg_n_0_[1]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.150     6.797 r  packet_delay_counter[26]_i_7/O
                         net (fo=2, routed)           0.964     7.761    packet_delay_counter[26]_i_7_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.332     8.093 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          1.306     9.399    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I2_O)        0.152     9.551 r  packet_delay_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.551    packet_delay_counter[4]
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[4]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.075    15.368    packet_delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.062ns (26.254%)  route 2.983ns (73.746%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  packet_delay_counter_reg[1]/Q
                         net (fo=3, routed)           0.862     6.647    packet_delay_counter_reg_n_0_[1]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.150     6.797 r  packet_delay_counter[26]_i_7/O
                         net (fo=2, routed)           0.964     7.761    packet_delay_counter[26]_i_7_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.332     8.093 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          1.157     9.250    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.124     9.374 r  packet_delay_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.374    packet_delay_counter[6]
    SLICE_X0Y98          FDCE                                         r  packet_delay_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  packet_delay_counter_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.031    15.299    packet_delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.090ns (27.429%)  route 2.884ns (72.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  packet_delay_counter_reg[1]/Q
                         net (fo=3, routed)           0.862     6.647    packet_delay_counter_reg_n_0_[1]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.150     6.797 r  packet_delay_counter[26]_i_7/O
                         net (fo=2, routed)           0.964     7.761    packet_delay_counter[26]_i_7_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.332     8.093 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          1.058     9.151    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.152     9.303 r  packet_delay_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.303    packet_delay_counter[24]
    SLICE_X0Y102         FDCE                                         r  packet_delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  packet_delay_counter_reg[24]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.075    15.232    packet_delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.090ns (26.760%)  route 2.983ns (73.240%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  packet_delay_counter_reg[1]/Q
                         net (fo=3, routed)           0.862     6.647    packet_delay_counter_reg_n_0_[1]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.150     6.797 r  packet_delay_counter[26]_i_7/O
                         net (fo=2, routed)           0.964     7.761    packet_delay_counter[26]_i_7_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.332     8.093 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          1.157     9.250    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.152     9.402 r  packet_delay_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.402    packet_delay_counter[8]
    SLICE_X0Y98          FDCE                                         r  packet_delay_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  packet_delay_counter_reg[8]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.075    15.343    packet_delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  5.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_baudrate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  clk_baudrate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_baudrate_reg/Q
                         net (fo=8, routed)           0.168     1.828    clk_baudrate_reg_n_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     1.873    clk_baudrate_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  clk_baudrate_reg/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.091     1.609    clk_baudrate_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 packet_send_f2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_send_f2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  packet_send_f2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  packet_send_f2_reg/Q
                         net (fo=3, routed)           0.175     1.858    packet_send_f2_reg_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.903 r  packet_send_f2_i_1/O
                         net (fo=1, routed)           0.000     1.903    packet_send_f2_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  packet_send_f2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  packet_send_f2_reg/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120     1.638    packet_send_f2_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.074%)  route 0.185ns (49.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y97          FDPE                                         r  packet_delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.665 f  packet_delay_counter_reg[0]/Q
                         net (fo=4, routed)           0.185     1.851    packet_delay_counter_reg_n_0_[0]
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  packet_delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    packet_delay_counter[0]
    SLICE_X0Y97          FDPE                                         r  packet_delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y97          FDPE                                         r  packet_delay_counter_reg[0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y97          FDPE (Hold_fdpe_C_D)         0.092     1.616    packet_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X4Y99          FDPE                                         r  tx_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.664 f  tx_clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.849    tx_clock_counter_reg_n_0_[0]
    SLICE_X4Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.894 r  tx_clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    tx_clock_counter[0]
    SLICE_X4Y99          FDPE                                         r  tx_clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDPE                                         r  tx_clock_counter_reg[0]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y99          FDPE (Hold_fdpe_C_D)         0.091     1.614    tx_clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.231ns (33.475%)  route 0.459ns (66.525%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  packet_delay_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  packet_delay_counter_reg[14]/Q
                         net (fo=4, routed)           0.158     1.818    packet_delay_counter_reg_n_0_[14]
    SLICE_X2Y100         LUT5 (Prop_lut5_I2_O)        0.045     1.863 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          0.301     2.163    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.045     2.208 r  packet_delay_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.208    packet_delay_counter[9]
    SLICE_X0Y99          FDCE                                         r  packet_delay_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  packet_delay_counter_reg[9]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.107     1.904    packet_delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.230ns (32.891%)  route 0.469ns (67.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  packet_delay_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  packet_delay_counter_reg[14]/Q
                         net (fo=4, routed)           0.158     1.818    packet_delay_counter_reg_n_0_[14]
    SLICE_X2Y100         LUT5 (Prop_lut5_I2_O)        0.045     1.863 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          0.311     2.174    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.044     2.218 r  packet_delay_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.218    packet_delay_counter[12]
    SLICE_X0Y99          FDCE                                         r  packet_delay_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  packet_delay_counter_reg[12]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.107     1.904    packet_delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.231ns (33.475%)  route 0.459ns (66.525%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  packet_delay_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  packet_delay_counter_reg[14]/Q
                         net (fo=4, routed)           0.158     1.818    packet_delay_counter_reg_n_0_[14]
    SLICE_X2Y100         LUT5 (Prop_lut5_I2_O)        0.045     1.863 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          0.301     2.163    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.045     2.208 r  packet_delay_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.208    packet_delay_counter[11]
    SLICE_X0Y99          FDCE                                         r  packet_delay_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  packet_delay_counter_reg[11]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.092     1.889    packet_delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.274ns (39.144%)  route 0.426ns (60.856%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  packet_delay_counter_reg[4]/Q
                         net (fo=2, routed)           0.137     1.789    packet_delay_counter_reg_n_0_[4]
    SLICE_X0Y98          LUT5 (Prop_lut5_I2_O)        0.098     1.887 f  packet_delay_counter[26]_i_5/O
                         net (fo=27, routed)          0.289     2.176    packet_delay_counter[26]_i_5_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.048     2.224 r  packet_delay_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.224    packet_delay_counter[15]
    SLICE_X0Y100         FDCE                                         r  packet_delay_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  packet_delay_counter_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.107     1.898    packet_delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.231ns (32.986%)  route 0.469ns (67.014%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  packet_delay_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  packet_delay_counter_reg[14]/Q
                         net (fo=4, routed)           0.158     1.818    packet_delay_counter_reg_n_0_[14]
    SLICE_X2Y100         LUT5 (Prop_lut5_I2_O)        0.045     1.863 r  packet_delay_counter[26]_i_4/O
                         net (fo=26, routed)          0.311     2.174    packet_delay_counter[26]_i_4_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.045     2.219 r  packet_delay_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.219    packet_delay_counter[10]
    SLICE_X0Y99          FDCE                                         r  packet_delay_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  packet_delay_counter_reg[10]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.091     1.888    packet_delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.271ns (38.882%)  route 0.426ns (61.118%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  packet_delay_counter_reg[4]/Q
                         net (fo=2, routed)           0.137     1.789    packet_delay_counter_reg_n_0_[4]
    SLICE_X0Y98          LUT5 (Prop_lut5_I2_O)        0.098     1.887 f  packet_delay_counter[26]_i_5/O
                         net (fo=27, routed)          0.289     2.176    packet_delay_counter[26]_i_5_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.045     2.221 r  packet_delay_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.221    packet_delay_counter[13]
    SLICE_X0Y100         FDCE                                         r  packet_delay_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  packet_delay_counter_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.091     1.882    packet_delay_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    clk_baudrate_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     packet_delay_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     packet_delay_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     packet_delay_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     packet_delay_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    packet_delay_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    packet_delay_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    packet_delay_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    packet_delay_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    clk_baudrate_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    clk_baudrate_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     packet_delay_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     packet_delay_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    clk_baudrate_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    clk_baudrate_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     packet_delay_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     packet_delay_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     packet_delay_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.018ns  (logic 4.399ns (43.914%)  route 5.619ns (56.086%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bit_index_reg[0]/Q
                         net (fo=5, routed)           0.904     1.360    bit_index[0]
    SLICE_X2Y102         LUT5 (Prop_lut5_I3_O)        0.157     1.517 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.714     6.232    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.786    10.018 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.018    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_reg/G
                            (positive level-sensitive latch)
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 4.145ns (66.876%)  route 2.053ns (33.124%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         LDCE                         0.000     0.000 r  tx_done_reg/G
    SLICE_X2Y103         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tx_done_reg/Q
                         net (fo=1, routed)           2.053     2.678    tx_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.199 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     6.199    tx_done
    H17                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.409ns  (logic 1.480ns (43.406%)  route 1.929ns (56.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.929     3.409    reset_IBUF
    SLICE_X2Y102         FDPE                                         f  FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.409ns  (logic 1.480ns (43.406%)  route 1.929ns (56.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.929     3.409    reset_IBUF
    SLICE_X2Y102         FDCE                                         f  FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.409ns  (logic 1.480ns (43.406%)  route 1.929ns (56.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.929     3.409    reset_IBUF
    SLICE_X2Y102         FDCE                                         f  FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.409ns  (logic 1.480ns (43.406%)  route 1.929ns (56.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.929     3.409    reset_IBUF
    SLICE_X2Y102         FDCE                                         f  FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_index_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.409ns  (logic 1.480ns (43.406%)  route 1.929ns (56.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.929     3.409    reset_IBUF
    SLICE_X3Y102         FDCE                                         f  bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_index_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.409ns  (logic 1.480ns (43.406%)  route 1.929ns (56.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.929     3.409    reset_IBUF
    SLICE_X3Y102         FDCE                                         f  bit_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_index_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.409ns  (logic 1.480ns (43.406%)  route 1.929ns (56.594%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.929     3.409    reset_IBUF
    SLICE_X3Y102         FDCE                                         f  bit_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_present_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.057ns  (logic 0.766ns (25.057%)  route 2.291ns (74.943%))
  Logic Levels:           3  (FDPE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE                         0.000     0.000 r  FSM_onehot_present_state_reg[0]/C
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  FSM_onehot_present_state_reg[0]/Q
                         net (fo=7, routed)           0.892     1.410    FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X2Y103         LUT2 (Prop_lut2_I1_O)        0.124     1.534 r  FSM_onehot_present_state[3]_i_2/O
                         net (fo=3, routed)           0.831     2.365    FSM_onehot_present_state[3]_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     2.489 r  FSM_onehot_present_state[3]_i_1/O
                         net (fo=4, routed)           0.568     3.057    FSM_onehot_present_state[3]_i_1_n_0
    SLICE_X2Y102         FDPE                                         r  FSM_onehot_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 packet_send_f1_reg/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.203ns (62.588%)  route 0.121ns (37.412%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         LDCE                         0.000     0.000 r  packet_send_f1_reg/G
    SLICE_X1Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  packet_send_f1_reg/Q
                         net (fo=3, routed)           0.121     0.279    packet_send_f1
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.324 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE                         0.000     0.000 r  bit_index_reg[1]/C
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_index_reg[1]/Q
                         net (fo=5, routed)           0.154     0.295    bit_index[1]
    SLICE_X3Y102         LUT3 (Prop_lut3_I0_O)        0.045     0.340 r  bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    bit_index[2]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.337%)  route 0.156ns (45.663%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bit_index_reg[0]/Q
                         net (fo=5, routed)           0.156     0.297    bit_index[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    bit_index[0]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.179%)  route 0.157ns (45.821%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_index_reg[0]/Q
                         net (fo=5, routed)           0.157     0.298    bit_index[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.343 r  bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    bit_index[1]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.148ns (37.905%)  route 0.242ns (62.095%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=7, routed)           0.242     0.390    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X2Y102         FDCE                                         r  FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.148ns (37.545%)  route 0.246ns (62.455%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[3]/C
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=12, routed)          0.246     0.394    data_select_counter__0
    SLICE_X2Y103         LDCE                                         r  tx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.257ns (64.900%)  route 0.139ns (35.100%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         LDCE                         0.000     0.000 r  data_select_counter_reg[2]/G
    SLICE_X4Y102         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  data_select_counter_reg[2]/Q
                         net (fo=4, routed)           0.139     0.351    data_select_counter[2]
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.045     0.396 r  FSM_onehot_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    FSM_onehot_present_state[0]_i_1_n_0
    SLICE_X2Y102         FDPE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.807%)  route 0.333ns (64.193%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE                         0.000     0.000 r  bit_index_reg[1]/C
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_index_reg[1]/Q
                         net (fo=5, routed)           0.157     0.298    bit_index[1]
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.045     0.343 r  FSM_onehot_present_state[3]_i_1/O
                         net (fo=4, routed)           0.176     0.519    FSM_onehot_present_state[3]_i_1_n_0
    SLICE_X2Y102         FDPE                                         r  FSM_onehot_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.807%)  route 0.333ns (64.193%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE                         0.000     0.000 r  bit_index_reg[1]/C
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_index_reg[1]/Q
                         net (fo=5, routed)           0.157     0.298    bit_index[1]
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.045     0.343 r  FSM_onehot_present_state[3]_i_1/O
                         net (fo=4, routed)           0.176     0.519    FSM_onehot_present_state[3]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  FSM_onehot_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.807%)  route 0.333ns (64.193%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE                         0.000     0.000 r  bit_index_reg[1]/C
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_index_reg[1]/Q
                         net (fo=5, routed)           0.157     0.298    bit_index[1]
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.045     0.343 r  FSM_onehot_present_state[3]_i_1/O
                         net (fo=4, routed)           0.176     0.519    FSM_onehot_present_state[3]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  FSM_onehot_present_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 packet_send_f2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_send_f1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.065ns  (logic 0.671ns (32.496%)  route 1.394ns (67.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  packet_send_f2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  packet_send_f2_reg/Q
                         net (fo=3, routed)           0.823     6.654    packet_send_f2_reg_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.153     6.807 r  packet_send_f1_reg_i_1/O
                         net (fo=1, routed)           0.571     7.377    packet_send_f1_reg_i_1_n_0
    SLICE_X1Y102         LDCE                                         r  packet_send_f1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 packet_send_f2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_send_f1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.208ns (30.414%)  route 0.476ns (69.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  packet_send_f2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  packet_send_f2_reg/Q
                         net (fo=3, routed)           0.292     1.975    packet_send_f2_reg_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.044     2.019 r  packet_send_f1_reg_i_1/O
                         net (fo=1, routed)           0.184     2.202    packet_send_f1_reg_i_1_n_0
    SLICE_X1Y102         LDCE                                         r  packet_send_f1_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_send_f2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.604ns (46.440%)  route 1.849ns (53.560%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=49, routed)          1.849     3.329    reset_IBUF
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.124     3.453 r  packet_send_f2_i_1/O
                         net (fo=1, routed)           0.000     3.453    packet_send_f2_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  packet_send_f2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.012    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  packet_send_f2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.434ns  (logic 1.604ns (46.697%)  route 1.830ns (53.303%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=49, routed)          1.830     3.310    reset_IBUF
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.124     3.434 r  clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     3.434    clk_baudrate_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.012    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  clk_baudrate_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 1.480ns (44.000%)  route 1.883ns (56.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.883     3.363    reset_IBUF
    SLICE_X0Y101         FDCE                                         f  packet_delay_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 1.480ns (44.000%)  route 1.883ns (56.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.883     3.363    reset_IBUF
    SLICE_X0Y101         FDCE                                         f  packet_delay_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 1.480ns (44.000%)  route 1.883ns (56.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.883     3.363    reset_IBUF
    SLICE_X0Y101         FDCE                                         f  packet_delay_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 1.480ns (44.000%)  route 1.883ns (56.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.883     3.363    reset_IBUF
    SLICE_X0Y101         FDCE                                         f  packet_delay_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  packet_delay_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.257ns  (logic 1.480ns (45.431%)  route 1.777ns (54.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.777     3.257    reset_IBUF
    SLICE_X4Y100         FDCE                                         f  tx_clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.257ns  (logic 1.480ns (45.431%)  route 1.777ns (54.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.777     3.257    reset_IBUF
    SLICE_X4Y100         FDCE                                         f  tx_clock_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.225ns  (logic 1.480ns (45.874%)  route 1.746ns (54.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.746     3.225    reset_IBUF
    SLICE_X4Y101         FDCE                                         f  tx_clock_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  tx_clock_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.225ns  (logic 1.480ns (45.874%)  route 1.746ns (54.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.746     3.225    reset_IBUF
    SLICE_X4Y101         FDCE                                         f  tx_clock_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  tx_clock_counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 packet_send_f1_reg/G
                            (positive level-sensitive latch)
  Destination:            packet_send_f2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.203ns (41.487%)  route 0.286ns (58.513%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         LDCE                         0.000     0.000 r  packet_send_f1_reg/G
    SLICE_X1Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  packet_send_f1_reg/Q
                         net (fo=3, routed)           0.286     0.444    packet_send_f1
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.045     0.489 r  packet_send_f2_i_1/O
                         net (fo=1, routed)           0.000     0.489    packet_send_f2_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  packet_send_f2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  packet_send_f2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.247ns (35.660%)  route 0.446ns (64.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.446     0.694    reset_IBUF
    SLICE_X0Y97          FDPE                                         f  packet_delay_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y97          FDPE                                         r  packet_delay_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.247ns (35.660%)  route 0.446ns (64.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.446     0.694    reset_IBUF
    SLICE_X0Y97          FDCE                                         f  packet_delay_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.247ns (35.660%)  route 0.446ns (64.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.446     0.694    reset_IBUF
    SLICE_X0Y97          FDCE                                         f  packet_delay_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.247ns (35.660%)  route 0.446ns (64.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.446     0.694    reset_IBUF
    SLICE_X0Y97          FDCE                                         f  packet_delay_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.247ns (35.660%)  route 0.446ns (64.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.446     0.694    reset_IBUF
    SLICE_X0Y97          FDCE                                         f  packet_delay_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  packet_delay_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.247ns (32.197%)  route 0.521ns (67.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.521     0.768    reset_IBUF
    SLICE_X0Y98          FDCE                                         f  packet_delay_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  packet_delay_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.247ns (32.197%)  route 0.521ns (67.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.521     0.768    reset_IBUF
    SLICE_X0Y98          FDCE                                         f  packet_delay_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  packet_delay_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.247ns (32.197%)  route 0.521ns (67.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.521     0.768    reset_IBUF
    SLICE_X0Y98          FDCE                                         f  packet_delay_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  packet_delay_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            packet_delay_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.247ns (32.197%)  route 0.521ns (67.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.521     0.768    reset_IBUF
    SLICE_X0Y98          FDCE                                         f  packet_delay_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  packet_delay_counter_reg[8]/C





