Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Fri Feb 24 13:16:14 2023
| Host             : alinx running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file video_ethernet_power_routed.rpt -pb video_ethernet_power_summary_routed.pb -rpx video_ethernet_power_routed.rpx
| Design           : video_ethernet
| Device           : xc7a200tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.292        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.152        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.057 |       13 |       --- |             --- |
| Slice Logic             |     0.010 |    19838 |       --- |             --- |
|   LUT as Logic          |     0.009 |     7726 |    133800 |            5.77 |
|   CARRY4                |     0.001 |     1068 |     33450 |            3.19 |
|   Register              |    <0.001 |     8921 |    267600 |            3.33 |
|   F7/F8 Muxes           |    <0.001 |      114 |    133800 |            0.09 |
|   Others                |     0.000 |      304 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        8 |     46200 |            0.02 |
| Signals                 |     0.013 |    14461 |       --- |             --- |
| Block RAM               |     0.012 |        6 |       365 |            1.64 |
| I/O                     |     0.060 |      124 |       285 |           43.51 |
| Static Power            |     0.139 |          |           |                 |
| Total                   |     0.292 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.124 |       0.093 |      0.031 |
| Vccaux    |       1.800 |     0.033 |       0.002 |      0.031 |
| Vcco33    |       3.300 |     0.021 |       0.017 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+------------+-----------------+
| Clock      | Domain     | Constraint (ns) |
+------------+------------+-----------------+
| cmos1_pclk | cmos1_pclk |            11.9 |
| cmos2_pclk | cmos2_pclk |            11.9 |
| e1_rx_clk  | e1_gtxc    |             8.0 |
| e1_rx_clk  | e1_rxc     |             8.0 |
| e2_rx_clk  | e2_gtxc    |             8.0 |
| e2_rx_clk  | e2_rxc     |             8.0 |
| e3_rx_clk  | e3_gtxc    |             8.0 |
| e3_rx_clk  | e3_rxc     |             8.0 |
| e4_rx_clk  | e4_gtxc    |             8.0 |
| e4_rx_clk  | e4_rxc     |             8.0 |
| sys_clk_p  | sys_clk_p  |             5.0 |
+------------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| video_ethernet        |     0.152 |
|   camera_fifo_inst1   |     0.004 |
|     U0                |     0.004 |
|       inst_fifo_gen   |     0.004 |
|   camera_fifo_inst2   |     0.004 |
|     U0                |     0.004 |
|       inst_fifo_gen   |     0.004 |
|   camera_fifo_inst3   |     0.004 |
|     U0                |     0.004 |
|       inst_fifo_gen   |     0.004 |
|   camera_fifo_inst4   |     0.004 |
|     U0                |     0.004 |
|       inst_fifo_gen   |     0.004 |
|   cmos_select_inst    |     0.001 |
|   i2c_config_m0       |     0.005 |
|     i2c_master_top_m0 |     0.005 |
|       byte_controller |     0.004 |
|   i2c_config_m1       |     0.006 |
|     i2c_master_top_m0 |     0.005 |
|       byte_controller |     0.004 |
|   mac_test1           |     0.016 |
|     mac_top0          |     0.015 |
|       icmp0           |     0.005 |
|       mac_rx0         |     0.006 |
|       mac_tx0         |     0.004 |
|   mac_test2           |     0.016 |
|     mac_top0          |     0.015 |
|       icmp0           |     0.005 |
|       mac_rx0         |     0.006 |
|       mac_tx0         |     0.004 |
|   mac_test3           |     0.015 |
|     mac_top0          |     0.014 |
|       icmp0           |     0.005 |
|       mac_rx0         |     0.005 |
|       mac_tx0         |     0.004 |
|   mac_test4           |     0.016 |
|     mac_top0          |     0.015 |
|       icmp0           |     0.005 |
|       mac_rx0         |     0.006 |
|       mac_tx0         |     0.004 |
+-----------------------+-----------+


