///Register `L1_ICACHE1_ACS_FAIL_ADDR` reader
pub type R = crate::R<L1_ICACHE1_ACS_FAIL_ADDR_SPEC>;
///Field `L1_ICACHE1_FAIL_ADDR` reader - The register records the address of fail-access when cache1 accesses L1-ICache.
pub type L1_ICACHE1_FAIL_ADDR_R = crate::FieldReader<u32>;
impl R {
    ///Bits 0:31 - The register records the address of fail-access when cache1 accesses L1-ICache.
    #[inline(always)]
    pub fn l1_icache1_fail_addr(&self) -> L1_ICACHE1_FAIL_ADDR_R {
        L1_ICACHE1_FAIL_ADDR_R::new(self.bits)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("L1_ICACHE1_ACS_FAIL_ADDR")
            .field("l1_icache1_fail_addr", &self.l1_icache1_fail_addr())
            .finish()
    }
}
/**L1-ICache0 Access Fail Address information register

You can [`read`](crate::generic::Reg::read) this register and get [`l1_icache1_acs_fail_addr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct L1_ICACHE1_ACS_FAIL_ADDR_SPEC;
impl crate::RegisterSpec for L1_ICACHE1_ACS_FAIL_ADDR_SPEC {
    type Ux = u32;
}
///`read()` method returns [`l1_icache1_acs_fail_addr::R`](R) reader structure
impl crate::Readable for L1_ICACHE1_ACS_FAIL_ADDR_SPEC {}
///`reset()` method sets L1_ICACHE1_ACS_FAIL_ADDR to value 0
impl crate::Resettable for L1_ICACHE1_ACS_FAIL_ADDR_SPEC {
    const RESET_VALUE: u32 = 0;
}
