

================================================================
== Vitis HLS Report for 'arp_table'
================================================================
* Date:           Wed Jul 20 00:54:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  2.188 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_host_arp_lookup_reply_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_arp_lookup_reply_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_host_arp_lookup_request_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_arp_lookup_request_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:167]   --->   Operation 16 'specpipeline' 'specpipeline_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln176 = specmemcore void @_ssdm_op_SpecMemCore, i48 %arpTable_macAddress_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:176]   --->   Operation 17 'specmemcore' 'specmemcore_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln176 = specmemcore void @_ssdm_op_SpecMemCore, i1 %arpTable_valid, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:176]   --->   Operation 18 'specmemcore' 'specmemcore_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i192P0A, i192 %arpTableInsertFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:184]   --->   Operation 20 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i_34 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_arp_lookup_request_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'nbreadreq' 'tmp_i_34' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %tmp_i_34, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:189]   --->   Operation 22 'br' 'br_ln189' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_host_arp_lookup_request_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 23 'nbreadreq' 'tmp_1_i' <Predicate = (!tmp_i & !tmp_i_34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %tmp_1_i, void %arp_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:200]   --->   Operation 24 'br' 'br_ln200' <Predicate = (!tmp_i & !tmp_i_34)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%query_ip_V_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_host_arp_lookup_request_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'query_ip_V_1' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %query_ip_V_1, i32 24, i32 31"   --->   Operation 26 'partselect' 'p_Result_4_i' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln708_2 = zext i8 %p_Result_4_i"   --->   Operation 27 'zext' 'zext_ln708_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arpTable_macAddress_V_addr_2 = getelementptr i48 %arpTable_macAddress_V, i64 0, i64 %zext_ln708_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 28 'getelementptr' 'arpTable_macAddress_V_addr_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arpTable_valid_addr_2 = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln708_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 29 'getelementptr' 'arpTable_valid_addr_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.20ns)   --->   "%currEntry_macAddress_V_2 = load i8 %arpTable_macAddress_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 30 'load' 'currEntry_macAddress_V_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 31 [2/2] (1.17ns)   --->   "%currEntry_valid_2 = load i8 %arpTable_valid_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 31 'load' 'currEntry_valid_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%query_ip_V = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_arp_lookup_request_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'query_ip_V' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_i_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %query_ip_V, i32 24, i32 31"   --->   Operation 33 'partselect' 'p_Result_i_35' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i8 %p_Result_i_35"   --->   Operation 34 'zext' 'zext_ln708_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arpTable_macAddress_V_addr_1 = getelementptr i48 %arpTable_macAddress_V, i64 0, i64 %zext_ln708_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 35 'getelementptr' 'arpTable_macAddress_V_addr_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arpTable_valid_addr_1 = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln708_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 36 'getelementptr' 'arpTable_valid_addr_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.20ns)   --->   "%currEntry_macAddress_V_1 = load i8 %arpTable_macAddress_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 37 'load' 'currEntry_macAddress_V_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 38 [2/2] (1.17ns)   --->   "%currEntry_valid_1 = load i8 %arpTable_valid_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 38 'load' 'currEntry_valid_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_1 : Operation 39 [1/1] (0.98ns)   --->   "%arpTableInsertFifo_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %arpTableInsertFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'arpTableInsertFifo_read' <Predicate = (tmp_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 4> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%currEntry_macAddress_V = partselect i48 @_ssdm_op_PartSelect.i48.i192.i32.i32, i192 %arpTableInsertFifo_read, i32 64, i32 111" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'partselect' 'currEntry_macAddress_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%currEntry_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %arpTableInsertFifo_read, i32 128" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'bitselect' 'currEntry_valid' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i192.i32.i32, i192 %arpTableInsertFifo_read, i32 24, i32 31"   --->   Operation 42 'partselect' 'p_Result_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i8 %p_Result_i"   --->   Operation 43 'zext' 'zext_ln708' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arpTable_macAddress_V_addr = getelementptr i48 %arpTable_macAddress_V, i64 0, i64 %zext_ln708" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 44 'getelementptr' 'arpTable_macAddress_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arpTable_valid_addr = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln708" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 45 'getelementptr' 'arpTable_valid_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.20ns)   --->   "%store_ln187 = store i48 %currEntry_macAddress_V, i8 %arpTable_macAddress_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 46 'store' 'store_ln187' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 47 [1/1] (1.17ns)   --->   "%store_ln187 = store i1 %currEntry_valid, i8 %arpTable_valid_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 47 'store' 'store_ln187' <Predicate = (tmp_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arp_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:188]   --->   Operation 48 'br' 'br_ln188' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 49 [1/2] (1.20ns)   --->   "%currEntry_macAddress_V_2 = load i8 %arpTable_macAddress_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 49 'load' 'currEntry_macAddress_V_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/2] (1.17ns)   --->   "%currEntry_valid_2 = load i8 %arpTable_valid_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 50 'load' 'currEntry_valid_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %currEntry_valid_2, void, void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:204]   --->   Operation 51 'br' 'br_ln204' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_15_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %currEntry_valid_2, i16 0, i48 %currEntry_macAddress_V_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'bitconcatenate' 'tmp_15_i' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i65 %tmp_15_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'zext' 'zext_ln174_3' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_host_arp_lookup_reply_V, i128 %zext_ln174_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'write' 'write_ln174' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 55 [1/2] (1.20ns)   --->   "%currEntry_macAddress_V_1 = load i8 %arpTable_macAddress_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 55 'load' 'currEntry_macAddress_V_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/2] (1.17ns)   --->   "%currEntry_valid_1 = load i8 %arpTable_valid_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 56 'load' 'currEntry_valid_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %currEntry_valid_1, void, void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:193]   --->   Operation 57 'br' 'br_ln193' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_14_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %currEntry_valid_1, i16 0, i48 %currEntry_macAddress_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'bitconcatenate' 'tmp_14_i' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i65 %tmp_14_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'zext' 'zext_ln174' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_arp_lookup_reply_V, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 61 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %arpRequestMetaFifo, i32 %query_ip_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'write' 'write_ln174' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i & !currEntry_valid_2)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln208 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:208]   --->   Operation 62 'br' 'br_ln208' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i & !currEntry_valid_2)> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_host_arp_lookup_reply_V, i128 %zext_ln174_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln210 = br void %arp_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:210]   --->   Operation 64 'br' 'br_ln210' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %arpRequestMetaFifo, i32 %query_ip_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_34 & !currEntry_valid_1)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln197 = br void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:197]   --->   Operation 66 'br' 'br_ln197' <Predicate = (!tmp_i & tmp_i_34 & !currEntry_valid_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_arp_lookup_reply_V, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arp_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:199]   --->   Operation 68 'br' 'br_ln199' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_arp_lookup_request_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_host_arp_lookup_request_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_arp_lookup_reply_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_host_arp_lookup_reply_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpTableInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpTable_macAddress_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ arpTable_valid]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ arpRequestMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specpipeline_ln167           (specpipeline  ) [ 0000]
specmemcore_ln176            (specmemcore   ) [ 0000]
specmemcore_ln176            (specmemcore   ) [ 0000]
tmp_i                        (nbreadreq     ) [ 0111]
br_ln184                     (br            ) [ 0000]
tmp_i_34                     (nbreadreq     ) [ 0111]
br_ln189                     (br            ) [ 0000]
tmp_1_i                      (nbreadreq     ) [ 0111]
br_ln200                     (br            ) [ 0000]
query_ip_V_1                 (read          ) [ 0111]
p_Result_4_i                 (partselect    ) [ 0000]
zext_ln708_2                 (zext          ) [ 0000]
arpTable_macAddress_V_addr_2 (getelementptr ) [ 0110]
arpTable_valid_addr_2        (getelementptr ) [ 0110]
query_ip_V                   (read          ) [ 0111]
p_Result_i_35                (partselect    ) [ 0000]
zext_ln708_1                 (zext          ) [ 0000]
arpTable_macAddress_V_addr_1 (getelementptr ) [ 0110]
arpTable_valid_addr_1        (getelementptr ) [ 0110]
arpTableInsertFifo_read      (read          ) [ 0000]
currEntry_macAddress_V       (partselect    ) [ 0000]
currEntry_valid              (bitselect     ) [ 0000]
p_Result_i                   (partselect    ) [ 0000]
zext_ln708                   (zext          ) [ 0000]
arpTable_macAddress_V_addr   (getelementptr ) [ 0000]
arpTable_valid_addr          (getelementptr ) [ 0000]
store_ln187                  (store         ) [ 0000]
store_ln187                  (store         ) [ 0000]
br_ln188                     (br            ) [ 0000]
currEntry_macAddress_V_2     (load          ) [ 0000]
currEntry_valid_2            (load          ) [ 0101]
br_ln204                     (br            ) [ 0000]
tmp_15_i                     (bitconcatenate) [ 0000]
zext_ln174_3                 (zext          ) [ 0101]
currEntry_macAddress_V_1     (load          ) [ 0000]
currEntry_valid_1            (load          ) [ 0101]
br_ln193                     (br            ) [ 0000]
tmp_14_i                     (bitconcatenate) [ 0000]
zext_ln174                   (zext          ) [ 0101]
write_ln174                  (write         ) [ 0000]
br_ln208                     (br            ) [ 0000]
write_ln174                  (write         ) [ 0000]
br_ln210                     (br            ) [ 0000]
write_ln174                  (write         ) [ 0000]
br_ln197                     (br            ) [ 0000]
write_ln174                  (write         ) [ 0000]
br_ln199                     (br            ) [ 0000]
ret_ln0                      (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_arp_lookup_request_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_arp_lookup_request_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_host_arp_lookup_request_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_host_arp_lookup_request_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_arp_lookup_reply_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_arp_lookup_reply_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_host_arp_lookup_reply_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_host_arp_lookup_reply_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arpTableInsertFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arpTable_macAddress_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTable_macAddress_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arpTable_valid">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTable_valid"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arpRequestMetaFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpRequestMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i192.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_i_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="192" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_i_34_nbreadreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_34/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_1_i_nbreadreq_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="query_ip_V_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="query_ip_V_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="query_ip_V_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="query_ip_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arpTableInsertFifo_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="192" slack="0"/>
<pin id="114" dir="0" index="1" bw="192" slack="0"/>
<pin id="115" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arpTableInsertFifo_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="65" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="128" slack="0"/>
<pin id="128" dir="0" index="2" bw="65" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="2"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="arpTable_macAddress_V_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="48" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_macAddress_V_addr_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arpTable_valid_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_valid_addr_2/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="48" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="currEntry_macAddress_V_2/1 currEntry_macAddress_V_1/1 store_ln187/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="currEntry_valid_2/1 currEntry_valid_1/1 store_ln187/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="arpTable_macAddress_V_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="48" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_macAddress_V_addr_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arpTable_valid_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_valid_addr_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="arpTable_macAddress_V_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="48" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_macAddress_V_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="arpTable_valid_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_valid_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_Result_4_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln708_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_2/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Result_i_35_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="0" index="3" bw="6" slack="0"/>
<pin id="218" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_35/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln708_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="currEntry_macAddress_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="48" slack="0"/>
<pin id="231" dir="0" index="1" bw="192" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="0" index="3" bw="8" slack="0"/>
<pin id="234" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currEntry_macAddress_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="currEntry_valid_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="192" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currEntry_valid/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_Result_i_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="192" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln708_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_15_i_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="65" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="0" index="3" bw="48" slack="0"/>
<pin id="270" dir="1" index="4" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_i/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln174_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="65" slack="0"/>
<pin id="277" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_3/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_14_i_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="65" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="0" index="3" bw="48" slack="0"/>
<pin id="285" dir="1" index="4" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_i/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln174_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="65" slack="0"/>
<pin id="292" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_i_34_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_34 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_1_i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="307" class="1005" name="query_ip_V_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2"/>
<pin id="309" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="query_ip_V_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="arpTable_macAddress_V_addr_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_macAddress_V_addr_2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="arpTable_valid_addr_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_valid_addr_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="query_ip_V_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2"/>
<pin id="324" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="query_ip_V "/>
</bind>
</comp>

<comp id="327" class="1005" name="arpTable_macAddress_V_addr_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_macAddress_V_addr_1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="arpTable_valid_addr_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_valid_addr_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="currEntry_valid_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currEntry_valid_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="zext_ln174_3_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="128" slack="1"/>
<pin id="343" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174_3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="currEntry_valid_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currEntry_valid_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln174_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="128" slack="1"/>
<pin id="352" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="139" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="146" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="165" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="181" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="196"><net_src comp="188" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="100" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="106" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="226"><net_src comp="213" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="112" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="239"><net_src comp="229" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="112" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="64" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="112" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="249" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="159" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="153" pin="3"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="286"><net_src comp="68" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="159" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="153" pin="3"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="280" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="298"><net_src comp="76" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="84" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="92" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="100" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="315"><net_src comp="139" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="320"><net_src comp="146" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="325"><net_src comp="106" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="330"><net_src comp="165" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="335"><net_src comp="172" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="340"><net_src comp="159" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="275" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="349"><net_src comp="159" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="290" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="125" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_arp_lookup_reply_V | {3 }
	Port: m_axis_host_arp_lookup_reply_V | {3 }
	Port: arpTable_macAddress_V | {1 }
	Port: arpTable_valid | {1 }
	Port: arpRequestMetaFifo | {3 }
 - Input state : 
	Port: arp_table : s_axis_arp_lookup_request_V | {1 }
	Port: arp_table : s_axis_host_arp_lookup_request_V | {1 }
	Port: arp_table : arpTableInsertFifo | {1 }
	Port: arp_table : arpTable_macAddress_V | {1 2 }
	Port: arp_table : arpTable_valid | {1 2 }
  - Chain level:
	State 1
		zext_ln708_2 : 1
		arpTable_macAddress_V_addr_2 : 2
		arpTable_valid_addr_2 : 2
		currEntry_macAddress_V_2 : 3
		currEntry_valid_2 : 3
		zext_ln708_1 : 1
		arpTable_macAddress_V_addr_1 : 2
		arpTable_valid_addr_1 : 2
		currEntry_macAddress_V_1 : 3
		currEntry_valid_1 : 3
		zext_ln708 : 1
		arpTable_macAddress_V_addr : 2
		arpTable_valid_addr : 2
		store_ln187 : 3
		store_ln187 : 3
	State 2
		br_ln204 : 1
		tmp_15_i : 1
		zext_ln174_3 : 2
		write_ln174 : 3
		br_ln193 : 1
		tmp_14_i : 1
		zext_ln174 : 2
		write_ln174 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
|          |        tmp_i_nbreadreq_fu_76        |
| nbreadreq|       tmp_i_34_nbreadreq_fu_84      |
|          |       tmp_1_i_nbreadreq_fu_92       |
|----------|-------------------------------------|
|          |       query_ip_V_1_read_fu_100      |
|   read   |        query_ip_V_read_fu_106       |
|          | arpTableInsertFifo_read_read_fu_112 |
|----------|-------------------------------------|
|          |           grp_write_fu_118          |
|   write  |           grp_write_fu_125          |
|          |           grp_write_fu_132          |
|----------|-------------------------------------|
|          |         p_Result_4_i_fu_197         |
|partselect|         p_Result_i_35_fu_213        |
|          |    currEntry_macAddress_V_fu_229    |
|          |          p_Result_i_fu_249          |
|----------|-------------------------------------|
|          |         zext_ln708_2_fu_207         |
|          |         zext_ln708_1_fu_223         |
|   zext   |          zext_ln708_fu_259          |
|          |         zext_ln174_3_fu_275         |
|          |          zext_ln174_fu_290          |
|----------|-------------------------------------|
| bitselect|        currEntry_valid_fu_240       |
|----------|-------------------------------------|
|bitconcatenate|           tmp_15_i_fu_265           |
|          |           tmp_14_i_fu_280           |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|arpTable_macAddress_V_addr_1_reg_327|    8   |
|arpTable_macAddress_V_addr_2_reg_312|    8   |
|    arpTable_valid_addr_1_reg_332   |    8   |
|    arpTable_valid_addr_2_reg_317   |    8   |
|      currEntry_valid_1_reg_346     |    1   |
|      currEntry_valid_2_reg_337     |    1   |
|        query_ip_V_1_reg_307        |   32   |
|         query_ip_V_reg_322         |   32   |
|           tmp_1_i_reg_303          |    1   |
|          tmp_i_34_reg_299          |    1   |
|            tmp_i_reg_295           |    1   |
|        zext_ln174_3_reg_341        |   128  |
|         zext_ln174_reg_350         |   128  |
+------------------------------------+--------+
|                Total               |   357  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_118 |  p2  |   2  |  65  |   130  ||    9    |
|  grp_write_fu_125 |  p2  |   2  |  65  |   130  ||    9    |
|  grp_write_fu_132 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_153 |  p0  |   5  |   8  |   40   ||    26   |
| grp_access_fu_159 |  p0  |   5  |   8  |   40   ||    26   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   404  || 2.13214 ||    79   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   79   |
|  Register |    -   |   357  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   357  |   79   |
+-----------+--------+--------+--------+
