Analysis & Synthesis report for skeleton
Thu Dec 05 14:55:16 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Dec 05 14:55:16 2019           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div      ; pll.v           ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|imem:my_imem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Dec 05 14:53:22 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file target_selector.v
    Info (12023): Found entity 1: target_selector File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/target_selector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextender17to32.v
    Info (12023): Found entity 1: signextender17to32 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/signextender17to32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file select51.v
    Info (12023): Found entity 1: select51 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/select51.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register177.v
    Info (12023): Found entity 1: register177 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register177.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register171.v
    Info (12023): Found entity 1: register171 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register171.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register99.v
    Info (12023): Found entity 1: register99 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register99.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register64.v
    Info (12023): Found entity 1: register64 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register64.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register44.v
    Info (12023): Found entity 1: register44 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register44.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register32.v
    Info (12023): Found entity 1: register32 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register12.v
    Info (12023): Found entity 1: register12 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register12.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register5.v
    Info (12023): Found entity 1: register5 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register3.v
    Info (12023): Found entity 1: register3 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multdiv.v
    Info (12023): Found entity 1: multdiv File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/multdiv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.v
    Info (12023): Found entity 1: dflipflop File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/dflipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keytr.v
    Info (12023): Found entity 1: keytr File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/keytr.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Reset_Delay.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at skeleton.v(388): ignored dangling comma in List of Port Connections File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 388
Warning (10275): Verilog HDL Module Instantiation warning at skeleton.v(475): ignored dangling comma in List of Port Connections File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 475
Warning (10238): Verilog Module Declaration warning at skeleton.v(35): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "skeleton" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/PS2_Controller.v Line: 9
Warning (10238): Verilog Module Declaration warning at processor.v(78): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "processor" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/dmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/img_data.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at keytr.v(106): created implicit net for "falling_edge" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/keytr.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(87): created implicit net for "inclock" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(94): created implicit net for "resetn" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 94
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(118): created implicit net for "DLY_RST" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(119): created implicit net for "VGA_CTRL_CLK" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 119
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(119): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 119
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at skeleton.v(335): object "left_in" assigned a value but never read File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 335
Warning (10036): Verilog HDL or VHDL warning at skeleton.v(335): object "right_in" assigned a value but never read File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 335
Warning (10034): Output port "VGA_SYNC" at skeleton.v(42) has no driver File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 42
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 87
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 94
Info (12128): Elaborating entity "register32" for hierarchy "processor:myprocessor|register32:PC" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 102
Info (12128): Elaborating entity "dflipflop" for hierarchy "processor:myprocessor|register32:PC|dflipflop:r0" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/register32.v Line: 6
Info (12128): Elaborating entity "alu" for hierarchy "processor:myprocessor|alu:addPC" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 104
Info (12128): Elaborating entity "register64" for hierarchy "processor:myprocessor|register64:IF_ID" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 122
Info (12128): Elaborating entity "signextender17to32" for hierarchy "processor:myprocessor|signextender17to32:extend" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 266
Info (12128): Elaborating entity "register3" for hierarchy "processor:myprocessor|register3:ID_EX_BRANCH" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 292
Info (12128): Elaborating entity "register177" for hierarchy "processor:myprocessor|register177:ID_EX" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 300
Info (12128): Elaborating entity "register5" for hierarchy "processor:myprocessor|register5:ID_EX_RS" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 304
Info (12128): Elaborating entity "select51" for hierarchy "processor:myprocessor|select51:set_exception_value" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 348
Info (12128): Elaborating entity "target_selector" for hierarchy "processor:myprocessor|target_selector:selectDataBPropagate" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 359
Info (12128): Elaborating entity "register171" for hierarchy "processor:myprocessor|register171:EX_MEM" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 377
Info (12128): Elaborating entity "register99" for hierarchy "processor:myprocessor|register99:MEM_WB" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 422
Info (12128): Elaborating entity "register" for hierarchy "processor:myprocessor|register:last_load_instruction" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/processor.v Line: 426
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 97
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/PS2_Interface.v Line: 26
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 100
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 103
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 118
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 119
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 141
Warning (10230): Verilog HDL assignment warning at vga_controller.v(99): truncated value with size 32 to match size of target (19) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/vga_controller.v Line: 99
Warning (10230): Verilog HDL assignment warning at vga_controller.v(147): truncated value with size 32 to match size of target (11) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/vga_controller.v Line: 147
Warning (10230): Verilog HDL assignment warning at vga_controller.v(149): truncated value with size 32 to match size of target (11) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/vga_controller.v Line: 149
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/vga_controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/vga_controller.v Line: 117
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8kc1.tdf
    Info (12023): Found entity 1: altsyncram_8kc1 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/altsyncram_8kc1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_8kc1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|decode_aaa:rden_decode" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/altsyncram_8kc1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rob.tdf
    Info (12023): Found entity 1: mux_rob File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/mux_rob.tdf Line: 23
Info (12128): Elaborating entity "mux_rob" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|mux_rob:mux2" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/altsyncram_8kc1.tdf Line: 41
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/vga_controller.v Line: 137
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3 memory words in side A specified but total number of address lines is 8 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/altsyncram_fgc1.tdf Line: 547
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fgc1.tdf
    Info (12023): Found entity 1: altsyncram_fgc1 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/altsyncram_fgc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fgc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_fgc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 388
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9941.tdf
    Info (12023): Found entity 1: scfifo_9941 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/scfifo_9941.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9941" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s041.tdf
    Info (12023): Found entity 1: a_dpfifo_s041 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/a_dpfifo_s041.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_s041" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/scfifo_9941.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf
    Info (12023): Found entity 1: altsyncram_7tb1 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/altsyncram_7tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7tb1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/a_dpfifo_s041.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cmpr_ks8:almost_full_comparer" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/a_dpfifo_s041.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cmpr_ks8:three_comparison" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/a_dpfifo_s041.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/a_dpfifo_s041.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/a_dpfifo_s041.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/a_dpfifo_s041.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 397
Warning (10036): Verilog HDL or VHDL warning at avconf.v(32): object "volume" assigned a value but never read File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 32
Warning (10230): Verilog HDL assignment warning at avconf.v(35): truncated value with size 32 to match size of target (5) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 35
Warning (10230): Verilog HDL assignment warning at avconf.v(37): truncated value with size 32 to match size of target (7) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 37
Warning (10230): Verilog HDL assignment warning at avconf.v(85): truncated value with size 32 to match size of target (16) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 85
Warning (10230): Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (6) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 136
Warning (10270): Verilog HDL Case Statement warning at avconf.v(147): incomplete case statement has no default case item File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Warning (10240): Verilog HDL Always Construct warning at avconf.v(147): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(147) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 147
Info (12128): Elaborating entity "keytr" for hierarchy "avconf:avc|keytr:keys" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 29
Warning (10230): Verilog HDL assignment warning at keytr.v(121): truncated value with size 32 to match size of target (16) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/keytr.v Line: 121
Warning (10034): Output port "counter" at keytr.v(65) has no driver File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/keytr.v Line: 65
Warning (10034): Output port "ON" at keytr.v(63) has no driver File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/keytr.v Line: 63
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/avconf.v Line: 101
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/avconf/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/skeleton.v Line: 416
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/imem.v Line: 85
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/imem.v Line: 85
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/imem.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ma1.tdf
    Info (12023): Found entity 1: altsyncram_9ma1 File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/db/altsyncram_9ma1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9ma1" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error (127001): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/test.mif for ROM instance ALTSYNCRAM File: C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/imem.v Line: 85
Error (12152): Can't elaborate user hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (144001): Generated suppressed messages file C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/output_files/skeleton.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 34 warnings
    Error: Peak virtual memory: 5063 megabytes
    Error: Processing ended: Thu Dec 05 14:55:18 2019
    Error: Elapsed time: 00:01:56
    Error: Total CPU time (on all processors): 00:02:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Feroze/Google Drive/DUKE 2016-2020/piano-ece-350-fall-19/working_final/output_files/skeleton.map.smsg.


