# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../6_1_Sistema_Testing.srcs/sources_1/new/MEM_out.vhd" \
"../../../../6_1_Sistema_Testing.srcs/sources_1/new/ROM_in.vhd" \
"../../../../6_1_Sistema_Testing.srcs/sources_1/new/ROM_results.vhd" \
"../../../../6_1_Sistema_Testing.srcs/sources_1/new/Sistema_Testing.vhd" \
"../../../../6_1_Sistema_Testing.srcs/sources_1/new/Unita_Controllo.vhd" \
"../../../../6_1_Sistema_Testing.srcs/sources_1/new/Unita_Operativa.vhd" \
"../../../../6_1_Sistema_Testing.srcs/sources_1/new/comparatore.vhd" \
"../../../../6_1_Sistema_Testing.srcs/sources_1/new/counter.vhd" \
"../../../../6_1_Sistema_Testing.srcs/sources_1/new/m_comb.vhd" \
"../../../../6_1_Sistema_Testing.srcs/sim_1/new/sistema_testing_TB.vhd" \

# Do not sort compile order
nosort
