// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_passthrough_5 (
    input wire  __rs_passthrough_pci_express_x1_txn,
    output wire pci_express_x1_txn
);



__rs_pass_through #(
    .WIDTH (1)
) __rs_passthrough_pci_express_x1_txn_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_passthrough_pci_express_x1_txn),
    .dout (pci_express_x1_txn)
);

endmodule  // __rs_passthrough_5
