Classic Timing Analyzer report for uart_if
Fri Apr 24 16:07:17 2009
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'MCLK'
  6. Clock Hold: 'MCLK'
  7. tsu
  8. tco
  9. th
 10. Minimum tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                 ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.480 ns                         ; rst_n                                                                                ; filter:inst3|rst_out                   ; --         ; MCLK     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.593 ns                        ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                 ; txd                                    ; MCLK       ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.780 ns                         ; rxd                                                                                  ; uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 ; --         ; MCLK     ; 0            ;
; Worst-case Minimum tco       ; N/A                                      ; None          ; 15.593 ns                        ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                 ; txd                                    ; MCLK       ; --       ; 0            ;
; Clock Setup: 'MCLK'          ; N/A                                      ; None          ; 95.49 MHz ( period = 10.472 ns ) ; uart_if:inst5|uart:U1|txmit:u2|tbr[0]                                                ; uart_if:inst5|uart:U1|txmit:u2|tsr_0   ; MCLK       ; MCLK     ; 0            ;
; Clock Hold: 'MCLK'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] ; uart_if:inst5|din[6]                   ; MCLK       ; MCLK     ; 17           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                      ;                                        ;            ;          ; 17           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F484C8       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                              ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                              ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; On                 ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; MCLK            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                          ; To                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 95.49 MHz ( period = 10.472 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[0]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr_0                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 0.752 ns                ;
; N/A                                     ; 95.51 MHz ( period = 10.470 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[4]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[4]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.751 ns                ;
; N/A                                     ; 95.51 MHz ( period = 10.470 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[5]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[5]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.751 ns                ;
; N/A                                     ; 95.51 MHz ( period = 10.470 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[6]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[6]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.751 ns                ;
; N/A                                     ; 95.55 MHz ( period = 10.466 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[1]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[1]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.749 ns                ;
; N/A                                     ; 95.57 MHz ( period = 10.464 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[2]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[2]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.748 ns                ;
; N/A                                     ; 95.57 MHz ( period = 10.464 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[3]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.748 ns                ;
; N/A                                     ; 95.57 MHz ( period = 10.464 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[7]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[7]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.748 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr_0                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 4.244 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[1]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.244 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[2]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.244 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.244 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[4]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.244 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[5]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.244 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[6]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.244 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[7]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.244 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr_0                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[1]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[2]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[4]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[5]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[6]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[7]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 115.29 MHz ( period = 8.674 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr_0                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 115.29 MHz ( period = 8.674 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[1]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 115.29 MHz ( period = 8.674 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[2]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 115.29 MHz ( period = 8.674 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 115.29 MHz ( period = 8.674 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[4]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 115.29 MHz ( period = 8.674 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[5]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 115.29 MHz ( period = 8.674 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[6]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 115.29 MHz ( period = 8.674 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[7]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr_0                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[1]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[2]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[4]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[5]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[6]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[7]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 126.10 MHz ( period = 7.930 ns )                    ; uart_if:inst5|rom_addrz[4]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; uart_if:inst5|rom_addrz[5]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.461 ns                ;
; N/A                                     ; 126.39 MHz ( period = 7.912 ns )                    ; uart_if:inst5|rom_addrz[2]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.458 ns                ;
; N/A                                     ; 126.39 MHz ( period = 7.912 ns )                    ; uart_if:inst5|rom_addrz[3]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.458 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; uart_if:inst5|rom_addrz[1]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.454 ns                ;
; N/A                                     ; 126.50 MHz ( period = 7.905 ns )                    ; uart_if:inst5|rom_addrz[6]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.451 ns                ;
; N/A                                     ; 127.58 MHz ( period = 7.838 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 128.73 MHz ( period = 7.768 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.608 ns                ;
; N/A                                     ; 132.94 MHz ( period = 7.522 ns )                    ; uart_if:inst5|rom_addrz[0]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.068 ns                ;
; N/A                                     ; 133.48 MHz ( period = 7.492 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[0]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[1]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[2]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[3]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[4]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[5]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[6]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[7]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.918 ns                ;
; N/A                                     ; 168.07 MHz ( period = 5.950 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.716 ns                ;
; N/A                                     ; 168.86 MHz ( period = 5.922 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.697 ns                ;
; N/A                                     ; 169.64 MHz ( period = 5.895 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|clk1x_enable                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 171.00 MHz ( period = 5.848 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|parity_i                                                                       ; MCLK       ; MCLK     ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.577 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.630 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.491 ns                ;
; N/A                                     ; 174.34 MHz ( period = 5.736 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|parity_i                                                                       ; MCLK       ; MCLK     ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 176.27 MHz ( period = 5.673 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|clk1x_enable                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 176.40 MHz ( period = 5.669 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.544 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.319 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|read_once                                                                                       ; MCLK       ; MCLK     ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 181.42 MHz ( period = 5.512 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.492 ns                ;
; N/A                                     ; 181.92 MHz ( period = 5.497 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[2]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.08 MHz ( period = 5.492 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.228 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable                                                                    ; uart_if:inst5|uart:U1|rcvr:u1|U1_u1_clkdiv[3]                                                                 ; MCLK       ; MCLK     ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|clk1x_enable                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.458 ns                ;
; N/A                                     ; 184.13 MHz ( period = 5.431 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; 184.81 MHz ( period = 5.411 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[1]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.142 ns                ;
; N/A                                     ; 186.36 MHz ( period = 5.366 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|clk1x_enable                                                                   ; uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]                                                                ; MCLK       ; MCLK     ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 186.39 MHz ( period = 5.365 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 3.892 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.056 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|parity_i                                                                       ; MCLK       ; MCLK     ; None                        ; None                      ; 2.382 ns                ;
; N/A                                     ; 189.50 MHz ( period = 5.277 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.013 ns                ;
; N/A                                     ; 190.04 MHz ( period = 5.262 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[2]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.372 ns                ;
; N/A                                     ; 191.06 MHz ( period = 5.234 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.970 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[2]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.841 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; filter:inst3|cnt[0]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 195.96 MHz ( period = 5.103 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 196.46 MHz ( period = 5.090 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[1]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.286 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[1]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[3]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable_0                                                                  ; MCLK       ; MCLK     ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[3]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 199.24 MHz ( period = 5.019 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; 199.32 MHz ( period = 5.017 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.753 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 202.27 MHz ( period = 4.944 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[1]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable_0                                                                  ; MCLK       ; MCLK     ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 202.27 MHz ( period = 4.944 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[1]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 202.68 MHz ( period = 4.934 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[0]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[2]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.669 ns                ;
; N/A                                     ; 202.80 MHz ( period = 4.931 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 204.58 MHz ( period = 4.888 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|parity_i                                                                       ; MCLK       ; MCLK     ; None                        ; None                      ; 2.179 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[1]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.583 ns                ;
; N/A                                     ; 206.40 MHz ( period = 4.845 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 206.83 MHz ( period = 4.835 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|clk1x_enable                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 207.21 MHz ( period = 4.826 ns )                    ; filter:inst3|cnt[1]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[0]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[1]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[2]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[3]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[4]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[5]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[6]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[2]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.495 ns                ;
; N/A                                     ; 210.57 MHz ( period = 4.749 ns )                    ; filter:inst3|cnt[2]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.784 ns                ;
; N/A                                     ; 214.00 MHz ( period = 4.673 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[1]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.409 ns                ;
; N/A                                     ; 214.41 MHz ( period = 4.664 ns )                    ; filter:inst3|cnt[3]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 216.08 MHz ( period = 4.628 ns )                    ; filter:inst3|cnt[4]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 217.77 MHz ( period = 4.592 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[0]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable_0                                                                  ; MCLK       ; MCLK     ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 217.77 MHz ( period = 4.592 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[0]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 218.10 MHz ( period = 4.585 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[0]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 222.57 MHz ( period = 4.493 ns )                    ; filter:inst3|cnt[5]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 223.71 MHz ( period = 4.470 ns )                    ; uart_if:inst5|rom_addr_d[0]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; 224.37 MHz ( period = 4.457 ns )                    ; filter:inst3|cnt[6]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.492 ns                ;
; N/A                                     ; 225.63 MHz ( period = 4.432 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[2]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|data_ready                                                                      ; MCLK       ; MCLK     ; None                        ; None                      ; 2.978 ns                ;
; N/A                                     ; 225.94 MHz ( period = 4.426 ns )                    ; uart_if:inst5|rom_addrz[2]                                                                                    ; uart_if:inst5|read_en_i_0                                                                                     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; 225.94 MHz ( period = 4.426 ns )                    ; uart_if:inst5|rom_addrz[2]                                                                                    ; uart_if:inst5|read_en_i_0_0                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; 227.58 MHz ( period = 4.394 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|wrn1_i_0                                                                       ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 4.132 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; uart_if:inst5|rom_addr_d[0]                                                                                   ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.120 ns                ;
; N/A                                     ; 228.78 MHz ( period = 4.371 ns )                    ; filter:inst3|cnt[7]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.406 ns                ;
; N/A                                     ; 228.83 MHz ( period = 4.370 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[0]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 229.04 MHz ( period = 4.366 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[3]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|data_ready                                                                      ; MCLK       ; MCLK     ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 230.63 MHz ( period = 4.336 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[0]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|data_ready                                                                      ; MCLK       ; MCLK     ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 232.67 MHz ( period = 4.298 ns )                    ; uart_if:inst5|rom_addr_d[0]                                                                                   ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.034 ns                ;
; N/A                                     ; 235.79 MHz ( period = 4.241 ns )                    ; filter:inst3|cnt[8]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; 236.57 MHz ( period = 4.227 ns )                    ; uart_if:inst5|rom_addr_d[1]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 3.963 ns                ;
; N/A                                     ; 236.97 MHz ( period = 4.220 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|wrn2_i                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; 237.42 MHz ( period = 4.212 ns )                    ; uart_if:inst5|rom_addr_d[0]                                                                                   ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                               ;                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK'                                                                                                                                                                                                                                                                   ;
+------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                 ; To                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] ; uart_if:inst5|din[6]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3] ; uart_if:inst5|din[3]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1] ; uart_if:inst5|din[1]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] ; uart_if:inst5|din[2]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5] ; uart_if:inst5|din[5]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0] ; uart_if:inst5|din[0]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7] ; uart_if:inst5|din[7]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4] ; uart_if:inst5|din[4]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[0]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[0] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[1]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[1] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[6]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[6] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[3]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[3] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[5]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[5] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[7]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[7] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[4]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[4] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[2]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[2] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|uart:U1|rcvr:u1|rxd2_i                                                 ; uart_if:inst5|uart:U1|rcvr:u1|rsr[7]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.052 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                     ; To Clock ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; N/A   ; None         ; 1.480 ns   ; rst_n ; filter:inst3|rst_out                   ; MCLK     ;
; N/A   ; None         ; -0.514 ns  ; rxd   ; uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 ; MCLK     ;
+-------+--------------+------------+-------+----------------------------------------+----------+


+---------------------------------------------------------------------------------------------+
; tco                                                                                         ;
+-------+--------------+------------+--------------------------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From                                 ; To  ; From Clock ;
+-------+--------------+------------+--------------------------------------+-----+------------+
; N/A   ; None         ; 15.593 ns  ; uart_if:inst5|uart:U1|txmit:u2|sdo_i ; txd ; MCLK       ;
+-------+--------------+------------+--------------------------------------+-----+------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                     ; To Clock ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; N/A           ; None        ; 0.780 ns  ; rxd   ; uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 ; MCLK     ;
; N/A           ; None        ; -1.214 ns ; rst_n ; filter:inst3|rst_out                   ; MCLK     ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum tco                                                                                                 ;
+---------------+------------------+----------------+--------------------------------------+-----+------------+
; Minimum Slack ; Required Min tco ; Actual Min tco ; From                                 ; To  ; From Clock ;
+---------------+------------------+----------------+--------------------------------------+-----+------------+
; N/A           ; None             ; 15.593 ns      ; uart_if:inst5|uart:U1|txmit:u2|sdo_i ; txd ; MCLK       ;
+---------------+------------------+----------------+--------------------------------------+-----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Fri Apr 24 16:07:15 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_if -c uart_if --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "uart_if:inst5|uart:U1|rcvr:u1|U1_u1_clkdiv[3]" as buffer
    Info: Detected ripple clock "uart_if:inst5|cnt[3]" as buffer
    Info: Detected ripple clock "uart_if:inst5|wrn_i_1" as buffer
    Info: Detected ripple clock "filter:inst3|cnt[15]" as buffer
    Info: Detected ripple clock "div:inst4|acc[12]" as buffer
    Info: Detected ripple clock "uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]" as buffer
Info: Clock "MCLK" has Internal fmax of 95.49 MHz between source register "uart_if:inst5|uart:U1|txmit:u2|tbr[0]" and destination register "uart_if:inst5|uart:U1|txmit:u2|tsr_0" (period= 10.472 ns)
    Info: + Longest register to register delay is 0.752 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y16_N1; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|tbr[0]'
        Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X54_Y16_N20; Fanout = 1; COMB Node = 'uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.752 ns; Loc. = LCFF_X54_Y16_N21; Fanout = 3; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|tsr_0'
        Info: Total cell delay = 0.314 ns ( 41.76 % )
        Info: Total interconnect delay = 0.438 ns ( 58.24 % )
    Info: - Smallest clock skew is -4.220 ns
        Info: + Shortest clock path from clock "MCLK" to destination register is 9.374 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
            Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
            Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N29; Fanout = 2; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]'
            Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 7.508 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl'
            Info: 5: + IC(1.200 ns) + CELL(0.666 ns) = 9.374 ns; Loc. = LCFF_X54_Y16_N21; Fanout = 3; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|tsr_0'
            Info: Total cell delay = 3.686 ns ( 39.32 % )
            Info: Total interconnect delay = 5.688 ns ( 60.68 % )
        Info: - Longest clock path from clock "MCLK" to source register is 13.594 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
            Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
            Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 3; REG Node = 'uart_if:inst5|cnt[3]'
            Info: 4: + IC(2.035 ns) + CELL(0.970 ns) = 9.341 ns; Loc. = LCFF_X53_Y16_N5; Fanout = 2; REG Node = 'uart_if:inst5|wrn_i_1'
            Info: 5: + IC(2.390 ns) + CELL(0.000 ns) = 11.731 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'uart_if:inst5|wrn_i_1~clkctrl'
            Info: 6: + IC(1.197 ns) + CELL(0.666 ns) = 13.594 ns; Loc. = LCFF_X54_Y16_N1; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|tbr[0]'
            Info: Total cell delay = 4.656 ns ( 34.25 % )
            Info: Total interconnect delay = 8.938 ns ( 65.75 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "MCLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]" and destination pin or register "uart_if:inst5|din[6]" for clock "MCLK" (Hold time is 4.796 ns)
    Info: + Largest clock skew is 6.133 ns
        Info: + Longest clock path from clock "MCLK" to destination register is 9.380 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
            Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
            Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 3; REG Node = 'uart_if:inst5|cnt[3]'
            Info: 4: + IC(1.180 ns) + CELL(0.000 ns) = 7.516 ns; Loc. = CLKCTRL_G6; Fanout = 28; COMB Node = 'uart_if:inst5|cnt[3]~clkctrl'
            Info: 5: + IC(1.198 ns) + CELL(0.666 ns) = 9.380 ns; Loc. = LCFF_X53_Y16_N11; Fanout = 1; REG Node = 'uart_if:inst5|din[6]'
            Info: Total cell delay = 3.686 ns ( 39.30 % )
            Info: Total interconnect delay = 5.694 ns ( 60.70 % )
        Info: - Shortest clock path from clock "MCLK" to source memory is 3.247 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
            Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 27; COMB Node = 'MCLK~clkctrl'
            Info: 3: + IC(1.120 ns) + CELL(0.815 ns) = 3.247 ns; Loc. = M4K_X52_Y16; Fanout = 1; MEM Node = 'uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]'
            Info: Total cell delay = 1.895 ns ( 58.36 % )
            Info: Total interconnect delay = 1.352 ns ( 41.64 % )
    Info: - Micro clock to output delay of source is 0.260 ns
    Info: - Shortest memory to register delay is 1.383 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X52_Y16; Fanout = 1; MEM Node = 'uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]'
        Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 1.275 ns; Loc. = LCCOMB_X53_Y16_N10; Fanout = 1; COMB Node = 'uart_if:inst5|din[6]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.383 ns; Loc. = LCFF_X53_Y16_N11; Fanout = 1; REG Node = 'uart_if:inst5|din[6]'
        Info: Total cell delay = 0.423 ns ( 30.59 % )
        Info: Total interconnect delay = 0.960 ns ( 69.41 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "filter:inst3|rst_out" (data pin = "rst_n", clock pin = "MCLK") is 1.480 ns
    Info: + Longest pin to register delay is 9.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AA3; Fanout = 1; PIN Node = 'rst_n'
        Info: 2: + IC(8.253 ns) + CELL(0.460 ns) = 9.657 ns; Loc. = LCFF_X58_Y18_N23; Fanout = 4; REG Node = 'filter:inst3|rst_out'
        Info: Total cell delay = 1.404 ns ( 14.54 % )
        Info: Total interconnect delay = 8.253 ns ( 85.46 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "MCLK" to destination register is 8.137 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
        Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
        Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 6.783 ns; Loc. = LCFF_X59_Y18_N29; Fanout = 2; REG Node = 'filter:inst3|cnt[15]'
        Info: 4: + IC(0.688 ns) + CELL(0.666 ns) = 8.137 ns; Loc. = LCFF_X58_Y18_N23; Fanout = 4; REG Node = 'filter:inst3|rst_out'
        Info: Total cell delay = 3.686 ns ( 45.30 % )
        Info: Total interconnect delay = 4.451 ns ( 54.70 % )
Info: tco from clock "MCLK" to destination pin "txd" through register "uart_if:inst5|uart:U1|txmit:u2|sdo_i" is 15.593 ns
    Info: + Longest clock path from clock "MCLK" to source register is 9.376 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
        Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
        Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N29; Fanout = 2; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]'
        Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 7.508 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl'
        Info: 5: + IC(1.202 ns) + CELL(0.666 ns) = 9.376 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|sdo_i'
        Info: Total cell delay = 3.686 ns ( 39.31 % )
        Info: Total interconnect delay = 5.690 ns ( 60.69 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|sdo_i'
        Info: 2: + IC(2.687 ns) + CELL(3.226 ns) = 5.913 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'txd'
        Info: Total cell delay = 3.226 ns ( 54.56 % )
        Info: Total interconnect delay = 2.687 ns ( 45.44 % )
Info: th for register "uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0" (data pin = "rxd", clock pin = "MCLK") is 0.780 ns
    Info: + Longest clock path from clock "MCLK" to destination register is 8.169 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
        Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
        Info: 3: + IC(1.549 ns) + CELL(0.000 ns) = 6.304 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'div:inst4|acc[12]~clkctrl'
        Info: 4: + IC(1.199 ns) + CELL(0.666 ns) = 8.169 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 4; REG Node = 'uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0'
        Info: Total cell delay = 2.716 ns ( 33.25 % )
        Info: Total interconnect delay = 5.453 ns ( 66.75 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_W15; Fanout = 1; PIN Node = 'rxd'
        Info: 2: + IC(6.471 ns) + CELL(0.202 ns) = 7.587 ns; Loc. = LCCOMB_X49_Y15_N28; Fanout = 1; COMB Node = 'uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.695 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 4; REG Node = 'uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0'
        Info: Total cell delay = 1.224 ns ( 15.91 % )
        Info: Total interconnect delay = 6.471 ns ( 84.09 % )
Info: Minimum tco from clock "MCLK" to destination pin "txd" through register "uart_if:inst5|uart:U1|txmit:u2|sdo_i" is 15.593 ns
    Info: + Shortest clock path from clock "MCLK" to source register is 9.376 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
        Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
        Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N29; Fanout = 2; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]'
        Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 7.508 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl'
        Info: 5: + IC(1.202 ns) + CELL(0.666 ns) = 9.376 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|sdo_i'
        Info: Total cell delay = 3.686 ns ( 39.31 % )
        Info: Total interconnect delay = 5.690 ns ( 60.69 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Shortest register to pin delay is 5.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|sdo_i'
        Info: 2: + IC(2.687 ns) + CELL(3.226 ns) = 5.913 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'txd'
        Info: Total cell delay = 3.226 ns ( 54.56 % )
        Info: Total interconnect delay = 2.687 ns ( 45.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 120 megabytes of memory during processing
    Info: Processing ended: Fri Apr 24 16:07:17 2009
    Info: Elapsed time: 00:00:02


