$comment
	File created using the following command:
		vcd file deneme2.msim.vcd -direction
$end
$date
	Sun Jun 09 12:18:34 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module SSCDM_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 5 " number [4:0] $end
$var wire 1 # display0 [6] $end
$var wire 1 $ display0 [5] $end
$var wire 1 % display0 [4] $end
$var wire 1 & display0 [3] $end
$var wire 1 ' display0 [2] $end
$var wire 1 ( display0 [1] $end
$var wire 1 ) display0 [0] $end
$var wire 1 * display1 [6] $end
$var wire 1 + display1 [5] $end
$var wire 1 , display1 [4] $end
$var wire 1 - display1 [3] $end
$var wire 1 . display1 [2] $end
$var wire 1 / display1 [1] $end
$var wire 1 0 display1 [0] $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 9 clk~input_o $end
$var wire 1 : clk~inputCLKENA0_outclk $end
$var wire 1 ; number[4]~input_o $end
$var wire 1 < number[3]~input_o $end
$var wire 1 = number[2]~input_o $end
$var wire 1 > number[1]~input_o $end
$var wire 1 ? display1~0_combout $end
$var wire 1 @ display1[0]~reg0feeder_combout $end
$var wire 1 A display1[0]~reg0_q $end
$var wire 1 B display1~1_combout $end
$var wire 1 C display1[2]~reg0_q $end
$var wire 1 D display1[3]~reg0_q $end
$var wire 1 E display1~2_combout $end
$var wire 1 F display1[4]~reg0_q $end
$var wire 1 G display1~3_combout $end
$var wire 1 H display1[5]~reg0_q $end
$var wire 1 I display1~4_combout $end
$var wire 1 J display1[6]~reg0_q $end
$var wire 1 K number[0]~input_o $end
$var wire 1 L display0~0_combout $end
$var wire 1 M display0[0]~reg0_q $end
$var wire 1 N display0~1_combout $end
$var wire 1 O display0[1]~reg0_q $end
$var wire 1 P display0~2_combout $end
$var wire 1 Q display0[2]~reg0_q $end
$var wire 1 R display0~3_combout $end
$var wire 1 S display0[3]~reg0_q $end
$var wire 1 T display0~4_combout $end
$var wire 1 U display0[4]~reg0_q $end
$var wire 1 V display0~5_combout $end
$var wire 1 W display0[5]~reg0_q $end
$var wire 1 X display0~6_combout $end
$var wire 1 Y display0[6]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0)
0(
0'
0&
0%
0$
0#
00
0/
0.
0-
0,
0+
0*
x1
02
13
x4
15
16
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
1X
0Y
$end
#10000
1!
19
1:
01
1Y
1J
1#
1*
#20000
0!
09
0:
11
#30000
1!
19
1:
01
#40000
0!
09
0:
11
#50000
b100 "
b101 "
1!
1K
1=
19
1:
01
1N
1T
0X
#60000
0!
09
0:
11
#70000
1!
19
1:
01
0Y
1U
1O
0#
1%
1(
#80000
0!
09
0:
11
#90000
1!
19
1:
01
#100000
0!
09
0:
11
#110000
1!
19
1:
01
#120000
0!
09
0:
11
#130000
1!
19
1:
01
#140000
0!
09
0:
11
#150000
b1 "
b0 "
1!
0K
0=
19
1:
01
0N
0T
1X
#160000
b10000 "
0!
1;
09
0:
11
1?
1E
1G
1N
0X
1@
#170000
1!
19
1:
01
0U
1H
1F
1D
1A
0%
1+
1,
1-
10
#180000
0!
09
0:
11
#190000
b0 "
1!
0;
19
1:
01
0?
0E
0G
0N
1X
0@
#200000
0!
09
0:
11
#210000
1!
19
1:
01
1Y
0O
0H
0F
0D
0A
1#
0(
0+
0,
0-
00
#220000
0!
09
0:
11
#230000
b1000 "
b1001 "
b11001 "
1!
1K
1<
1;
19
1:
01
1N
1T
0X
1B
1G
0I
#240000
0!
09
0:
11
#250000
1!
19
1:
01
0Y
1U
1O
0J
1H
1C
0#
1%
1(
0*
1+
1.
#260000
0!
09
0:
11
#270000
1!
19
1:
01
#280000
0!
09
0:
11
#290000
b10001 "
b10000 "
b0 "
1!
0K
0<
0;
19
1:
01
0N
0T
1X
0B
0G
1I
#300000
0!
09
0:
11
#310000
1!
19
1:
01
1Y
0U
0O
1J
0H
0C
1#
0%
0(
1*
0+
0.
#320000
