module imageDividerTB();
	logic FPGA_Clock, enable, selected,
	logic [7:0] R,G,B

endmodule
