{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477909316188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477909316189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 15:51:56 2016 " "Processing started: Mon Oct 31 15:51:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477909316189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909316189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909316189 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1477909316379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "types.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/types.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-basic " "Found design unit 1: datapath-basic" {  } { { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329860 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-basic " "Found design unit 1: mux4-basic" {  } { { "mux4.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329861 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-basic " "Found design unit 1: sign_extender-basic" {  } { { "sign_extender.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/sign_extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329861 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-basic " "Found design unit 1: mux8-basic" {  } { { "mux8.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329862 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-basic " "Found design unit 1: priority_encoder-basic" {  } { { "priority_encoder.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329862 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_testbench-basic " "Found design unit 1: memory_testbench-basic" {  } { { "memory_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329863 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_testbench " "Found entity 1: memory_testbench" {  } { { "memory_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessor-basic " "Found design unit 1: microprocessor-basic" {  } { { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329864 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16_testbench-basic " "Found design unit 1: register16_testbench-basic" {  } { { "register16_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register16_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329865 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16_testbench " "Found entity 1: register16_testbench" {  } { { "register16_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register16_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_testbench-basic " "Found design unit 1: register_file_testbench-basic" {  } { { "register_file_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register_file_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329865 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_testbench " "Found entity 1: register_file_testbench" {  } { { "register_file_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register_file_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file general_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_register-basic " "Found design unit 1: general_register-basic" {  } { { "general_register.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/general_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329866 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_register " "Found entity 1: general_register" {  } { { "general_register.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/general_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_testbench-basic " "Found design unit 1: alu_testbench-basic" {  } { { "alu_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/alu_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329867 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_testbench " "Found entity 1: alu_testbench" {  } { { "alu_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/alu_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-basic " "Found design unit 1: mux2-basic" {  } { { "mux2.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329867 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-basic " "Found design unit 1: alu-basic" {  } { { "alu.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329868 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-basic " "Found design unit 1: register_file-basic" {  } { { "register_file.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329868 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329869 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_testbench-basic " "Found design unit 1: sign_extender_testbench-basic" {  } { { "sign_extender_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/sign_extender_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329870 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_testbench " "Found entity 1: sign_extender_testbench" {  } { { "sign_extender_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/sign_extender_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder_testbench-basic " "Found design unit 1: priority_encoder_testbench-basic" {  } { { "priority_encoder_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder_testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329870 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder_testbench " "Found entity 1: priority_encoder_testbench" {  } { { "priority_encoder_testbench.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/priority_encoder_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uP-Behave " "Found design unit 1: uP-Behave" {  } { { "uP.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/uP.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329871 ""} { "Info" "ISGN_ENTITY_NAME" "1 uP " "Found entity 1: uP" {  } { { "uP.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/uP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909329871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477909329942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP uP:control_path " "Elaborating entity \"uP\" for hierarchy \"uP:control_path\"" {  } { { "microprocessor.vhd" "control_path" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data_path " "Elaborating entity \"datapath\" for hierarchy \"datapath:data_path\"" {  } { { "microprocessor.vhd" "data_path" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329948 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] datapath.vhd(179) " "Inferred latch for \"a3\[0\]\" at datapath.vhd(179)" {  } { { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329950 "|microprocessor|datapath:data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] datapath.vhd(179) " "Inferred latch for \"a3\[1\]\" at datapath.vhd(179)" {  } { { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329950 "|microprocessor|datapath:data_path"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] datapath.vhd(179) " "Inferred latch for \"a3\[2\]\" at datapath.vhd(179)" {  } { { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909329950 "|microprocessor|datapath:data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:data_path\|alu:alu_block " "Elaborating entity \"alu\" for hierarchy \"datapath:data_path\|alu:alu_block\"" {  } { { "datapath.vhd" "alu_block" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_register datapath:data_path\|general_register:T1 " "Elaborating entity \"general_register\" for hierarchy \"datapath:data_path\|general_register:T1\"" {  } { { "datapath.vhd" "T1" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_register datapath:data_path\|general_register:T5 " "Elaborating entity \"general_register\" for hierarchy \"datapath:data_path\|general_register:T5\"" {  } { { "datapath.vhd" "T5" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:data_path\|mux4:MUX_1 " "Elaborating entity \"mux4\" for hierarchy \"datapath:data_path\|mux4:MUX_1\"" {  } { { "datapath.vhd" "MUX_1" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 datapath:data_path\|mux8:MUX_3 " "Elaborating entity \"mux8\" for hierarchy \"datapath:data_path\|mux8:MUX_3\"" {  } { { "datapath.vhd" "MUX_3" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:data_path\|mux2:MUX_6 " "Elaborating entity \"mux2\" for hierarchy \"datapath:data_path\|mux2:MUX_6\"" {  } { { "datapath.vhd" "MUX_6" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:data_path\|mux2:MUX_7 " "Elaborating entity \"mux2\" for hierarchy \"datapath:data_path\|mux2:MUX_7\"" {  } { { "datapath.vhd" "MUX_7" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:data_path\|mux2:MUX_8 " "Elaborating entity \"mux2\" for hierarchy \"datapath:data_path\|mux2:MUX_8\"" {  } { { "datapath.vhd" "MUX_8" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender datapath:data_path\|sign_extender:SE9 " "Elaborating entity \"sign_extender\" for hierarchy \"datapath:data_path\|sign_extender:SE9\"" {  } { { "datapath.vhd" "SE9" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender datapath:data_path\|sign_extender:SE6 " "Elaborating entity \"sign_extender\" for hierarchy \"datapath:data_path\|sign_extender:SE6\"" {  } { { "datapath.vhd" "SE6" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:data_path\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"datapath:data_path\|register_file:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder datapath:data_path\|priority_encoder:PE " "Elaborating entity \"priority_encoder\" for hierarchy \"datapath:data_path\|priority_encoder:PE\"" {  } { { "datapath.vhd" "PE" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:data_path\|memory:RAM " "Elaborating entity \"memory\" for hierarchy \"datapath:data_path\|memory:RAM\"" {  } { { "datapath.vhd" "RAM" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909329971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909330019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909330031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477909330031 ""}  } { { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477909330031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9p3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9p3 " "Found entity 1: altsyncram_n9p3" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477909330079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909330079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n9p3 datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated " "Elaborating entity \"altsyncram_n9p3\" for hierarchy \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909330080 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:data_path\|register_file:reg_file\|registers " "RAM logic \"datapath:data_path\|register_file:reg_file\|registers\" is uninferred due to inappropriate RAM size" {  } { { "register_file.vhd" "registers" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/register_file.vhd" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1477909330347 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1477909330347 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[12\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[13\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[14\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[15\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[8\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[9\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[10\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[11\] " "Synthesized away node \"datapath:data_path\|memory:RAM\|altsyncram:altsyncram_component\|altsyncram_n9p3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_n9p3.tdf" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/db/altsyncram_n9p3.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "/home/aman/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/memory.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/datapath.vhd" 193 0 0 } } { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330476 "|microprocessor|datapath:data_path|memory:RAM|altsyncram:altsyncram_component|altsyncram_n9p3:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1477909330476 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1477909330476 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "163 " "163 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477909330642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477909330729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477909330729 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330769 "|microprocessor|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "microprocessor.vhd" "" { Text "/home/aman/Documents/sem5/EE 309\nProcessors/project1/iitbrisc/microprocessor.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477909330769 "|microprocessor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477909330769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477909330769 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477909330769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477909330769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1271 " "Peak virtual memory: 1271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477909330781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 15:52:10 2016 " "Processing ended: Mon Oct 31 15:52:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477909330781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477909330781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477909330781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477909330781 ""}
